
Lab7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000753c  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000684  08007700  08007700  00008700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d84  08007d84  00009024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007d84  08007d84  00008d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d8c  08007d8c  00009024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d8c  08007d8c  00008d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d90  08007d90  00008d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  08007d94  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002498  20000024  08007db8  00009024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200024bc  08007db8  000094bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f3ba  00000000  00000000  00009054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002811  00000000  00000000  0001840e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d40  00000000  00000000  0001ac20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a30  00000000  00000000  0001b960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022ff3  00000000  00000000  0001c390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013832  00000000  00000000  0003f383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbed3  00000000  00000000  00052bb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011ea88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035a0  00000000  00000000  0011eacc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0012206c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000024 	.word	0x20000024
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080076e8 	.word	0x080076e8

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000028 	.word	0x20000028
 8000200:	080076e8 	.word	0x080076e8

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <__aeabi_uldivmod>:
 8000214:	b953      	cbnz	r3, 800022c <__aeabi_uldivmod+0x18>
 8000216:	b94a      	cbnz	r2, 800022c <__aeabi_uldivmod+0x18>
 8000218:	2900      	cmp	r1, #0
 800021a:	bf08      	it	eq
 800021c:	2800      	cmpeq	r0, #0
 800021e:	bf1c      	itt	ne
 8000220:	f04f 31ff 	movne.w	r1, #4294967295
 8000224:	f04f 30ff 	movne.w	r0, #4294967295
 8000228:	f000 b988 	b.w	800053c <__aeabi_idiv0>
 800022c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000230:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000234:	f000 f806 	bl	8000244 <__udivmoddi4>
 8000238:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000240:	b004      	add	sp, #16
 8000242:	4770      	bx	lr

08000244 <__udivmoddi4>:
 8000244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000248:	9d08      	ldr	r5, [sp, #32]
 800024a:	468e      	mov	lr, r1
 800024c:	4604      	mov	r4, r0
 800024e:	4688      	mov	r8, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14a      	bne.n	80002ea <__udivmoddi4+0xa6>
 8000254:	428a      	cmp	r2, r1
 8000256:	4617      	mov	r7, r2
 8000258:	d962      	bls.n	8000320 <__udivmoddi4+0xdc>
 800025a:	fab2 f682 	clz	r6, r2
 800025e:	b14e      	cbz	r6, 8000274 <__udivmoddi4+0x30>
 8000260:	f1c6 0320 	rsb	r3, r6, #32
 8000264:	fa01 f806 	lsl.w	r8, r1, r6
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	40b7      	lsls	r7, r6
 800026e:	ea43 0808 	orr.w	r8, r3, r8
 8000272:	40b4      	lsls	r4, r6
 8000274:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000278:	fa1f fc87 	uxth.w	ip, r7
 800027c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000280:	0c23      	lsrs	r3, r4, #16
 8000282:	fb0e 8811 	mls	r8, lr, r1, r8
 8000286:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028a:	fb01 f20c 	mul.w	r2, r1, ip
 800028e:	429a      	cmp	r2, r3
 8000290:	d909      	bls.n	80002a6 <__udivmoddi4+0x62>
 8000292:	18fb      	adds	r3, r7, r3
 8000294:	f101 30ff 	add.w	r0, r1, #4294967295
 8000298:	f080 80ea 	bcs.w	8000470 <__udivmoddi4+0x22c>
 800029c:	429a      	cmp	r2, r3
 800029e:	f240 80e7 	bls.w	8000470 <__udivmoddi4+0x22c>
 80002a2:	3902      	subs	r1, #2
 80002a4:	443b      	add	r3, r7
 80002a6:	1a9a      	subs	r2, r3, r2
 80002a8:	b2a3      	uxth	r3, r4
 80002aa:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ae:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ba:	459c      	cmp	ip, r3
 80002bc:	d909      	bls.n	80002d2 <__udivmoddi4+0x8e>
 80002be:	18fb      	adds	r3, r7, r3
 80002c0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c4:	f080 80d6 	bcs.w	8000474 <__udivmoddi4+0x230>
 80002c8:	459c      	cmp	ip, r3
 80002ca:	f240 80d3 	bls.w	8000474 <__udivmoddi4+0x230>
 80002ce:	443b      	add	r3, r7
 80002d0:	3802      	subs	r0, #2
 80002d2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d6:	eba3 030c 	sub.w	r3, r3, ip
 80002da:	2100      	movs	r1, #0
 80002dc:	b11d      	cbz	r5, 80002e6 <__udivmoddi4+0xa2>
 80002de:	40f3      	lsrs	r3, r6
 80002e0:	2200      	movs	r2, #0
 80002e2:	e9c5 3200 	strd	r3, r2, [r5]
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d905      	bls.n	80002fa <__udivmoddi4+0xb6>
 80002ee:	b10d      	cbz	r5, 80002f4 <__udivmoddi4+0xb0>
 80002f0:	e9c5 0100 	strd	r0, r1, [r5]
 80002f4:	2100      	movs	r1, #0
 80002f6:	4608      	mov	r0, r1
 80002f8:	e7f5      	b.n	80002e6 <__udivmoddi4+0xa2>
 80002fa:	fab3 f183 	clz	r1, r3
 80002fe:	2900      	cmp	r1, #0
 8000300:	d146      	bne.n	8000390 <__udivmoddi4+0x14c>
 8000302:	4573      	cmp	r3, lr
 8000304:	d302      	bcc.n	800030c <__udivmoddi4+0xc8>
 8000306:	4282      	cmp	r2, r0
 8000308:	f200 8105 	bhi.w	8000516 <__udivmoddi4+0x2d2>
 800030c:	1a84      	subs	r4, r0, r2
 800030e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000312:	2001      	movs	r0, #1
 8000314:	4690      	mov	r8, r2
 8000316:	2d00      	cmp	r5, #0
 8000318:	d0e5      	beq.n	80002e6 <__udivmoddi4+0xa2>
 800031a:	e9c5 4800 	strd	r4, r8, [r5]
 800031e:	e7e2      	b.n	80002e6 <__udivmoddi4+0xa2>
 8000320:	2a00      	cmp	r2, #0
 8000322:	f000 8090 	beq.w	8000446 <__udivmoddi4+0x202>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	2e00      	cmp	r6, #0
 800032c:	f040 80a4 	bne.w	8000478 <__udivmoddi4+0x234>
 8000330:	1a8a      	subs	r2, r1, r2
 8000332:	0c03      	lsrs	r3, r0, #16
 8000334:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000338:	b280      	uxth	r0, r0
 800033a:	b2bc      	uxth	r4, r7
 800033c:	2101      	movs	r1, #1
 800033e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000342:	fb0e 221c 	mls	r2, lr, ip, r2
 8000346:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034a:	fb04 f20c 	mul.w	r2, r4, ip
 800034e:	429a      	cmp	r2, r3
 8000350:	d907      	bls.n	8000362 <__udivmoddi4+0x11e>
 8000352:	18fb      	adds	r3, r7, r3
 8000354:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000358:	d202      	bcs.n	8000360 <__udivmoddi4+0x11c>
 800035a:	429a      	cmp	r2, r3
 800035c:	f200 80e0 	bhi.w	8000520 <__udivmoddi4+0x2dc>
 8000360:	46c4      	mov	ip, r8
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	fbb3 f2fe 	udiv	r2, r3, lr
 8000368:	fb0e 3312 	mls	r3, lr, r2, r3
 800036c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000370:	fb02 f404 	mul.w	r4, r2, r4
 8000374:	429c      	cmp	r4, r3
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0x144>
 8000378:	18fb      	adds	r3, r7, r3
 800037a:	f102 30ff 	add.w	r0, r2, #4294967295
 800037e:	d202      	bcs.n	8000386 <__udivmoddi4+0x142>
 8000380:	429c      	cmp	r4, r3
 8000382:	f200 80ca 	bhi.w	800051a <__udivmoddi4+0x2d6>
 8000386:	4602      	mov	r2, r0
 8000388:	1b1b      	subs	r3, r3, r4
 800038a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038e:	e7a5      	b.n	80002dc <__udivmoddi4+0x98>
 8000390:	f1c1 0620 	rsb	r6, r1, #32
 8000394:	408b      	lsls	r3, r1
 8000396:	fa22 f706 	lsr.w	r7, r2, r6
 800039a:	431f      	orrs	r7, r3
 800039c:	fa0e f401 	lsl.w	r4, lr, r1
 80003a0:	fa20 f306 	lsr.w	r3, r0, r6
 80003a4:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003ac:	4323      	orrs	r3, r4
 80003ae:	fa00 f801 	lsl.w	r8, r0, r1
 80003b2:	fa1f fc87 	uxth.w	ip, r7
 80003b6:	fbbe f0f9 	udiv	r0, lr, r9
 80003ba:	0c1c      	lsrs	r4, r3, #16
 80003bc:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c8:	45a6      	cmp	lr, r4
 80003ca:	fa02 f201 	lsl.w	r2, r2, r1
 80003ce:	d909      	bls.n	80003e4 <__udivmoddi4+0x1a0>
 80003d0:	193c      	adds	r4, r7, r4
 80003d2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d6:	f080 809c 	bcs.w	8000512 <__udivmoddi4+0x2ce>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	f240 8099 	bls.w	8000512 <__udivmoddi4+0x2ce>
 80003e0:	3802      	subs	r0, #2
 80003e2:	443c      	add	r4, r7
 80003e4:	eba4 040e 	sub.w	r4, r4, lr
 80003e8:	fa1f fe83 	uxth.w	lr, r3
 80003ec:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f0:	fb09 4413 	mls	r4, r9, r3, r4
 80003f4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003fc:	45a4      	cmp	ip, r4
 80003fe:	d908      	bls.n	8000412 <__udivmoddi4+0x1ce>
 8000400:	193c      	adds	r4, r7, r4
 8000402:	f103 3eff 	add.w	lr, r3, #4294967295
 8000406:	f080 8082 	bcs.w	800050e <__udivmoddi4+0x2ca>
 800040a:	45a4      	cmp	ip, r4
 800040c:	d97f      	bls.n	800050e <__udivmoddi4+0x2ca>
 800040e:	3b02      	subs	r3, #2
 8000410:	443c      	add	r4, r7
 8000412:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000416:	eba4 040c 	sub.w	r4, r4, ip
 800041a:	fba0 ec02 	umull	lr, ip, r0, r2
 800041e:	4564      	cmp	r4, ip
 8000420:	4673      	mov	r3, lr
 8000422:	46e1      	mov	r9, ip
 8000424:	d362      	bcc.n	80004ec <__udivmoddi4+0x2a8>
 8000426:	d05f      	beq.n	80004e8 <__udivmoddi4+0x2a4>
 8000428:	b15d      	cbz	r5, 8000442 <__udivmoddi4+0x1fe>
 800042a:	ebb8 0203 	subs.w	r2, r8, r3
 800042e:	eb64 0409 	sbc.w	r4, r4, r9
 8000432:	fa04 f606 	lsl.w	r6, r4, r6
 8000436:	fa22 f301 	lsr.w	r3, r2, r1
 800043a:	431e      	orrs	r6, r3
 800043c:	40cc      	lsrs	r4, r1
 800043e:	e9c5 6400 	strd	r6, r4, [r5]
 8000442:	2100      	movs	r1, #0
 8000444:	e74f      	b.n	80002e6 <__udivmoddi4+0xa2>
 8000446:	fbb1 fcf2 	udiv	ip, r1, r2
 800044a:	0c01      	lsrs	r1, r0, #16
 800044c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000450:	b280      	uxth	r0, r0
 8000452:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000456:	463b      	mov	r3, r7
 8000458:	4638      	mov	r0, r7
 800045a:	463c      	mov	r4, r7
 800045c:	46b8      	mov	r8, r7
 800045e:	46be      	mov	lr, r7
 8000460:	2620      	movs	r6, #32
 8000462:	fbb1 f1f7 	udiv	r1, r1, r7
 8000466:	eba2 0208 	sub.w	r2, r2, r8
 800046a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046e:	e766      	b.n	800033e <__udivmoddi4+0xfa>
 8000470:	4601      	mov	r1, r0
 8000472:	e718      	b.n	80002a6 <__udivmoddi4+0x62>
 8000474:	4610      	mov	r0, r2
 8000476:	e72c      	b.n	80002d2 <__udivmoddi4+0x8e>
 8000478:	f1c6 0220 	rsb	r2, r6, #32
 800047c:	fa2e f302 	lsr.w	r3, lr, r2
 8000480:	40b7      	lsls	r7, r6
 8000482:	40b1      	lsls	r1, r6
 8000484:	fa20 f202 	lsr.w	r2, r0, r2
 8000488:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800048c:	430a      	orrs	r2, r1
 800048e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000492:	b2bc      	uxth	r4, r7
 8000494:	fb0e 3318 	mls	r3, lr, r8, r3
 8000498:	0c11      	lsrs	r1, r2, #16
 800049a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049e:	fb08 f904 	mul.w	r9, r8, r4
 80004a2:	40b0      	lsls	r0, r6
 80004a4:	4589      	cmp	r9, r1
 80004a6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004aa:	b280      	uxth	r0, r0
 80004ac:	d93e      	bls.n	800052c <__udivmoddi4+0x2e8>
 80004ae:	1879      	adds	r1, r7, r1
 80004b0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b4:	d201      	bcs.n	80004ba <__udivmoddi4+0x276>
 80004b6:	4589      	cmp	r9, r1
 80004b8:	d81f      	bhi.n	80004fa <__udivmoddi4+0x2b6>
 80004ba:	eba1 0109 	sub.w	r1, r1, r9
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fb09 f804 	mul.w	r8, r9, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	b292      	uxth	r2, r2
 80004cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d0:	4542      	cmp	r2, r8
 80004d2:	d229      	bcs.n	8000528 <__udivmoddi4+0x2e4>
 80004d4:	18ba      	adds	r2, r7, r2
 80004d6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004da:	d2c4      	bcs.n	8000466 <__udivmoddi4+0x222>
 80004dc:	4542      	cmp	r2, r8
 80004de:	d2c2      	bcs.n	8000466 <__udivmoddi4+0x222>
 80004e0:	f1a9 0102 	sub.w	r1, r9, #2
 80004e4:	443a      	add	r2, r7
 80004e6:	e7be      	b.n	8000466 <__udivmoddi4+0x222>
 80004e8:	45f0      	cmp	r8, lr
 80004ea:	d29d      	bcs.n	8000428 <__udivmoddi4+0x1e4>
 80004ec:	ebbe 0302 	subs.w	r3, lr, r2
 80004f0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f4:	3801      	subs	r0, #1
 80004f6:	46e1      	mov	r9, ip
 80004f8:	e796      	b.n	8000428 <__udivmoddi4+0x1e4>
 80004fa:	eba7 0909 	sub.w	r9, r7, r9
 80004fe:	4449      	add	r1, r9
 8000500:	f1a8 0c02 	sub.w	ip, r8, #2
 8000504:	fbb1 f9fe 	udiv	r9, r1, lr
 8000508:	fb09 f804 	mul.w	r8, r9, r4
 800050c:	e7db      	b.n	80004c6 <__udivmoddi4+0x282>
 800050e:	4673      	mov	r3, lr
 8000510:	e77f      	b.n	8000412 <__udivmoddi4+0x1ce>
 8000512:	4650      	mov	r0, sl
 8000514:	e766      	b.n	80003e4 <__udivmoddi4+0x1a0>
 8000516:	4608      	mov	r0, r1
 8000518:	e6fd      	b.n	8000316 <__udivmoddi4+0xd2>
 800051a:	443b      	add	r3, r7
 800051c:	3a02      	subs	r2, #2
 800051e:	e733      	b.n	8000388 <__udivmoddi4+0x144>
 8000520:	f1ac 0c02 	sub.w	ip, ip, #2
 8000524:	443b      	add	r3, r7
 8000526:	e71c      	b.n	8000362 <__udivmoddi4+0x11e>
 8000528:	4649      	mov	r1, r9
 800052a:	e79c      	b.n	8000466 <__udivmoddi4+0x222>
 800052c:	eba1 0109 	sub.w	r1, r1, r9
 8000530:	46c4      	mov	ip, r8
 8000532:	fbb1 f9fe 	udiv	r9, r1, lr
 8000536:	fb09 f804 	mul.w	r8, r9, r4
 800053a:	e7c4      	b.n	80004c6 <__udivmoddi4+0x282>

0800053c <__aeabi_idiv0>:
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000544:	2200      	movs	r2, #0
 8000546:	2140      	movs	r1, #64	@ 0x40
 8000548:	4803      	ldr	r0, [pc, #12]	@ (8000558 <SELECT+0x18>)
 800054a:	f001 fe7f 	bl	800224c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800054e:	2001      	movs	r0, #1
 8000550:	f001 f82a 	bl	80015a8 <HAL_Delay>
}
 8000554:	bf00      	nop
 8000556:	bd80      	pop	{r7, pc}
 8000558:	40020400 	.word	0x40020400

0800055c <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000560:	2201      	movs	r2, #1
 8000562:	2140      	movs	r1, #64	@ 0x40
 8000564:	4803      	ldr	r0, [pc, #12]	@ (8000574 <DESELECT+0x18>)
 8000566:	f001 fe71 	bl	800224c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800056a:	2001      	movs	r0, #1
 800056c:	f001 f81c 	bl	80015a8 <HAL_Delay>
}
 8000570:	bf00      	nop
 8000572:	bd80      	pop	{r7, pc}
 8000574:	40020400 	.word	0x40020400

08000578 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	4603      	mov	r3, r0
 8000580:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000582:	bf00      	nop
 8000584:	4b08      	ldr	r3, [pc, #32]	@ (80005a8 <SPI_TxByte+0x30>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	689b      	ldr	r3, [r3, #8]
 800058a:	f003 0302 	and.w	r3, r3, #2
 800058e:	2b02      	cmp	r3, #2
 8000590:	d1f8      	bne.n	8000584 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000592:	1df9      	adds	r1, r7, #7
 8000594:	2364      	movs	r3, #100	@ 0x64
 8000596:	2201      	movs	r2, #1
 8000598:	4803      	ldr	r0, [pc, #12]	@ (80005a8 <SPI_TxByte+0x30>)
 800059a:	f002 fc5c 	bl	8002e56 <HAL_SPI_Transmit>
}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	20000048 	.word	0x20000048

080005ac <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005b8:	bf00      	nop
 80005ba:	4b08      	ldr	r3, [pc, #32]	@ (80005dc <SPI_TxBuffer+0x30>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	689b      	ldr	r3, [r3, #8]
 80005c0:	f003 0302 	and.w	r3, r3, #2
 80005c4:	2b02      	cmp	r3, #2
 80005c6:	d1f8      	bne.n	80005ba <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80005c8:	887a      	ldrh	r2, [r7, #2]
 80005ca:	2364      	movs	r3, #100	@ 0x64
 80005cc:	6879      	ldr	r1, [r7, #4]
 80005ce:	4803      	ldr	r0, [pc, #12]	@ (80005dc <SPI_TxBuffer+0x30>)
 80005d0:	f002 fc41 	bl	8002e56 <HAL_SPI_Transmit>
}
 80005d4:	bf00      	nop
 80005d6:	3708      	adds	r7, #8
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	20000048 	.word	0x20000048

080005e0 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 80005e6:	23ff      	movs	r3, #255	@ 0xff
 80005e8:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005ea:	bf00      	nop
 80005ec:	4b09      	ldr	r3, [pc, #36]	@ (8000614 <SPI_RxByte+0x34>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	689b      	ldr	r3, [r3, #8]
 80005f2:	f003 0302 	and.w	r3, r3, #2
 80005f6:	2b02      	cmp	r3, #2
 80005f8:	d1f8      	bne.n	80005ec <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80005fa:	1dba      	adds	r2, r7, #6
 80005fc:	1df9      	adds	r1, r7, #7
 80005fe:	2364      	movs	r3, #100	@ 0x64
 8000600:	9300      	str	r3, [sp, #0]
 8000602:	2301      	movs	r3, #1
 8000604:	4803      	ldr	r0, [pc, #12]	@ (8000614 <SPI_RxByte+0x34>)
 8000606:	f002 fd6a 	bl	80030de <HAL_SPI_TransmitReceive>

	return data;
 800060a:	79bb      	ldrb	r3, [r7, #6]
}
 800060c:	4618      	mov	r0, r3
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20000048 	.word	0x20000048

08000618 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000620:	f7ff ffde 	bl	80005e0 <SPI_RxByte>
 8000624:	4603      	mov	r3, r0
 8000626:	461a      	mov	r2, r3
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	701a      	strb	r2, [r3, #0]
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800063a:	4b0a      	ldr	r3, [pc, #40]	@ (8000664 <SD_ReadyWait+0x30>)
 800063c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000640:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000642:	f7ff ffcd 	bl	80005e0 <SPI_RxByte>
 8000646:	4603      	mov	r3, r0
 8000648:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	2bff      	cmp	r3, #255	@ 0xff
 800064e:	d003      	beq.n	8000658 <SD_ReadyWait+0x24>
 8000650:	4b04      	ldr	r3, [pc, #16]	@ (8000664 <SD_ReadyWait+0x30>)
 8000652:	881b      	ldrh	r3, [r3, #0]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d1f4      	bne.n	8000642 <SD_ReadyWait+0xe>

	return res;
 8000658:	79fb      	ldrb	r3, [r7, #7]
}
 800065a:	4618      	mov	r0, r3
 800065c:	3708      	adds	r7, #8
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	20000042 	.word	0x20000042

08000668 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 800066e:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000672:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8000674:	f7ff ff72 	bl	800055c <DESELECT>
	for(int i = 0; i < 10; i++)
 8000678:	2300      	movs	r3, #0
 800067a:	60bb      	str	r3, [r7, #8]
 800067c:	e005      	b.n	800068a <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 800067e:	20ff      	movs	r0, #255	@ 0xff
 8000680:	f7ff ff7a 	bl	8000578 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	3301      	adds	r3, #1
 8000688:	60bb      	str	r3, [r7, #8]
 800068a:	68bb      	ldr	r3, [r7, #8]
 800068c:	2b09      	cmp	r3, #9
 800068e:	ddf6      	ble.n	800067e <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8000690:	f7ff ff56 	bl	8000540 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8000694:	2340      	movs	r3, #64	@ 0x40
 8000696:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8000698:	2300      	movs	r3, #0
 800069a:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80006a0:	2300      	movs	r3, #0
 80006a2:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80006a4:	2300      	movs	r3, #0
 80006a6:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80006a8:	2395      	movs	r3, #149	@ 0x95
 80006aa:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80006ac:	463b      	mov	r3, r7
 80006ae:	2106      	movs	r1, #6
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff ff7b 	bl	80005ac <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80006b6:	e002      	b.n	80006be <SD_PowerOn+0x56>
	{
		cnt--;
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	3b01      	subs	r3, #1
 80006bc:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80006be:	f7ff ff8f 	bl	80005e0 <SPI_RxByte>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b01      	cmp	r3, #1
 80006c6:	d002      	beq.n	80006ce <SD_PowerOn+0x66>
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d1f4      	bne.n	80006b8 <SD_PowerOn+0x50>
	}

	DESELECT();
 80006ce:	f7ff ff45 	bl	800055c <DESELECT>
	SPI_TxByte(0XFF);
 80006d2:	20ff      	movs	r0, #255	@ 0xff
 80006d4:	f7ff ff50 	bl	8000578 <SPI_TxByte>

	PowerFlag = 1;
 80006d8:	4b03      	ldr	r3, [pc, #12]	@ (80006e8 <SD_PowerOn+0x80>)
 80006da:	2201      	movs	r2, #1
 80006dc:	701a      	strb	r2, [r3, #0]
}
 80006de:	bf00      	nop
 80006e0:	3710      	adds	r7, #16
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	20000045 	.word	0x20000045

080006ec <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 80006f0:	4b03      	ldr	r3, [pc, #12]	@ (8000700 <SD_PowerOff+0x14>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	701a      	strb	r2, [r3, #0]
}
 80006f6:	bf00      	nop
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	20000045 	.word	0x20000045

08000704 <SD_RxDataBlock>:
	return PowerFlag;
}

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800070e:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SD_RxDataBlock+0x58>)
 8000710:	22c8      	movs	r2, #200	@ 0xc8
 8000712:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8000714:	f7ff ff64 	bl	80005e0 <SPI_RxByte>
 8000718:	4603      	mov	r3, r0
 800071a:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 800071c:	7bfb      	ldrb	r3, [r7, #15]
 800071e:	2bff      	cmp	r3, #255	@ 0xff
 8000720:	d103      	bne.n	800072a <SD_RxDataBlock+0x26>
 8000722:	4b0e      	ldr	r3, [pc, #56]	@ (800075c <SD_RxDataBlock+0x58>)
 8000724:	881b      	ldrh	r3, [r3, #0]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d1f4      	bne.n	8000714 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 800072a:	7bfb      	ldrb	r3, [r7, #15]
 800072c:	2bfe      	cmp	r3, #254	@ 0xfe
 800072e:	d001      	beq.n	8000734 <SD_RxDataBlock+0x30>
 8000730:	2300      	movs	r3, #0
 8000732:	e00f      	b.n	8000754 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	1c5a      	adds	r2, r3, #1
 8000738:	607a      	str	r2, [r7, #4]
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff6c 	bl	8000618 <SPI_RxBytePtr>
	} while(len--);
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	1e5a      	subs	r2, r3, #1
 8000744:	603a      	str	r2, [r7, #0]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d1f4      	bne.n	8000734 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 800074a:	f7ff ff49 	bl	80005e0 <SPI_RxByte>
	SPI_RxByte();
 800074e:	f7ff ff47 	bl	80005e0 <SPI_RxByte>

	return TRUE;
 8000752:	2301      	movs	r3, #1
}
 8000754:	4618      	mov	r0, r3
 8000756:	3710      	adds	r7, #16
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	20000040 	.word	0x20000040

08000760 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
 8000768:	460b      	mov	r3, r1
 800076a:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 800076c:	2300      	movs	r3, #0
 800076e:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8000770:	f7ff ff60 	bl	8000634 <SD_ReadyWait>
 8000774:	4603      	mov	r3, r0
 8000776:	2bff      	cmp	r3, #255	@ 0xff
 8000778:	d001      	beq.n	800077e <SD_TxDataBlock+0x1e>
 800077a:	2300      	movs	r3, #0
 800077c:	e02f      	b.n	80007de <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 800077e:	78fb      	ldrb	r3, [r7, #3]
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff fef9 	bl	8000578 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8000786:	78fb      	ldrb	r3, [r7, #3]
 8000788:	2bfd      	cmp	r3, #253	@ 0xfd
 800078a:	d020      	beq.n	80007ce <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 800078c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000790:	6878      	ldr	r0, [r7, #4]
 8000792:	f7ff ff0b 	bl	80005ac <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8000796:	f7ff ff23 	bl	80005e0 <SPI_RxByte>
		SPI_RxByte();
 800079a:	f7ff ff21 	bl	80005e0 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800079e:	e00b      	b.n	80007b8 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80007a0:	f7ff ff1e 	bl	80005e0 <SPI_RxByte>
 80007a4:	4603      	mov	r3, r0
 80007a6:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80007a8:	7bfb      	ldrb	r3, [r7, #15]
 80007aa:	f003 031f 	and.w	r3, r3, #31
 80007ae:	2b05      	cmp	r3, #5
 80007b0:	d006      	beq.n	80007c0 <SD_TxDataBlock+0x60>
			i++;
 80007b2:	7bbb      	ldrb	r3, [r7, #14]
 80007b4:	3301      	adds	r3, #1
 80007b6:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 80007b8:	7bbb      	ldrb	r3, [r7, #14]
 80007ba:	2b40      	cmp	r3, #64	@ 0x40
 80007bc:	d9f0      	bls.n	80007a0 <SD_TxDataBlock+0x40>
 80007be:	e000      	b.n	80007c2 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 80007c0:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 80007c2:	bf00      	nop
 80007c4:	f7ff ff0c 	bl	80005e0 <SPI_RxByte>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d0fa      	beq.n	80007c4 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 80007ce:	7bfb      	ldrb	r3, [r7, #15]
 80007d0:	f003 031f 	and.w	r3, r3, #31
 80007d4:	2b05      	cmp	r3, #5
 80007d6:	d101      	bne.n	80007dc <SD_TxDataBlock+0x7c>
 80007d8:	2301      	movs	r3, #1
 80007da:	e000      	b.n	80007de <SD_TxDataBlock+0x7e>

	return FALSE;
 80007dc:	2300      	movs	r3, #0
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3710      	adds	r7, #16
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b084      	sub	sp, #16
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	4603      	mov	r3, r0
 80007ee:	6039      	str	r1, [r7, #0]
 80007f0:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 80007f2:	f7ff ff1f 	bl	8000634 <SD_ReadyWait>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2bff      	cmp	r3, #255	@ 0xff
 80007fa:	d001      	beq.n	8000800 <SD_SendCmd+0x1a>
 80007fc:	23ff      	movs	r3, #255	@ 0xff
 80007fe:	e042      	b.n	8000886 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	4618      	mov	r0, r3
 8000804:	f7ff feb8 	bl	8000578 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	0e1b      	lsrs	r3, r3, #24
 800080c:	b2db      	uxtb	r3, r3
 800080e:	4618      	mov	r0, r3
 8000810:	f7ff feb2 	bl	8000578 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	0c1b      	lsrs	r3, r3, #16
 8000818:	b2db      	uxtb	r3, r3
 800081a:	4618      	mov	r0, r3
 800081c:	f7ff feac 	bl	8000578 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	0a1b      	lsrs	r3, r3, #8
 8000824:	b2db      	uxtb	r3, r3
 8000826:	4618      	mov	r0, r3
 8000828:	f7ff fea6 	bl	8000578 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	b2db      	uxtb	r3, r3
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff fea1 	bl	8000578 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	2b40      	cmp	r3, #64	@ 0x40
 800083a:	d102      	bne.n	8000842 <SD_SendCmd+0x5c>
 800083c:	2395      	movs	r3, #149	@ 0x95
 800083e:	73fb      	strb	r3, [r7, #15]
 8000840:	e007      	b.n	8000852 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8000842:	79fb      	ldrb	r3, [r7, #7]
 8000844:	2b48      	cmp	r3, #72	@ 0x48
 8000846:	d102      	bne.n	800084e <SD_SendCmd+0x68>
 8000848:	2387      	movs	r3, #135	@ 0x87
 800084a:	73fb      	strb	r3, [r7, #15]
 800084c:	e001      	b.n	8000852 <SD_SendCmd+0x6c>
	else crc = 1;
 800084e:	2301      	movs	r3, #1
 8000850:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8000852:	7bfb      	ldrb	r3, [r7, #15]
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff fe8f 	bl	8000578 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	2b4c      	cmp	r3, #76	@ 0x4c
 800085e:	d101      	bne.n	8000864 <SD_SendCmd+0x7e>
 8000860:	f7ff febe 	bl	80005e0 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8000864:	230a      	movs	r3, #10
 8000866:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8000868:	f7ff feba 	bl	80005e0 <SPI_RxByte>
 800086c:	4603      	mov	r3, r0
 800086e:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8000870:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000874:	2b00      	cmp	r3, #0
 8000876:	da05      	bge.n	8000884 <SD_SendCmd+0x9e>
 8000878:	7bbb      	ldrb	r3, [r7, #14]
 800087a:	3b01      	subs	r3, #1
 800087c:	73bb      	strb	r3, [r7, #14]
 800087e:	7bbb      	ldrb	r3, [r7, #14]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d1f1      	bne.n	8000868 <SD_SendCmd+0x82>

	return res;
 8000884:	7b7b      	ldrb	r3, [r7, #13]
}
 8000886:	4618      	mov	r0, r3
 8000888:	3710      	adds	r7, #16
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
	...

08000890 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8000890:	b590      	push	{r4, r7, lr}
 8000892:	b085      	sub	sp, #20
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <SD_disk_initialize+0x14>
 80008a0:	2301      	movs	r3, #1
 80008a2:	e0d1      	b.n	8000a48 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80008a4:	4b6a      	ldr	r3, [pc, #424]	@ (8000a50 <SD_disk_initialize+0x1c0>)
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	f003 0302 	and.w	r3, r3, #2
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d003      	beq.n	80008ba <SD_disk_initialize+0x2a>
 80008b2:	4b67      	ldr	r3, [pc, #412]	@ (8000a50 <SD_disk_initialize+0x1c0>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	e0c6      	b.n	8000a48 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 80008ba:	f7ff fed5 	bl	8000668 <SD_PowerOn>

	/* slave select */
	SELECT();
 80008be:	f7ff fe3f 	bl	8000540 <SELECT>

	/* check disk type */
	type = 0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 80008c6:	2100      	movs	r1, #0
 80008c8:	2040      	movs	r0, #64	@ 0x40
 80008ca:	f7ff ff8c 	bl	80007e6 <SD_SendCmd>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	f040 80a1 	bne.w	8000a18 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 80008d6:	4b5f      	ldr	r3, [pc, #380]	@ (8000a54 <SD_disk_initialize+0x1c4>)
 80008d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80008dc:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80008de:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80008e2:	2048      	movs	r0, #72	@ 0x48
 80008e4:	f7ff ff7f 	bl	80007e6 <SD_SendCmd>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b01      	cmp	r3, #1
 80008ec:	d155      	bne.n	800099a <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 80008ee:	2300      	movs	r3, #0
 80008f0:	73fb      	strb	r3, [r7, #15]
 80008f2:	e00c      	b.n	800090e <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 80008f4:	7bfc      	ldrb	r4, [r7, #15]
 80008f6:	f7ff fe73 	bl	80005e0 <SPI_RxByte>
 80008fa:	4603      	mov	r3, r0
 80008fc:	461a      	mov	r2, r3
 80008fe:	f104 0310 	add.w	r3, r4, #16
 8000902:	443b      	add	r3, r7
 8000904:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000908:	7bfb      	ldrb	r3, [r7, #15]
 800090a:	3301      	adds	r3, #1
 800090c:	73fb      	strb	r3, [r7, #15]
 800090e:	7bfb      	ldrb	r3, [r7, #15]
 8000910:	2b03      	cmp	r3, #3
 8000912:	d9ef      	bls.n	80008f4 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000914:	7abb      	ldrb	r3, [r7, #10]
 8000916:	2b01      	cmp	r3, #1
 8000918:	d17e      	bne.n	8000a18 <SD_disk_initialize+0x188>
 800091a:	7afb      	ldrb	r3, [r7, #11]
 800091c:	2baa      	cmp	r3, #170	@ 0xaa
 800091e:	d17b      	bne.n	8000a18 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000920:	2100      	movs	r1, #0
 8000922:	2077      	movs	r0, #119	@ 0x77
 8000924:	f7ff ff5f 	bl	80007e6 <SD_SendCmd>
 8000928:	4603      	mov	r3, r0
 800092a:	2b01      	cmp	r3, #1
 800092c:	d807      	bhi.n	800093e <SD_disk_initialize+0xae>
 800092e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000932:	2069      	movs	r0, #105	@ 0x69
 8000934:	f7ff ff57 	bl	80007e6 <SD_SendCmd>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d004      	beq.n	8000948 <SD_disk_initialize+0xb8>
				} while (Timer1);
 800093e:	4b45      	ldr	r3, [pc, #276]	@ (8000a54 <SD_disk_initialize+0x1c4>)
 8000940:	881b      	ldrh	r3, [r3, #0]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d1ec      	bne.n	8000920 <SD_disk_initialize+0x90>
 8000946:	e000      	b.n	800094a <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000948:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 800094a:	4b42      	ldr	r3, [pc, #264]	@ (8000a54 <SD_disk_initialize+0x1c4>)
 800094c:	881b      	ldrh	r3, [r3, #0]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d062      	beq.n	8000a18 <SD_disk_initialize+0x188>
 8000952:	2100      	movs	r1, #0
 8000954:	207a      	movs	r0, #122	@ 0x7a
 8000956:	f7ff ff46 	bl	80007e6 <SD_SendCmd>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d15b      	bne.n	8000a18 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8000960:	2300      	movs	r3, #0
 8000962:	73fb      	strb	r3, [r7, #15]
 8000964:	e00c      	b.n	8000980 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8000966:	7bfc      	ldrb	r4, [r7, #15]
 8000968:	f7ff fe3a 	bl	80005e0 <SPI_RxByte>
 800096c:	4603      	mov	r3, r0
 800096e:	461a      	mov	r2, r3
 8000970:	f104 0310 	add.w	r3, r4, #16
 8000974:	443b      	add	r3, r7
 8000976:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 800097a:	7bfb      	ldrb	r3, [r7, #15]
 800097c:	3301      	adds	r3, #1
 800097e:	73fb      	strb	r3, [r7, #15]
 8000980:	7bfb      	ldrb	r3, [r7, #15]
 8000982:	2b03      	cmp	r3, #3
 8000984:	d9ef      	bls.n	8000966 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8000986:	7a3b      	ldrb	r3, [r7, #8]
 8000988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <SD_disk_initialize+0x104>
 8000990:	230c      	movs	r3, #12
 8000992:	e000      	b.n	8000996 <SD_disk_initialize+0x106>
 8000994:	2304      	movs	r3, #4
 8000996:	73bb      	strb	r3, [r7, #14]
 8000998:	e03e      	b.n	8000a18 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 800099a:	2100      	movs	r1, #0
 800099c:	2077      	movs	r0, #119	@ 0x77
 800099e:	f7ff ff22 	bl	80007e6 <SD_SendCmd>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d808      	bhi.n	80009ba <SD_disk_initialize+0x12a>
 80009a8:	2100      	movs	r1, #0
 80009aa:	2069      	movs	r0, #105	@ 0x69
 80009ac:	f7ff ff1b 	bl	80007e6 <SD_SendCmd>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d801      	bhi.n	80009ba <SD_disk_initialize+0x12a>
 80009b6:	2302      	movs	r3, #2
 80009b8:	e000      	b.n	80009bc <SD_disk_initialize+0x12c>
 80009ba:	2301      	movs	r3, #1
 80009bc:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 80009be:	7bbb      	ldrb	r3, [r7, #14]
 80009c0:	2b02      	cmp	r3, #2
 80009c2:	d10e      	bne.n	80009e2 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80009c4:	2100      	movs	r1, #0
 80009c6:	2077      	movs	r0, #119	@ 0x77
 80009c8:	f7ff ff0d 	bl	80007e6 <SD_SendCmd>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b01      	cmp	r3, #1
 80009d0:	d80e      	bhi.n	80009f0 <SD_disk_initialize+0x160>
 80009d2:	2100      	movs	r1, #0
 80009d4:	2069      	movs	r0, #105	@ 0x69
 80009d6:	f7ff ff06 	bl	80007e6 <SD_SendCmd>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d107      	bne.n	80009f0 <SD_disk_initialize+0x160>
 80009e0:	e00c      	b.n	80009fc <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80009e2:	2100      	movs	r1, #0
 80009e4:	2041      	movs	r0, #65	@ 0x41
 80009e6:	f7ff fefe 	bl	80007e6 <SD_SendCmd>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d004      	beq.n	80009fa <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 80009f0:	4b18      	ldr	r3, [pc, #96]	@ (8000a54 <SD_disk_initialize+0x1c4>)
 80009f2:	881b      	ldrh	r3, [r3, #0]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d1e2      	bne.n	80009be <SD_disk_initialize+0x12e>
 80009f8:	e000      	b.n	80009fc <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80009fa:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 80009fc:	4b15      	ldr	r3, [pc, #84]	@ (8000a54 <SD_disk_initialize+0x1c4>)
 80009fe:	881b      	ldrh	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d007      	beq.n	8000a14 <SD_disk_initialize+0x184>
 8000a04:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a08:	2050      	movs	r0, #80	@ 0x50
 8000a0a:	f7ff feec 	bl	80007e6 <SD_SendCmd>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <SD_disk_initialize+0x188>
 8000a14:	2300      	movs	r3, #0
 8000a16:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000a18:	4a0f      	ldr	r2, [pc, #60]	@ (8000a58 <SD_disk_initialize+0x1c8>)
 8000a1a:	7bbb      	ldrb	r3, [r7, #14]
 8000a1c:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000a1e:	f7ff fd9d 	bl	800055c <DESELECT>
	SPI_RxByte();
 8000a22:	f7ff fddd 	bl	80005e0 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000a26:	7bbb      	ldrb	r3, [r7, #14]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d008      	beq.n	8000a3e <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000a2c:	4b08      	ldr	r3, [pc, #32]	@ (8000a50 <SD_disk_initialize+0x1c0>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	f023 0301 	bic.w	r3, r3, #1
 8000a36:	b2da      	uxtb	r2, r3
 8000a38:	4b05      	ldr	r3, [pc, #20]	@ (8000a50 <SD_disk_initialize+0x1c0>)
 8000a3a:	701a      	strb	r2, [r3, #0]
 8000a3c:	e001      	b.n	8000a42 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000a3e:	f7ff fe55 	bl	80006ec <SD_PowerOff>
	}

	return Stat;
 8000a42:	4b03      	ldr	r3, [pc, #12]	@ (8000a50 <SD_disk_initialize+0x1c0>)
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	b2db      	uxtb	r3, r3
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	3714      	adds	r7, #20
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd90      	pop	{r4, r7, pc}
 8000a50:	20000000 	.word	0x20000000
 8000a54:	20000040 	.word	0x20000040
 8000a58:	20000044 	.word	0x20000044

08000a5c <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	4603      	mov	r3, r0
 8000a64:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000a66:	79fb      	ldrb	r3, [r7, #7]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <SD_disk_status+0x14>
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	e002      	b.n	8000a76 <SD_disk_status+0x1a>
	return Stat;
 8000a70:	4b04      	ldr	r3, [pc, #16]	@ (8000a84 <SD_disk_status+0x28>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	b2db      	uxtb	r3, r3
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	20000000 	.word	0x20000000

08000a88 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60b9      	str	r1, [r7, #8]
 8000a90:	607a      	str	r2, [r7, #4]
 8000a92:	603b      	str	r3, [r7, #0]
 8000a94:	4603      	mov	r3, r0
 8000a96:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000a98:	7bfb      	ldrb	r3, [r7, #15]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d102      	bne.n	8000aa4 <SD_disk_read+0x1c>
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d101      	bne.n	8000aa8 <SD_disk_read+0x20>
 8000aa4:	2304      	movs	r3, #4
 8000aa6:	e051      	b.n	8000b4c <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000aa8:	4b2a      	ldr	r3, [pc, #168]	@ (8000b54 <SD_disk_read+0xcc>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <SD_disk_read+0x32>
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	e048      	b.n	8000b4c <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000aba:	4b27      	ldr	r3, [pc, #156]	@ (8000b58 <SD_disk_read+0xd0>)
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	f003 0304 	and.w	r3, r3, #4
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d102      	bne.n	8000acc <SD_disk_read+0x44>
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	025b      	lsls	r3, r3, #9
 8000aca:	607b      	str	r3, [r7, #4]

	SELECT();
 8000acc:	f7ff fd38 	bl	8000540 <SELECT>

	if (count == 1)
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	2b01      	cmp	r3, #1
 8000ad4:	d111      	bne.n	8000afa <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000ad6:	6879      	ldr	r1, [r7, #4]
 8000ad8:	2051      	movs	r0, #81	@ 0x51
 8000ada:	f7ff fe84 	bl	80007e6 <SD_SendCmd>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d129      	bne.n	8000b38 <SD_disk_read+0xb0>
 8000ae4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ae8:	68b8      	ldr	r0, [r7, #8]
 8000aea:	f7ff fe0b 	bl	8000704 <SD_RxDataBlock>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d021      	beq.n	8000b38 <SD_disk_read+0xb0>
 8000af4:	2300      	movs	r3, #0
 8000af6:	603b      	str	r3, [r7, #0]
 8000af8:	e01e      	b.n	8000b38 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000afa:	6879      	ldr	r1, [r7, #4]
 8000afc:	2052      	movs	r0, #82	@ 0x52
 8000afe:	f7ff fe72 	bl	80007e6 <SD_SendCmd>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d117      	bne.n	8000b38 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b08:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b0c:	68b8      	ldr	r0, [r7, #8]
 8000b0e:	f7ff fdf9 	bl	8000704 <SD_RxDataBlock>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d00a      	beq.n	8000b2e <SD_disk_read+0xa6>
				buff += 512;
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000b1e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	3b01      	subs	r3, #1
 8000b24:	603b      	str	r3, [r7, #0]
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d1ed      	bne.n	8000b08 <SD_disk_read+0x80>
 8000b2c:	e000      	b.n	8000b30 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b2e:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000b30:	2100      	movs	r1, #0
 8000b32:	204c      	movs	r0, #76	@ 0x4c
 8000b34:	f7ff fe57 	bl	80007e6 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000b38:	f7ff fd10 	bl	800055c <DESELECT>
	SPI_RxByte();
 8000b3c:	f7ff fd50 	bl	80005e0 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	bf14      	ite	ne
 8000b46:	2301      	movne	r3, #1
 8000b48:	2300      	moveq	r3, #0
 8000b4a:	b2db      	uxtb	r3, r3
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	3710      	adds	r7, #16
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	20000000 	.word	0x20000000
 8000b58:	20000044 	.word	0x20000044

08000b5c <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b084      	sub	sp, #16
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	60b9      	str	r1, [r7, #8]
 8000b64:	607a      	str	r2, [r7, #4]
 8000b66:	603b      	str	r3, [r7, #0]
 8000b68:	4603      	mov	r3, r0
 8000b6a:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000b6c:	7bfb      	ldrb	r3, [r7, #15]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d102      	bne.n	8000b78 <SD_disk_write+0x1c>
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d101      	bne.n	8000b7c <SD_disk_write+0x20>
 8000b78:	2304      	movs	r3, #4
 8000b7a:	e06b      	b.n	8000c54 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000b7c:	4b37      	ldr	r3, [pc, #220]	@ (8000c5c <SD_disk_write+0x100>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	b2db      	uxtb	r3, r3
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <SD_disk_write+0x32>
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	e062      	b.n	8000c54 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000b8e:	4b33      	ldr	r3, [pc, #204]	@ (8000c5c <SD_disk_write+0x100>)
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	f003 0304 	and.w	r3, r3, #4
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <SD_disk_write+0x44>
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	e059      	b.n	8000c54 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000ba0:	4b2f      	ldr	r3, [pc, #188]	@ (8000c60 <SD_disk_write+0x104>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	f003 0304 	and.w	r3, r3, #4
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d102      	bne.n	8000bb2 <SD_disk_write+0x56>
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	025b      	lsls	r3, r3, #9
 8000bb0:	607b      	str	r3, [r7, #4]

	SELECT();
 8000bb2:	f7ff fcc5 	bl	8000540 <SELECT>

	if (count == 1)
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	d110      	bne.n	8000bde <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000bbc:	6879      	ldr	r1, [r7, #4]
 8000bbe:	2058      	movs	r0, #88	@ 0x58
 8000bc0:	f7ff fe11 	bl	80007e6 <SD_SendCmd>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d13a      	bne.n	8000c40 <SD_disk_write+0xe4>
 8000bca:	21fe      	movs	r1, #254	@ 0xfe
 8000bcc:	68b8      	ldr	r0, [r7, #8]
 8000bce:	f7ff fdc7 	bl	8000760 <SD_TxDataBlock>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d033      	beq.n	8000c40 <SD_disk_write+0xe4>
			count = 0;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	603b      	str	r3, [r7, #0]
 8000bdc:	e030      	b.n	8000c40 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000bde:	4b20      	ldr	r3, [pc, #128]	@ (8000c60 <SD_disk_write+0x104>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	f003 0302 	and.w	r3, r3, #2
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d007      	beq.n	8000bfa <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000bea:	2100      	movs	r1, #0
 8000bec:	2077      	movs	r0, #119	@ 0x77
 8000bee:	f7ff fdfa 	bl	80007e6 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000bf2:	6839      	ldr	r1, [r7, #0]
 8000bf4:	2057      	movs	r0, #87	@ 0x57
 8000bf6:	f7ff fdf6 	bl	80007e6 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000bfa:	6879      	ldr	r1, [r7, #4]
 8000bfc:	2059      	movs	r0, #89	@ 0x59
 8000bfe:	f7ff fdf2 	bl	80007e6 <SD_SendCmd>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d11b      	bne.n	8000c40 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c08:	21fc      	movs	r1, #252	@ 0xfc
 8000c0a:	68b8      	ldr	r0, [r7, #8]
 8000c0c:	f7ff fda8 	bl	8000760 <SD_TxDataBlock>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d00a      	beq.n	8000c2c <SD_disk_write+0xd0>
				buff += 512;
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000c1c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	3b01      	subs	r3, #1
 8000c22:	603b      	str	r3, [r7, #0]
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d1ee      	bne.n	8000c08 <SD_disk_write+0xac>
 8000c2a:	e000      	b.n	8000c2e <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c2c:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000c2e:	21fd      	movs	r1, #253	@ 0xfd
 8000c30:	2000      	movs	r0, #0
 8000c32:	f7ff fd95 	bl	8000760 <SD_TxDataBlock>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d101      	bne.n	8000c40 <SD_disk_write+0xe4>
			{
				count = 1;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000c40:	f7ff fc8c 	bl	800055c <DESELECT>
	SPI_RxByte();
 8000c44:	f7ff fccc 	bl	80005e0 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	bf14      	ite	ne
 8000c4e:	2301      	movne	r3, #1
 8000c50:	2300      	moveq	r3, #0
 8000c52:	b2db      	uxtb	r3, r3
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3710      	adds	r7, #16
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	20000000 	.word	0x20000000
 8000c60:	20000044 	.word	0x20000044

08000c64 <transmit_uart>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void transmit_uart(char *string) {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen(string);
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f7ff fac9 	bl	8000204 <strlen>
 8000c72:	4603      	mov	r3, r0
 8000c74:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t*) string, len, 200);
 8000c76:	7bfb      	ldrb	r3, [r7, #15]
 8000c78:	b29a      	uxth	r2, r3
 8000c7a:	23c8      	movs	r3, #200	@ 0xc8
 8000c7c:	6879      	ldr	r1, [r7, #4]
 8000c7e:	4803      	ldr	r0, [pc, #12]	@ (8000c8c <transmit_uart+0x28>)
 8000c80:	f002 fd02 	bl	8003688 <HAL_UART_Transmit>
}
 8000c84:	bf00      	nop
 8000c86:	3710      	adds	r7, #16
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20002170 	.word	0x20002170

08000c90 <menu>:

//Funcin para desplegar las opciones dle Menu
void menu() {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	transmit_uart("\nSeleccione un archivo de texto:\n");
 8000c94:	4809      	ldr	r0, [pc, #36]	@ (8000cbc <menu+0x2c>)
 8000c96:	f7ff ffe5 	bl	8000c64 <transmit_uart>
    transmit_uart("1. Perro.txt\n");
 8000c9a:	4809      	ldr	r0, [pc, #36]	@ (8000cc0 <menu+0x30>)
 8000c9c:	f7ff ffe2 	bl	8000c64 <transmit_uart>
    transmit_uart("2. Gato.txt\n");
 8000ca0:	4808      	ldr	r0, [pc, #32]	@ (8000cc4 <menu+0x34>)
 8000ca2:	f7ff ffdf 	bl	8000c64 <transmit_uart>
    transmit_uart("3. Flor.txt\n");
 8000ca6:	4808      	ldr	r0, [pc, #32]	@ (8000cc8 <menu+0x38>)
 8000ca8:	f7ff ffdc 	bl	8000c64 <transmit_uart>
    transmit_uart("4. Salir\n");
 8000cac:	4807      	ldr	r0, [pc, #28]	@ (8000ccc <menu+0x3c>)
 8000cae:	f7ff ffd9 	bl	8000c64 <transmit_uart>
    transmit_uart("Selecciona una opcion: ");
 8000cb2:	4807      	ldr	r0, [pc, #28]	@ (8000cd0 <menu+0x40>)
 8000cb4:	f7ff ffd6 	bl	8000c64 <transmit_uart>
}
 8000cb8:	bf00      	nop
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	08007700 	.word	0x08007700
 8000cc0:	08007724 	.word	0x08007724
 8000cc4:	08007734 	.word	0x08007734
 8000cc8:	08007744 	.word	0x08007744
 8000ccc:	08007754 	.word	0x08007754
 8000cd0:	08007760 	.word	0x08007760

08000cd4 <read_text_file>:

// Funcin para leer un archivo de texto desde la SD y enviarlo por UART
void read_text_file(const char *filename) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
    fres = f_open(&fil, filename, FA_READ);
 8000cdc:	2201      	movs	r2, #1
 8000cde:	6879      	ldr	r1, [r7, #4]
 8000ce0:	4819      	ldr	r0, [pc, #100]	@ (8000d48 <read_text_file+0x74>)
 8000ce2:	f005 ffa5 	bl	8006c30 <f_open>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4b18      	ldr	r3, [pc, #96]	@ (8000d4c <read_text_file+0x78>)
 8000cec:	701a      	strb	r2, [r3, #0]
    if (fres == FR_OK) {
 8000cee:	4b17      	ldr	r3, [pc, #92]	@ (8000d4c <read_text_file+0x78>)
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d121      	bne.n	8000d3a <read_text_file+0x66>
    	transmit_uart("\nArchivo abierto correctamente.\n");
 8000cf6:	4816      	ldr	r0, [pc, #88]	@ (8000d50 <read_text_file+0x7c>)
 8000cf8:	f7ff ffb4 	bl	8000c64 <transmit_uart>

        while (f_gets(buffer, sizeof(buffer), &fil)) {
 8000cfc:	e002      	b.n	8000d04 <read_text_file+0x30>
        	transmit_uart(buffer);
 8000cfe:	4815      	ldr	r0, [pc, #84]	@ (8000d54 <read_text_file+0x80>)
 8000d00:	f7ff ffb0 	bl	8000c64 <transmit_uart>
        while (f_gets(buffer, sizeof(buffer), &fil)) {
 8000d04:	4a10      	ldr	r2, [pc, #64]	@ (8000d48 <read_text_file+0x74>)
 8000d06:	2164      	movs	r1, #100	@ 0x64
 8000d08:	4812      	ldr	r0, [pc, #72]	@ (8000d54 <read_text_file+0x80>)
 8000d0a:	f006 fb60 	bl	80073ce <f_gets>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d1f4      	bne.n	8000cfe <read_text_file+0x2a>
        }

        f_close(&fil); // Cerrar archivo despus de leer
 8000d14:	480c      	ldr	r0, [pc, #48]	@ (8000d48 <read_text_file+0x74>)
 8000d16:	f006 fb30 	bl	800737a <f_close>
        if (fres == FR_OK) {
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <read_text_file+0x78>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d103      	bne.n	8000d2a <read_text_file+0x56>
          transmit_uart("The file is closed.\n");
 8000d22:	480d      	ldr	r0, [pc, #52]	@ (8000d58 <read_text_file+0x84>)
 8000d24:	f7ff ff9e 	bl	8000c64 <transmit_uart>
          transmit_uart("The file was not closed.\n");
        }
    } else {
        transmit_uart("\nError al abrir el archivo.\n");
    }
}
 8000d28:	e00a      	b.n	8000d40 <read_text_file+0x6c>
        } else if (fres != FR_OK) {
 8000d2a:	4b08      	ldr	r3, [pc, #32]	@ (8000d4c <read_text_file+0x78>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d006      	beq.n	8000d40 <read_text_file+0x6c>
          transmit_uart("The file was not closed.\n");
 8000d32:	480a      	ldr	r0, [pc, #40]	@ (8000d5c <read_text_file+0x88>)
 8000d34:	f7ff ff96 	bl	8000c64 <transmit_uart>
}
 8000d38:	e002      	b.n	8000d40 <read_text_file+0x6c>
        transmit_uart("\nError al abrir el archivo.\n");
 8000d3a:	4809      	ldr	r0, [pc, #36]	@ (8000d60 <read_text_file+0x8c>)
 8000d3c:	f7ff ff92 	bl	8000c64 <transmit_uart>
}
 8000d40:	bf00      	nop
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	200010d8 	.word	0x200010d8
 8000d4c:	20002108 	.word	0x20002108
 8000d50:	08007778 	.word	0x08007778
 8000d54:	2000210c 	.word	0x2000210c
 8000d58:	0800779c 	.word	0x0800779c
 8000d5c:	080077b4 	.word	0x080077b4
 8000d60:	080077d0 	.word	0x080077d0

08000d64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d68:	f000 fbac 	bl	80014c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d6c:	f000 f896 	bl	8000e9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d70:	f000 f97c 	bl	800106c <MX_GPIO_Init>
  MX_DMA_Init();
 8000d74:	f000 f952 	bl	800101c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000d78:	f000 f926 	bl	8000fc8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000d7c:	f000 f8ee 	bl	8000f5c <MX_SPI1_Init>
  MX_FATFS_Init();
 8000d80:	f003 fcca 	bl	8004718 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(500);
 8000d84:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000d88:	f000 fc0e 	bl	80015a8 <HAL_Delay>
    // Montamos el sistema de la SD
    fres = f_mount(&fs, "/", 0);
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4933      	ldr	r1, [pc, #204]	@ (8000e5c <main+0xf8>)
 8000d90:	4833      	ldr	r0, [pc, #204]	@ (8000e60 <main+0xfc>)
 8000d92:	f005 ff07 	bl	8006ba4 <f_mount>
 8000d96:	4603      	mov	r3, r0
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4b32      	ldr	r3, [pc, #200]	@ (8000e64 <main+0x100>)
 8000d9c:	701a      	strb	r2, [r3, #0]
      if (fres == FR_OK) {
 8000d9e:	4b31      	ldr	r3, [pc, #196]	@ (8000e64 <main+0x100>)
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d103      	bne.n	8000dae <main+0x4a>
        transmit_uart("Micro SD card is mounted successfully!\n");
 8000da6:	4830      	ldr	r0, [pc, #192]	@ (8000e68 <main+0x104>)
 8000da8:	f7ff ff5c 	bl	8000c64 <transmit_uart>
 8000dac:	e006      	b.n	8000dbc <main+0x58>
      } else if (fres != FR_OK) {
 8000dae:	4b2d      	ldr	r3, [pc, #180]	@ (8000e64 <main+0x100>)
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d002      	beq.n	8000dbc <main+0x58>
        transmit_uart("Micro SD card's mount error!\n");
 8000db6:	482d      	ldr	r0, [pc, #180]	@ (8000e6c <main+0x108>)
 8000db8:	f7ff ff54 	bl	8000c64 <transmit_uart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  menu();		//Se llama a la configuracin del menu
 8000dbc:	f7ff ff68 	bl	8000c90 <menu>

	 	 //Se espera hasta que el usuario ingrese opcin
	 	 HAL_UART_Receive(&huart2, (uint8_t*)&received, 1, HAL_MAX_DELAY);
 8000dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	492a      	ldr	r1, [pc, #168]	@ (8000e70 <main+0x10c>)
 8000dc8:	482a      	ldr	r0, [pc, #168]	@ (8000e74 <main+0x110>)
 8000dca:	f002 fce8 	bl	800379e <HAL_UART_Receive>

	 	 switch (received) {
 8000dce:	4b28      	ldr	r3, [pc, #160]	@ (8000e70 <main+0x10c>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	3b31      	subs	r3, #49	@ 0x31
 8000dd4:	2b03      	cmp	r3, #3
 8000dd6:	d81e      	bhi.n	8000e16 <main+0xb2>
 8000dd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000de0 <main+0x7c>)
 8000dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dde:	bf00      	nop
 8000de0:	08000df1 	.word	0x08000df1
 8000de4:	08000df9 	.word	0x08000df9
 8000de8:	08000e01 	.word	0x08000e01
 8000dec:	08000e09 	.word	0x08000e09

	 	 	 case '1':
	 	 		 // Abrimos el archivo en modo lectura
	 	 	     read_text_file("DOG.txt");
 8000df0:	4821      	ldr	r0, [pc, #132]	@ (8000e78 <main+0x114>)
 8000df2:	f7ff ff6f 	bl	8000cd4 <read_text_file>
	 	 	     break;
 8000df6:	e011      	b.n	8000e1c <main+0xb8>

	 	 	 case '2':
	 	 	     // Abrimos el archivo en modo lectura
	 	 	     read_text_file("CAT.txt");
 8000df8:	4820      	ldr	r0, [pc, #128]	@ (8000e7c <main+0x118>)
 8000dfa:	f7ff ff6b 	bl	8000cd4 <read_text_file>
	 	 	     break;
 8000dfe:	e00d      	b.n	8000e1c <main+0xb8>

	 	 	 case '3':
	 	 	    // Abrimos el archivo en modo lectura
	 	 	    read_text_file("FLOWER.txt");
 8000e00:	481f      	ldr	r0, [pc, #124]	@ (8000e80 <main+0x11c>)
 8000e02:	f7ff ff67 	bl	8000cd4 <read_text_file>
	 	 	    break;
 8000e06:	e009      	b.n	8000e1c <main+0xb8>

	 	 	 case '4':
	 	 	    // Se sale del Menu para demontar la SD
	 	 	    transmit_uart("\nSalir del sistema\n");
 8000e08:	481e      	ldr	r0, [pc, #120]	@ (8000e84 <main+0x120>)
 8000e0a:	f7ff ff2b 	bl	8000c64 <transmit_uart>
	 	 	   salida = 1;	//La variable de salida se pone en 1
 8000e0e:	4b1e      	ldr	r3, [pc, #120]	@ (8000e88 <main+0x124>)
 8000e10:	2201      	movs	r2, #1
 8000e12:	701a      	strb	r2, [r3, #0]
	 	 	    break;
 8000e14:	e002      	b.n	8000e1c <main+0xb8>

	 	 	    default: transmit_uart("Opcion Invalida. Ingresa otra opcion\n");
 8000e16:	481d      	ldr	r0, [pc, #116]	@ (8000e8c <main+0x128>)
 8000e18:	f7ff ff24 	bl	8000c64 <transmit_uart>
	 	 }

	 	 //Configuracin desmontaje del sistema
	 	 if (salida == 1) {
 8000e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000e88 <main+0x124>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d113      	bne.n	8000e4c <main+0xe8>
	 	 		  f_mount(NULL, "", 1);
 8000e24:	2201      	movs	r2, #1
 8000e26:	491a      	ldr	r1, [pc, #104]	@ (8000e90 <main+0x12c>)
 8000e28:	2000      	movs	r0, #0
 8000e2a:	f005 febb 	bl	8006ba4 <f_mount>
	 	 		  if (fres == FR_OK) {
 8000e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e64 <main+0x100>)
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d103      	bne.n	8000e3e <main+0xda>
	 	 		    transmit_uart("The Micro SD card is unmounted!\n");
 8000e36:	4817      	ldr	r0, [pc, #92]	@ (8000e94 <main+0x130>)
 8000e38:	f7ff ff14 	bl	8000c64 <transmit_uart>
 8000e3c:	e006      	b.n	8000e4c <main+0xe8>
	 	 		  } else if (fres != FR_OK) {
 8000e3e:	4b09      	ldr	r3, [pc, #36]	@ (8000e64 <main+0x100>)
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d002      	beq.n	8000e4c <main+0xe8>
	 	 		    transmit_uart("The Micro SD was not unmounted!");
 8000e46:	4814      	ldr	r0, [pc, #80]	@ (8000e98 <main+0x134>)
 8000e48:	f7ff ff0c 	bl	8000c64 <transmit_uart>
	 	 		  }
	 	 	  }

	 	 //Se reinicia la opcin del Usuario
	 	 received = 0;
 8000e4c:	4b08      	ldr	r3, [pc, #32]	@ (8000e70 <main+0x10c>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	701a      	strb	r2, [r3, #0]

	 	 //La opcin de salida se reinicia
	 	 salida = 0;
 8000e52:	4b0d      	ldr	r3, [pc, #52]	@ (8000e88 <main+0x124>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	701a      	strb	r2, [r3, #0]
	  menu();		//Se llama a la configuracin del menu
 8000e58:	e7b0      	b.n	8000dbc <main+0x58>
 8000e5a:	bf00      	nop
 8000e5c:	080077f0 	.word	0x080077f0
 8000e60:	200000a0 	.word	0x200000a0
 8000e64:	20002108 	.word	0x20002108
 8000e68:	080077f4 	.word	0x080077f4
 8000e6c:	0800781c 	.word	0x0800781c
 8000e70:	20002278 	.word	0x20002278
 8000e74:	20002170 	.word	0x20002170
 8000e78:	0800783c 	.word	0x0800783c
 8000e7c:	08007844 	.word	0x08007844
 8000e80:	0800784c 	.word	0x0800784c
 8000e84:	08007858 	.word	0x08007858
 8000e88:	20002279 	.word	0x20002279
 8000e8c:	0800786c 	.word	0x0800786c
 8000e90:	08007894 	.word	0x08007894
 8000e94:	08007898 	.word	0x08007898
 8000e98:	080078bc 	.word	0x080078bc

08000e9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b094      	sub	sp, #80	@ 0x50
 8000ea0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ea2:	f107 031c 	add.w	r3, r7, #28
 8000ea6:	2234      	movs	r2, #52	@ 0x34
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f006 fbf0 	bl	8007690 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eb0:	f107 0308 	add.w	r3, r7, #8
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	607b      	str	r3, [r7, #4]
 8000ec4:	4b23      	ldr	r3, [pc, #140]	@ (8000f54 <SystemClock_Config+0xb8>)
 8000ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec8:	4a22      	ldr	r2, [pc, #136]	@ (8000f54 <SystemClock_Config+0xb8>)
 8000eca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ece:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ed0:	4b20      	ldr	r3, [pc, #128]	@ (8000f54 <SystemClock_Config+0xb8>)
 8000ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ed8:	607b      	str	r3, [r7, #4]
 8000eda:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000edc:	2300      	movs	r3, #0
 8000ede:	603b      	str	r3, [r7, #0]
 8000ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f58 <SystemClock_Config+0xbc>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ee8:	4a1b      	ldr	r2, [pc, #108]	@ (8000f58 <SystemClock_Config+0xbc>)
 8000eea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000eee:	6013      	str	r3, [r2, #0]
 8000ef0:	4b19      	ldr	r3, [pc, #100]	@ (8000f58 <SystemClock_Config+0xbc>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ef8:	603b      	str	r3, [r7, #0]
 8000efa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000efc:	2302      	movs	r3, #2
 8000efe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f00:	2301      	movs	r3, #1
 8000f02:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f04:	2310      	movs	r3, #16
 8000f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f0c:	f107 031c 	add.w	r3, r7, #28
 8000f10:	4618      	mov	r0, r3
 8000f12:	f001 fc79 	bl	8002808 <HAL_RCC_OscConfig>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000f1c:	f000 f904 	bl	8001128 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f20:	230f      	movs	r3, #15
 8000f22:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f24:	2300      	movs	r3, #0
 8000f26:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f30:	2300      	movs	r3, #0
 8000f32:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f34:	f107 0308 	add.w	r3, r7, #8
 8000f38:	2100      	movs	r1, #0
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f001 f9a0 	bl	8002280 <HAL_RCC_ClockConfig>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000f46:	f000 f8ef 	bl	8001128 <Error_Handler>
  }
}
 8000f4a:	bf00      	nop
 8000f4c:	3750      	adds	r7, #80	@ 0x50
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40023800 	.word	0x40023800
 8000f58:	40007000 	.word	0x40007000

08000f5c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f60:	4b17      	ldr	r3, [pc, #92]	@ (8000fc0 <MX_SPI1_Init+0x64>)
 8000f62:	4a18      	ldr	r2, [pc, #96]	@ (8000fc4 <MX_SPI1_Init+0x68>)
 8000f64:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f66:	4b16      	ldr	r3, [pc, #88]	@ (8000fc0 <MX_SPI1_Init+0x64>)
 8000f68:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f6c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f6e:	4b14      	ldr	r3, [pc, #80]	@ (8000fc0 <MX_SPI1_Init+0x64>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f74:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <MX_SPI1_Init+0x64>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f7a:	4b11      	ldr	r3, [pc, #68]	@ (8000fc0 <MX_SPI1_Init+0x64>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f80:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <MX_SPI1_Init+0x64>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f86:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc0 <MX_SPI1_Init+0x64>)
 8000f88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f8c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <MX_SPI1_Init+0x64>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f94:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc0 <MX_SPI1_Init+0x64>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f9a:	4b09      	ldr	r3, [pc, #36]	@ (8000fc0 <MX_SPI1_Init+0x64>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fa0:	4b07      	ldr	r3, [pc, #28]	@ (8000fc0 <MX_SPI1_Init+0x64>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000fa6:	4b06      	ldr	r3, [pc, #24]	@ (8000fc0 <MX_SPI1_Init+0x64>)
 8000fa8:	220a      	movs	r2, #10
 8000faa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000fac:	4804      	ldr	r0, [pc, #16]	@ (8000fc0 <MX_SPI1_Init+0x64>)
 8000fae:	f001 fec9 	bl	8002d44 <HAL_SPI_Init>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000fb8:	f000 f8b6 	bl	8001128 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000048 	.word	0x20000048
 8000fc4:	40013000 	.word	0x40013000

08000fc8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fcc:	4b11      	ldr	r3, [pc, #68]	@ (8001014 <MX_USART2_UART_Init+0x4c>)
 8000fce:	4a12      	ldr	r2, [pc, #72]	@ (8001018 <MX_USART2_UART_Init+0x50>)
 8000fd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fd2:	4b10      	ldr	r3, [pc, #64]	@ (8001014 <MX_USART2_UART_Init+0x4c>)
 8000fd4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fda:	4b0e      	ldr	r3, [pc, #56]	@ (8001014 <MX_USART2_UART_Init+0x4c>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8001014 <MX_USART2_UART_Init+0x4c>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8001014 <MX_USART2_UART_Init+0x4c>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fec:	4b09      	ldr	r3, [pc, #36]	@ (8001014 <MX_USART2_UART_Init+0x4c>)
 8000fee:	220c      	movs	r2, #12
 8000ff0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ff2:	4b08      	ldr	r3, [pc, #32]	@ (8001014 <MX_USART2_UART_Init+0x4c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ff8:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <MX_USART2_UART_Init+0x4c>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ffe:	4805      	ldr	r0, [pc, #20]	@ (8001014 <MX_USART2_UART_Init+0x4c>)
 8001000:	f002 faf2 	bl	80035e8 <HAL_UART_Init>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800100a:	f000 f88d 	bl	8001128 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	20002170 	.word	0x20002170
 8001018:	40004400 	.word	0x40004400

0800101c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	607b      	str	r3, [r7, #4]
 8001026:	4b10      	ldr	r3, [pc, #64]	@ (8001068 <MX_DMA_Init+0x4c>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	4a0f      	ldr	r2, [pc, #60]	@ (8001068 <MX_DMA_Init+0x4c>)
 800102c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001030:	6313      	str	r3, [r2, #48]	@ 0x30
 8001032:	4b0d      	ldr	r3, [pc, #52]	@ (8001068 <MX_DMA_Init+0x4c>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800103e:	2200      	movs	r2, #0
 8001040:	2100      	movs	r1, #0
 8001042:	2010      	movs	r0, #16
 8001044:	f000 fbaf 	bl	80017a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001048:	2010      	movs	r0, #16
 800104a:	f000 fbc8 	bl	80017de <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800104e:	2200      	movs	r2, #0
 8001050:	2100      	movs	r1, #0
 8001052:	2011      	movs	r0, #17
 8001054:	f000 fba7 	bl	80017a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001058:	2011      	movs	r0, #17
 800105a:	f000 fbc0 	bl	80017de <HAL_NVIC_EnableIRQ>

}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40023800 	.word	0x40023800

0800106c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08a      	sub	sp, #40	@ 0x28
 8001070:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001072:	f107 0314 	add.w	r3, r7, #20
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	605a      	str	r2, [r3, #4]
 800107c:	609a      	str	r2, [r3, #8]
 800107e:	60da      	str	r2, [r3, #12]
 8001080:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
 8001086:	4b26      	ldr	r3, [pc, #152]	@ (8001120 <MX_GPIO_Init+0xb4>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	4a25      	ldr	r2, [pc, #148]	@ (8001120 <MX_GPIO_Init+0xb4>)
 800108c:	f043 0304 	orr.w	r3, r3, #4
 8001090:	6313      	str	r3, [r2, #48]	@ 0x30
 8001092:	4b23      	ldr	r3, [pc, #140]	@ (8001120 <MX_GPIO_Init+0xb4>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001096:	f003 0304 	and.w	r3, r3, #4
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
 80010a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001120 <MX_GPIO_Init+0xb4>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	4a1e      	ldr	r2, [pc, #120]	@ (8001120 <MX_GPIO_Init+0xb4>)
 80010a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001120 <MX_GPIO_Init+0xb4>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	60bb      	str	r3, [r7, #8]
 80010be:	4b18      	ldr	r3, [pc, #96]	@ (8001120 <MX_GPIO_Init+0xb4>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c2:	4a17      	ldr	r2, [pc, #92]	@ (8001120 <MX_GPIO_Init+0xb4>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ca:	4b15      	ldr	r3, [pc, #84]	@ (8001120 <MX_GPIO_Init+0xb4>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	60bb      	str	r3, [r7, #8]
 80010d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	607b      	str	r3, [r7, #4]
 80010da:	4b11      	ldr	r3, [pc, #68]	@ (8001120 <MX_GPIO_Init+0xb4>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010de:	4a10      	ldr	r2, [pc, #64]	@ (8001120 <MX_GPIO_Init+0xb4>)
 80010e0:	f043 0302 	orr.w	r3, r3, #2
 80010e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001120 <MX_GPIO_Init+0xb4>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ea:	f003 0302 	and.w	r3, r3, #2
 80010ee:	607b      	str	r3, [r7, #4]
 80010f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2140      	movs	r1, #64	@ 0x40
 80010f6:	480b      	ldr	r0, [pc, #44]	@ (8001124 <MX_GPIO_Init+0xb8>)
 80010f8:	f001 f8a8 	bl	800224c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80010fc:	2340      	movs	r3, #64	@ 0x40
 80010fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001100:	2301      	movs	r3, #1
 8001102:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001104:	2300      	movs	r3, #0
 8001106:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001108:	2301      	movs	r3, #1
 800110a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	4619      	mov	r1, r3
 8001112:	4804      	ldr	r0, [pc, #16]	@ (8001124 <MX_GPIO_Init+0xb8>)
 8001114:	f000 ff06 	bl	8001f24 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001118:	bf00      	nop
 800111a:	3728      	adds	r7, #40	@ 0x28
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	40023800 	.word	0x40023800
 8001124:	40020400 	.word	0x40020400

08001128 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800112c:	b672      	cpsid	i
}
 800112e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001130:	bf00      	nop
 8001132:	e7fd      	b.n	8001130 <Error_Handler+0x8>

08001134 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	607b      	str	r3, [r7, #4]
 800113e:	4b10      	ldr	r3, [pc, #64]	@ (8001180 <HAL_MspInit+0x4c>)
 8001140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001142:	4a0f      	ldr	r2, [pc, #60]	@ (8001180 <HAL_MspInit+0x4c>)
 8001144:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001148:	6453      	str	r3, [r2, #68]	@ 0x44
 800114a:	4b0d      	ldr	r3, [pc, #52]	@ (8001180 <HAL_MspInit+0x4c>)
 800114c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800114e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	603b      	str	r3, [r7, #0]
 800115a:	4b09      	ldr	r3, [pc, #36]	@ (8001180 <HAL_MspInit+0x4c>)
 800115c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800115e:	4a08      	ldr	r2, [pc, #32]	@ (8001180 <HAL_MspInit+0x4c>)
 8001160:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001164:	6413      	str	r3, [r2, #64]	@ 0x40
 8001166:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <HAL_MspInit+0x4c>)
 8001168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800116e:	603b      	str	r3, [r7, #0]
 8001170:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001172:	bf00      	nop
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	40023800 	.word	0x40023800

08001184 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b08a      	sub	sp, #40	@ 0x28
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]
 800119a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a19      	ldr	r2, [pc, #100]	@ (8001208 <HAL_SPI_MspInit+0x84>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d12b      	bne.n	80011fe <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
 80011aa:	4b18      	ldr	r3, [pc, #96]	@ (800120c <HAL_SPI_MspInit+0x88>)
 80011ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ae:	4a17      	ldr	r2, [pc, #92]	@ (800120c <HAL_SPI_MspInit+0x88>)
 80011b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80011b6:	4b15      	ldr	r3, [pc, #84]	@ (800120c <HAL_SPI_MspInit+0x88>)
 80011b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011be:	613b      	str	r3, [r7, #16]
 80011c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	4b11      	ldr	r3, [pc, #68]	@ (800120c <HAL_SPI_MspInit+0x88>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	4a10      	ldr	r2, [pc, #64]	@ (800120c <HAL_SPI_MspInit+0x88>)
 80011cc:	f043 0302 	orr.w	r3, r3, #2
 80011d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d2:	4b0e      	ldr	r3, [pc, #56]	@ (800120c <HAL_SPI_MspInit+0x88>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80011de:	2338      	movs	r3, #56	@ 0x38
 80011e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e2:	2302      	movs	r3, #2
 80011e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ea:	2303      	movs	r3, #3
 80011ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011ee:	2305      	movs	r3, #5
 80011f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	4619      	mov	r1, r3
 80011f8:	4805      	ldr	r0, [pc, #20]	@ (8001210 <HAL_SPI_MspInit+0x8c>)
 80011fa:	f000 fe93 	bl	8001f24 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80011fe:	bf00      	nop
 8001200:	3728      	adds	r7, #40	@ 0x28
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40013000 	.word	0x40013000
 800120c:	40023800 	.word	0x40023800
 8001210:	40020400 	.word	0x40020400

08001214 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b08a      	sub	sp, #40	@ 0x28
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a4b      	ldr	r2, [pc, #300]	@ (8001360 <HAL_UART_MspInit+0x14c>)
 8001232:	4293      	cmp	r3, r2
 8001234:	f040 8090 	bne.w	8001358 <HAL_UART_MspInit+0x144>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001238:	2300      	movs	r3, #0
 800123a:	613b      	str	r3, [r7, #16]
 800123c:	4b49      	ldr	r3, [pc, #292]	@ (8001364 <HAL_UART_MspInit+0x150>)
 800123e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001240:	4a48      	ldr	r2, [pc, #288]	@ (8001364 <HAL_UART_MspInit+0x150>)
 8001242:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001246:	6413      	str	r3, [r2, #64]	@ 0x40
 8001248:	4b46      	ldr	r3, [pc, #280]	@ (8001364 <HAL_UART_MspInit+0x150>)
 800124a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001250:	613b      	str	r3, [r7, #16]
 8001252:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001254:	2300      	movs	r3, #0
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	4b42      	ldr	r3, [pc, #264]	@ (8001364 <HAL_UART_MspInit+0x150>)
 800125a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125c:	4a41      	ldr	r2, [pc, #260]	@ (8001364 <HAL_UART_MspInit+0x150>)
 800125e:	f043 0301 	orr.w	r3, r3, #1
 8001262:	6313      	str	r3, [r2, #48]	@ 0x30
 8001264:	4b3f      	ldr	r3, [pc, #252]	@ (8001364 <HAL_UART_MspInit+0x150>)
 8001266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001268:	f003 0301 	and.w	r3, r3, #1
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001270:	230c      	movs	r3, #12
 8001272:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001274:	2302      	movs	r3, #2
 8001276:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127c:	2303      	movs	r3, #3
 800127e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001280:	2307      	movs	r3, #7
 8001282:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001284:	f107 0314 	add.w	r3, r7, #20
 8001288:	4619      	mov	r1, r3
 800128a:	4837      	ldr	r0, [pc, #220]	@ (8001368 <HAL_UART_MspInit+0x154>)
 800128c:	f000 fe4a 	bl	8001f24 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001290:	4b36      	ldr	r3, [pc, #216]	@ (800136c <HAL_UART_MspInit+0x158>)
 8001292:	4a37      	ldr	r2, [pc, #220]	@ (8001370 <HAL_UART_MspInit+0x15c>)
 8001294:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001296:	4b35      	ldr	r3, [pc, #212]	@ (800136c <HAL_UART_MspInit+0x158>)
 8001298:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800129c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800129e:	4b33      	ldr	r3, [pc, #204]	@ (800136c <HAL_UART_MspInit+0x158>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012a4:	4b31      	ldr	r3, [pc, #196]	@ (800136c <HAL_UART_MspInit+0x158>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012aa:	4b30      	ldr	r3, [pc, #192]	@ (800136c <HAL_UART_MspInit+0x158>)
 80012ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012b0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012b2:	4b2e      	ldr	r3, [pc, #184]	@ (800136c <HAL_UART_MspInit+0x158>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012b8:	4b2c      	ldr	r3, [pc, #176]	@ (800136c <HAL_UART_MspInit+0x158>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80012be:	4b2b      	ldr	r3, [pc, #172]	@ (800136c <HAL_UART_MspInit+0x158>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012c4:	4b29      	ldr	r3, [pc, #164]	@ (800136c <HAL_UART_MspInit+0x158>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012ca:	4b28      	ldr	r3, [pc, #160]	@ (800136c <HAL_UART_MspInit+0x158>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80012d0:	4826      	ldr	r0, [pc, #152]	@ (800136c <HAL_UART_MspInit+0x158>)
 80012d2:	f000 faab 	bl	800182c <HAL_DMA_Init>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80012dc:	f7ff ff24 	bl	8001128 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4a22      	ldr	r2, [pc, #136]	@ (800136c <HAL_UART_MspInit+0x158>)
 80012e4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012e6:	4a21      	ldr	r2, [pc, #132]	@ (800136c <HAL_UART_MspInit+0x158>)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80012ec:	4b21      	ldr	r3, [pc, #132]	@ (8001374 <HAL_UART_MspInit+0x160>)
 80012ee:	4a22      	ldr	r2, [pc, #136]	@ (8001378 <HAL_UART_MspInit+0x164>)
 80012f0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80012f2:	4b20      	ldr	r3, [pc, #128]	@ (8001374 <HAL_UART_MspInit+0x160>)
 80012f4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80012f8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001374 <HAL_UART_MspInit+0x160>)
 80012fc:	2240      	movs	r2, #64	@ 0x40
 80012fe:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001300:	4b1c      	ldr	r3, [pc, #112]	@ (8001374 <HAL_UART_MspInit+0x160>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001306:	4b1b      	ldr	r3, [pc, #108]	@ (8001374 <HAL_UART_MspInit+0x160>)
 8001308:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800130c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800130e:	4b19      	ldr	r3, [pc, #100]	@ (8001374 <HAL_UART_MspInit+0x160>)
 8001310:	2200      	movs	r2, #0
 8001312:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001314:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <HAL_UART_MspInit+0x160>)
 8001316:	2200      	movs	r2, #0
 8001318:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800131a:	4b16      	ldr	r3, [pc, #88]	@ (8001374 <HAL_UART_MspInit+0x160>)
 800131c:	2200      	movs	r2, #0
 800131e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001320:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <HAL_UART_MspInit+0x160>)
 8001322:	2200      	movs	r2, #0
 8001324:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001326:	4b13      	ldr	r3, [pc, #76]	@ (8001374 <HAL_UART_MspInit+0x160>)
 8001328:	2200      	movs	r2, #0
 800132a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800132c:	4811      	ldr	r0, [pc, #68]	@ (8001374 <HAL_UART_MspInit+0x160>)
 800132e:	f000 fa7d 	bl	800182c <HAL_DMA_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8001338:	f7ff fef6 	bl	8001128 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	4a0d      	ldr	r2, [pc, #52]	@ (8001374 <HAL_UART_MspInit+0x160>)
 8001340:	639a      	str	r2, [r3, #56]	@ 0x38
 8001342:	4a0c      	ldr	r2, [pc, #48]	@ (8001374 <HAL_UART_MspInit+0x160>)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001348:	2200      	movs	r2, #0
 800134a:	2100      	movs	r1, #0
 800134c:	2026      	movs	r0, #38	@ 0x26
 800134e:	f000 fa2a 	bl	80017a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001352:	2026      	movs	r0, #38	@ 0x26
 8001354:	f000 fa43 	bl	80017de <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001358:	bf00      	nop
 800135a:	3728      	adds	r7, #40	@ 0x28
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40004400 	.word	0x40004400
 8001364:	40023800 	.word	0x40023800
 8001368:	40020000 	.word	0x40020000
 800136c:	200021b8 	.word	0x200021b8
 8001370:	40026088 	.word	0x40026088
 8001374:	20002218 	.word	0x20002218
 8001378:	400260a0 	.word	0x400260a0

0800137c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001380:	bf00      	nop
 8001382:	e7fd      	b.n	8001380 <NMI_Handler+0x4>

08001384 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001388:	bf00      	nop
 800138a:	e7fd      	b.n	8001388 <HardFault_Handler+0x4>

0800138c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001390:	bf00      	nop
 8001392:	e7fd      	b.n	8001390 <MemManage_Handler+0x4>

08001394 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001398:	bf00      	nop
 800139a:	e7fd      	b.n	8001398 <BusFault_Handler+0x4>

0800139c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013a0:	bf00      	nop
 80013a2:	e7fd      	b.n	80013a0 <UsageFault_Handler+0x4>

080013a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr

080013b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013b2:	b480      	push	{r7}
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013b6:	bf00      	nop
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
	...

080013d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1>0){
 80013d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <SysTick_Handler+0x38>)
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d005      	beq.n	80013e8 <SysTick_Handler+0x18>
		Timer1--;
 80013dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001408 <SysTick_Handler+0x38>)
 80013de:	881b      	ldrh	r3, [r3, #0]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	b29a      	uxth	r2, r3
 80013e4:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <SysTick_Handler+0x38>)
 80013e6:	801a      	strh	r2, [r3, #0]
	}
	if(Timer2>0){
 80013e8:	4b08      	ldr	r3, [pc, #32]	@ (800140c <SysTick_Handler+0x3c>)
 80013ea:	881b      	ldrh	r3, [r3, #0]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d005      	beq.n	80013fc <SysTick_Handler+0x2c>
		Timer2--;
 80013f0:	4b06      	ldr	r3, [pc, #24]	@ (800140c <SysTick_Handler+0x3c>)
 80013f2:	881b      	ldrh	r3, [r3, #0]
 80013f4:	3b01      	subs	r3, #1
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	4b04      	ldr	r3, [pc, #16]	@ (800140c <SysTick_Handler+0x3c>)
 80013fa:	801a      	strh	r2, [r3, #0]
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013fc:	f000 f8b4 	bl	8001568 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8001400:	f000 fa07 	bl	8001812 <HAL_SYSTICK_IRQHandler>

  /* USER CODE END SysTick_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000040 	.word	0x20000040
 800140c:	20000042 	.word	0x20000042

08001410 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001414:	4802      	ldr	r0, [pc, #8]	@ (8001420 <DMA1_Stream5_IRQHandler+0x10>)
 8001416:	f000 fb49 	bl	8001aac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	200021b8 	.word	0x200021b8

08001424 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001428:	4802      	ldr	r0, [pc, #8]	@ (8001434 <DMA1_Stream6_IRQHandler+0x10>)
 800142a:	f000 fb3f 	bl	8001aac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20002218 	.word	0x20002218

08001438 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800143c:	4802      	ldr	r0, [pc, #8]	@ (8001448 <USART2_IRQHandler+0x10>)
 800143e:	f002 fa45 	bl	80038cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20002170 	.word	0x20002170

0800144c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001450:	4b06      	ldr	r3, [pc, #24]	@ (800146c <SystemInit+0x20>)
 8001452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001456:	4a05      	ldr	r2, [pc, #20]	@ (800146c <SystemInit+0x20>)
 8001458:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800145c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	e000ed00 	.word	0xe000ed00

08001470 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001470:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014a8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001474:	f7ff ffea 	bl	800144c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001478:	480c      	ldr	r0, [pc, #48]	@ (80014ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800147a:	490d      	ldr	r1, [pc, #52]	@ (80014b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800147c:	4a0d      	ldr	r2, [pc, #52]	@ (80014b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001480:	e002      	b.n	8001488 <LoopCopyDataInit>

08001482 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001482:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001484:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001486:	3304      	adds	r3, #4

08001488 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001488:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800148a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800148c:	d3f9      	bcc.n	8001482 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800148e:	4a0a      	ldr	r2, [pc, #40]	@ (80014b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001490:	4c0a      	ldr	r4, [pc, #40]	@ (80014bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001492:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001494:	e001      	b.n	800149a <LoopFillZerobss>

08001496 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001496:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001498:	3204      	adds	r2, #4

0800149a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800149a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800149c:	d3fb      	bcc.n	8001496 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800149e:	f006 f8ff 	bl	80076a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014a2:	f7ff fc5f 	bl	8000d64 <main>
  bx  lr    
 80014a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014b0:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 80014b4:	08007d94 	.word	0x08007d94
  ldr r2, =_sbss
 80014b8:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 80014bc:	200024bc 	.word	0x200024bc

080014c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014c0:	e7fe      	b.n	80014c0 <ADC_IRQHandler>
	...

080014c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <HAL_Init+0x40>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001504 <HAL_Init+0x40>)
 80014ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001504 <HAL_Init+0x40>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001504 <HAL_Init+0x40>)
 80014da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014e0:	4b08      	ldr	r3, [pc, #32]	@ (8001504 <HAL_Init+0x40>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a07      	ldr	r2, [pc, #28]	@ (8001504 <HAL_Init+0x40>)
 80014e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014ec:	2003      	movs	r0, #3
 80014ee:	f000 f94f 	bl	8001790 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014f2:	200f      	movs	r0, #15
 80014f4:	f000 f808 	bl	8001508 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014f8:	f7ff fe1c 	bl	8001134 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40023c00 	.word	0x40023c00

08001508 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001510:	4b12      	ldr	r3, [pc, #72]	@ (800155c <HAL_InitTick+0x54>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	4b12      	ldr	r3, [pc, #72]	@ (8001560 <HAL_InitTick+0x58>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	4619      	mov	r1, r3
 800151a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800151e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001522:	fbb2 f3f3 	udiv	r3, r2, r3
 8001526:	4618      	mov	r0, r3
 8001528:	f000 f967 	bl	80017fa <HAL_SYSTICK_Config>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e00e      	b.n	8001554 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2b0f      	cmp	r3, #15
 800153a:	d80a      	bhi.n	8001552 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800153c:	2200      	movs	r2, #0
 800153e:	6879      	ldr	r1, [r7, #4]
 8001540:	f04f 30ff 	mov.w	r0, #4294967295
 8001544:	f000 f92f 	bl	80017a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001548:	4a06      	ldr	r2, [pc, #24]	@ (8001564 <HAL_InitTick+0x5c>)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800154e:	2300      	movs	r3, #0
 8001550:	e000      	b.n	8001554 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
}
 8001554:	4618      	mov	r0, r3
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000004 	.word	0x20000004
 8001560:	2000000c 	.word	0x2000000c
 8001564:	20000008 	.word	0x20000008

08001568 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800156c:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <HAL_IncTick+0x20>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	461a      	mov	r2, r3
 8001572:	4b06      	ldr	r3, [pc, #24]	@ (800158c <HAL_IncTick+0x24>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4413      	add	r3, r2
 8001578:	4a04      	ldr	r2, [pc, #16]	@ (800158c <HAL_IncTick+0x24>)
 800157a:	6013      	str	r3, [r2, #0]
}
 800157c:	bf00      	nop
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	2000000c 	.word	0x2000000c
 800158c:	2000227c 	.word	0x2000227c

08001590 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  return uwTick;
 8001594:	4b03      	ldr	r3, [pc, #12]	@ (80015a4 <HAL_GetTick+0x14>)
 8001596:	681b      	ldr	r3, [r3, #0]
}
 8001598:	4618      	mov	r0, r3
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	2000227c 	.word	0x2000227c

080015a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015b0:	f7ff ffee 	bl	8001590 <HAL_GetTick>
 80015b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015c0:	d005      	beq.n	80015ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015c2:	4b0a      	ldr	r3, [pc, #40]	@ (80015ec <HAL_Delay+0x44>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	461a      	mov	r2, r3
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4413      	add	r3, r2
 80015cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80015ce:	bf00      	nop
 80015d0:	f7ff ffde 	bl	8001590 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	68fa      	ldr	r2, [r7, #12]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d8f7      	bhi.n	80015d0 <HAL_Delay+0x28>
  {
  }
}
 80015e0:	bf00      	nop
 80015e2:	bf00      	nop
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	2000000c 	.word	0x2000000c

080015f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f003 0307 	and.w	r3, r3, #7
 80015fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001600:	4b0c      	ldr	r3, [pc, #48]	@ (8001634 <__NVIC_SetPriorityGrouping+0x44>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001606:	68ba      	ldr	r2, [r7, #8]
 8001608:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800160c:	4013      	ands	r3, r2
 800160e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001618:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800161c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001622:	4a04      	ldr	r2, [pc, #16]	@ (8001634 <__NVIC_SetPriorityGrouping+0x44>)
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	60d3      	str	r3, [r2, #12]
}
 8001628:	bf00      	nop
 800162a:	3714      	adds	r7, #20
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr
 8001634:	e000ed00 	.word	0xe000ed00

08001638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800163c:	4b04      	ldr	r3, [pc, #16]	@ (8001650 <__NVIC_GetPriorityGrouping+0x18>)
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	0a1b      	lsrs	r3, r3, #8
 8001642:	f003 0307 	and.w	r3, r3, #7
}
 8001646:	4618      	mov	r0, r3
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr
 8001650:	e000ed00 	.word	0xe000ed00

08001654 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800165e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001662:	2b00      	cmp	r3, #0
 8001664:	db0b      	blt.n	800167e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001666:	79fb      	ldrb	r3, [r7, #7]
 8001668:	f003 021f 	and.w	r2, r3, #31
 800166c:	4907      	ldr	r1, [pc, #28]	@ (800168c <__NVIC_EnableIRQ+0x38>)
 800166e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001672:	095b      	lsrs	r3, r3, #5
 8001674:	2001      	movs	r0, #1
 8001676:	fa00 f202 	lsl.w	r2, r0, r2
 800167a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	e000e100 	.word	0xe000e100

08001690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	6039      	str	r1, [r7, #0]
 800169a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800169c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	db0a      	blt.n	80016ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	b2da      	uxtb	r2, r3
 80016a8:	490c      	ldr	r1, [pc, #48]	@ (80016dc <__NVIC_SetPriority+0x4c>)
 80016aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ae:	0112      	lsls	r2, r2, #4
 80016b0:	b2d2      	uxtb	r2, r2
 80016b2:	440b      	add	r3, r1
 80016b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016b8:	e00a      	b.n	80016d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	4908      	ldr	r1, [pc, #32]	@ (80016e0 <__NVIC_SetPriority+0x50>)
 80016c0:	79fb      	ldrb	r3, [r7, #7]
 80016c2:	f003 030f 	and.w	r3, r3, #15
 80016c6:	3b04      	subs	r3, #4
 80016c8:	0112      	lsls	r2, r2, #4
 80016ca:	b2d2      	uxtb	r2, r2
 80016cc:	440b      	add	r3, r1
 80016ce:	761a      	strb	r2, [r3, #24]
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	e000e100 	.word	0xe000e100
 80016e0:	e000ed00 	.word	0xe000ed00

080016e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b089      	sub	sp, #36	@ 0x24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f003 0307 	and.w	r3, r3, #7
 80016f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	f1c3 0307 	rsb	r3, r3, #7
 80016fe:	2b04      	cmp	r3, #4
 8001700:	bf28      	it	cs
 8001702:	2304      	movcs	r3, #4
 8001704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	3304      	adds	r3, #4
 800170a:	2b06      	cmp	r3, #6
 800170c:	d902      	bls.n	8001714 <NVIC_EncodePriority+0x30>
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	3b03      	subs	r3, #3
 8001712:	e000      	b.n	8001716 <NVIC_EncodePriority+0x32>
 8001714:	2300      	movs	r3, #0
 8001716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001718:	f04f 32ff 	mov.w	r2, #4294967295
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	43da      	mvns	r2, r3
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	401a      	ands	r2, r3
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800172c:	f04f 31ff 	mov.w	r1, #4294967295
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	fa01 f303 	lsl.w	r3, r1, r3
 8001736:	43d9      	mvns	r1, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800173c:	4313      	orrs	r3, r2
         );
}
 800173e:	4618      	mov	r0, r3
 8001740:	3724      	adds	r7, #36	@ 0x24
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
	...

0800174c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	3b01      	subs	r3, #1
 8001758:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800175c:	d301      	bcc.n	8001762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800175e:	2301      	movs	r3, #1
 8001760:	e00f      	b.n	8001782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001762:	4a0a      	ldr	r2, [pc, #40]	@ (800178c <SysTick_Config+0x40>)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3b01      	subs	r3, #1
 8001768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800176a:	210f      	movs	r1, #15
 800176c:	f04f 30ff 	mov.w	r0, #4294967295
 8001770:	f7ff ff8e 	bl	8001690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001774:	4b05      	ldr	r3, [pc, #20]	@ (800178c <SysTick_Config+0x40>)
 8001776:	2200      	movs	r2, #0
 8001778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800177a:	4b04      	ldr	r3, [pc, #16]	@ (800178c <SysTick_Config+0x40>)
 800177c:	2207      	movs	r2, #7
 800177e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	e000e010 	.word	0xe000e010

08001790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ff29 	bl	80015f0 <__NVIC_SetPriorityGrouping>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	4603      	mov	r3, r0
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
 80017b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017b8:	f7ff ff3e 	bl	8001638 <__NVIC_GetPriorityGrouping>
 80017bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	68b9      	ldr	r1, [r7, #8]
 80017c2:	6978      	ldr	r0, [r7, #20]
 80017c4:	f7ff ff8e 	bl	80016e4 <NVIC_EncodePriority>
 80017c8:	4602      	mov	r2, r0
 80017ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ce:	4611      	mov	r1, r2
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff ff5d 	bl	8001690 <__NVIC_SetPriority>
}
 80017d6:	bf00      	nop
 80017d8:	3718      	adds	r7, #24
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	4603      	mov	r3, r0
 80017e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff ff31 	bl	8001654 <__NVIC_EnableIRQ>
}
 80017f2:	bf00      	nop
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f7ff ffa2 	bl	800174c <SysTick_Config>
 8001808:	4603      	mov	r3, r0
}
 800180a:	4618      	mov	r0, r3
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001816:	f000 f802 	bl	800181e <HAL_SYSTICK_Callback>
}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}

0800181e <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800181e:	b480      	push	{r7}
 8001820:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001822:	bf00      	nop
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b086      	sub	sp, #24
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001834:	2300      	movs	r3, #0
 8001836:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001838:	f7ff feaa 	bl	8001590 <HAL_GetTick>
 800183c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d101      	bne.n	8001848 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e099      	b.n	800197c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2202      	movs	r2, #2
 800184c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2200      	movs	r2, #0
 8001854:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f022 0201 	bic.w	r2, r2, #1
 8001866:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001868:	e00f      	b.n	800188a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800186a:	f7ff fe91 	bl	8001590 <HAL_GetTick>
 800186e:	4602      	mov	r2, r0
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	2b05      	cmp	r3, #5
 8001876:	d908      	bls.n	800188a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2220      	movs	r2, #32
 800187c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2203      	movs	r2, #3
 8001882:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e078      	b.n	800197c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0301 	and.w	r3, r3, #1
 8001894:	2b00      	cmp	r3, #0
 8001896:	d1e8      	bne.n	800186a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80018a0:	697a      	ldr	r2, [r7, #20]
 80018a2:	4b38      	ldr	r3, [pc, #224]	@ (8001984 <HAL_DMA_Init+0x158>)
 80018a4:	4013      	ands	r3, r2
 80018a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	691b      	ldr	r3, [r3, #16]
 80018bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a1b      	ldr	r3, [r3, #32]
 80018d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018d6:	697a      	ldr	r2, [r7, #20]
 80018d8:	4313      	orrs	r3, r2
 80018da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018e0:	2b04      	cmp	r3, #4
 80018e2:	d107      	bne.n	80018f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ec:	4313      	orrs	r3, r2
 80018ee:	697a      	ldr	r2, [r7, #20]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	f023 0307 	bic.w	r3, r3, #7
 800190a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001910:	697a      	ldr	r2, [r7, #20]
 8001912:	4313      	orrs	r3, r2
 8001914:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800191a:	2b04      	cmp	r3, #4
 800191c:	d117      	bne.n	800194e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001922:	697a      	ldr	r2, [r7, #20]
 8001924:	4313      	orrs	r3, r2
 8001926:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800192c:	2b00      	cmp	r3, #0
 800192e:	d00e      	beq.n	800194e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f000 fa7b 	bl	8001e2c <DMA_CheckFifoParam>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d008      	beq.n	800194e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2240      	movs	r2, #64	@ 0x40
 8001940:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2201      	movs	r2, #1
 8001946:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800194a:	2301      	movs	r3, #1
 800194c:	e016      	b.n	800197c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	697a      	ldr	r2, [r7, #20]
 8001954:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f000 fa32 	bl	8001dc0 <DMA_CalcBaseAndBitshift>
 800195c:	4603      	mov	r3, r0
 800195e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001964:	223f      	movs	r2, #63	@ 0x3f
 8001966:	409a      	lsls	r2, r3
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2201      	movs	r2, #1
 8001976:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800197a:	2300      	movs	r3, #0
}
 800197c:	4618      	mov	r0, r3
 800197e:	3718      	adds	r7, #24
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	f010803f 	.word	0xf010803f

08001988 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001994:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001996:	f7ff fdfb 	bl	8001590 <HAL_GetTick>
 800199a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d008      	beq.n	80019ba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2280      	movs	r2, #128	@ 0x80
 80019ac:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e052      	b.n	8001a60 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f022 0216 	bic.w	r2, r2, #22
 80019c8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	695a      	ldr	r2, [r3, #20]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80019d8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d103      	bne.n	80019ea <HAL_DMA_Abort+0x62>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d007      	beq.n	80019fa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f022 0208 	bic.w	r2, r2, #8
 80019f8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f022 0201 	bic.w	r2, r2, #1
 8001a08:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a0a:	e013      	b.n	8001a34 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a0c:	f7ff fdc0 	bl	8001590 <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	2b05      	cmp	r3, #5
 8001a18:	d90c      	bls.n	8001a34 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2220      	movs	r2, #32
 8001a1e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2203      	movs	r2, #3
 8001a24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001a30:	2303      	movs	r3, #3
 8001a32:	e015      	b.n	8001a60 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d1e4      	bne.n	8001a0c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a46:	223f      	movs	r2, #63	@ 0x3f
 8001a48:	409a      	lsls	r2, r3
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2201      	movs	r2, #1
 8001a52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d004      	beq.n	8001a86 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2280      	movs	r2, #128	@ 0x80
 8001a80:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e00c      	b.n	8001aa0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2205      	movs	r2, #5
 8001a8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f022 0201 	bic.w	r2, r2, #1
 8001a9c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a9e:	2300      	movs	r3, #0
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001ab8:	4b8e      	ldr	r3, [pc, #568]	@ (8001cf4 <HAL_DMA_IRQHandler+0x248>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a8e      	ldr	r2, [pc, #568]	@ (8001cf8 <HAL_DMA_IRQHandler+0x24c>)
 8001abe:	fba2 2303 	umull	r2, r3, r2, r3
 8001ac2:	0a9b      	lsrs	r3, r3, #10
 8001ac4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ad6:	2208      	movs	r2, #8
 8001ad8:	409a      	lsls	r2, r3
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	4013      	ands	r3, r2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d01a      	beq.n	8001b18 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0304 	and.w	r3, r3, #4
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d013      	beq.n	8001b18 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f022 0204 	bic.w	r2, r2, #4
 8001afe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b04:	2208      	movs	r2, #8
 8001b06:	409a      	lsls	r2, r3
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b10:	f043 0201 	orr.w	r2, r3, #1
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	409a      	lsls	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	4013      	ands	r3, r2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d012      	beq.n	8001b4e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	695b      	ldr	r3, [r3, #20]
 8001b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00b      	beq.n	8001b4e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	409a      	lsls	r2, r3
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b46:	f043 0202 	orr.w	r2, r3, #2
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b52:	2204      	movs	r2, #4
 8001b54:	409a      	lsls	r2, r3
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d012      	beq.n	8001b84 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0302 	and.w	r3, r3, #2
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d00b      	beq.n	8001b84 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b70:	2204      	movs	r2, #4
 8001b72:	409a      	lsls	r2, r3
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b7c:	f043 0204 	orr.w	r2, r3, #4
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b88:	2210      	movs	r2, #16
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d043      	beq.n	8001c1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0308 	and.w	r3, r3, #8
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d03c      	beq.n	8001c1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ba6:	2210      	movs	r2, #16
 8001ba8:	409a      	lsls	r2, r3
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d018      	beq.n	8001bee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d108      	bne.n	8001bdc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d024      	beq.n	8001c1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	4798      	blx	r3
 8001bda:	e01f      	b.n	8001c1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d01b      	beq.n	8001c1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	4798      	blx	r3
 8001bec:	e016      	b.n	8001c1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d107      	bne.n	8001c0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f022 0208 	bic.w	r2, r2, #8
 8001c0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d003      	beq.n	8001c1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c20:	2220      	movs	r2, #32
 8001c22:	409a      	lsls	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	4013      	ands	r3, r2
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	f000 808f 	beq.w	8001d4c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0310 	and.w	r3, r3, #16
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f000 8087 	beq.w	8001d4c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c42:	2220      	movs	r2, #32
 8001c44:	409a      	lsls	r2, r3
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b05      	cmp	r3, #5
 8001c54:	d136      	bne.n	8001cc4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f022 0216 	bic.w	r2, r2, #22
 8001c64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	695a      	ldr	r2, [r3, #20]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d103      	bne.n	8001c86 <HAL_DMA_IRQHandler+0x1da>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d007      	beq.n	8001c96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f022 0208 	bic.w	r2, r2, #8
 8001c94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c9a:	223f      	movs	r2, #63	@ 0x3f
 8001c9c:	409a      	lsls	r2, r3
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d07e      	beq.n	8001db8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	4798      	blx	r3
        }
        return;
 8001cc2:	e079      	b.n	8001db8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d01d      	beq.n	8001d0e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d10d      	bne.n	8001cfc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d031      	beq.n	8001d4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	4798      	blx	r3
 8001cf0:	e02c      	b.n	8001d4c <HAL_DMA_IRQHandler+0x2a0>
 8001cf2:	bf00      	nop
 8001cf4:	20000004 	.word	0x20000004
 8001cf8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d023      	beq.n	8001d4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	4798      	blx	r3
 8001d0c:	e01e      	b.n	8001d4c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d10f      	bne.n	8001d3c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f022 0210 	bic.w	r2, r2, #16
 8001d2a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d003      	beq.n	8001d4c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d032      	beq.n	8001dba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d022      	beq.n	8001da6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2205      	movs	r2, #5
 8001d64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f022 0201 	bic.w	r2, r2, #1
 8001d76:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	60bb      	str	r3, [r7, #8]
 8001d7e:	697a      	ldr	r2, [r7, #20]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d307      	bcc.n	8001d94 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d1f2      	bne.n	8001d78 <HAL_DMA_IRQHandler+0x2cc>
 8001d92:	e000      	b.n	8001d96 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001d94:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d005      	beq.n	8001dba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	4798      	blx	r3
 8001db6:	e000      	b.n	8001dba <HAL_DMA_IRQHandler+0x30e>
        return;
 8001db8:	bf00      	nop
    }
  }
}
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	3b10      	subs	r3, #16
 8001dd0:	4a14      	ldr	r2, [pc, #80]	@ (8001e24 <DMA_CalcBaseAndBitshift+0x64>)
 8001dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd6:	091b      	lsrs	r3, r3, #4
 8001dd8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001dda:	4a13      	ldr	r2, [pc, #76]	@ (8001e28 <DMA_CalcBaseAndBitshift+0x68>)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4413      	add	r3, r2
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	461a      	mov	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2b03      	cmp	r3, #3
 8001dec:	d909      	bls.n	8001e02 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001df6:	f023 0303 	bic.w	r3, r3, #3
 8001dfa:	1d1a      	adds	r2, r3, #4
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	659a      	str	r2, [r3, #88]	@ 0x58
 8001e00:	e007      	b.n	8001e12 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001e0a:	f023 0303 	bic.w	r3, r3, #3
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3714      	adds	r7, #20
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	aaaaaaab 	.word	0xaaaaaaab
 8001e28:	0800793c 	.word	0x0800793c

08001e2c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e34:	2300      	movs	r3, #0
 8001e36:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e3c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d11f      	bne.n	8001e86 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	2b03      	cmp	r3, #3
 8001e4a:	d856      	bhi.n	8001efa <DMA_CheckFifoParam+0xce>
 8001e4c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e54 <DMA_CheckFifoParam+0x28>)
 8001e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e52:	bf00      	nop
 8001e54:	08001e65 	.word	0x08001e65
 8001e58:	08001e77 	.word	0x08001e77
 8001e5c:	08001e65 	.word	0x08001e65
 8001e60:	08001efb 	.word	0x08001efb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d046      	beq.n	8001efe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e74:	e043      	b.n	8001efe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e7a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e7e:	d140      	bne.n	8001f02 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e84:	e03d      	b.n	8001f02 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	699b      	ldr	r3, [r3, #24]
 8001e8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e8e:	d121      	bne.n	8001ed4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	2b03      	cmp	r3, #3
 8001e94:	d837      	bhi.n	8001f06 <DMA_CheckFifoParam+0xda>
 8001e96:	a201      	add	r2, pc, #4	@ (adr r2, 8001e9c <DMA_CheckFifoParam+0x70>)
 8001e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e9c:	08001ead 	.word	0x08001ead
 8001ea0:	08001eb3 	.word	0x08001eb3
 8001ea4:	08001ead 	.word	0x08001ead
 8001ea8:	08001ec5 	.word	0x08001ec5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	73fb      	strb	r3, [r7, #15]
      break;
 8001eb0:	e030      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eb6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d025      	beq.n	8001f0a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ec2:	e022      	b.n	8001f0a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ec8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001ecc:	d11f      	bne.n	8001f0e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001ed2:	e01c      	b.n	8001f0e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d903      	bls.n	8001ee2 <DMA_CheckFifoParam+0xb6>
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	2b03      	cmp	r3, #3
 8001ede:	d003      	beq.n	8001ee8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001ee0:	e018      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	73fb      	strb	r3, [r7, #15]
      break;
 8001ee6:	e015      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d00e      	beq.n	8001f12 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	73fb      	strb	r3, [r7, #15]
      break;
 8001ef8:	e00b      	b.n	8001f12 <DMA_CheckFifoParam+0xe6>
      break;
 8001efa:	bf00      	nop
 8001efc:	e00a      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      break;
 8001efe:	bf00      	nop
 8001f00:	e008      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      break;
 8001f02:	bf00      	nop
 8001f04:	e006      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      break;
 8001f06:	bf00      	nop
 8001f08:	e004      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      break;
 8001f0a:	bf00      	nop
 8001f0c:	e002      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      break;   
 8001f0e:	bf00      	nop
 8001f10:	e000      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      break;
 8001f12:	bf00      	nop
    }
  } 
  
  return status; 
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3714      	adds	r7, #20
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop

08001f24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b089      	sub	sp, #36	@ 0x24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f32:	2300      	movs	r3, #0
 8001f34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	61fb      	str	r3, [r7, #28]
 8001f3e:	e165      	b.n	800220c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f40:	2201      	movs	r2, #1
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	4013      	ands	r3, r2
 8001f52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	f040 8154 	bne.w	8002206 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f003 0303 	and.w	r3, r3, #3
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d005      	beq.n	8001f76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d130      	bne.n	8001fd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	2203      	movs	r2, #3
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	43db      	mvns	r3, r3
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	68da      	ldr	r2, [r3, #12]
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fac:	2201      	movs	r2, #1
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	69ba      	ldr	r2, [r7, #24]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	091b      	lsrs	r3, r3, #4
 8001fc2:	f003 0201 	and.w	r2, r3, #1
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f003 0303 	and.w	r3, r3, #3
 8001fe0:	2b03      	cmp	r3, #3
 8001fe2:	d017      	beq.n	8002014 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	2203      	movs	r2, #3
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	689a      	ldr	r2, [r3, #8]
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	4313      	orrs	r3, r2
 800200c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f003 0303 	and.w	r3, r3, #3
 800201c:	2b02      	cmp	r3, #2
 800201e:	d123      	bne.n	8002068 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	08da      	lsrs	r2, r3, #3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	3208      	adds	r2, #8
 8002028:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800202c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	f003 0307 	and.w	r3, r3, #7
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	220f      	movs	r2, #15
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	4013      	ands	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	691a      	ldr	r2, [r3, #16]
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	4313      	orrs	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	08da      	lsrs	r2, r3, #3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3208      	adds	r2, #8
 8002062:	69b9      	ldr	r1, [r7, #24]
 8002064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	2203      	movs	r2, #3
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	43db      	mvns	r3, r3
 800207a:	69ba      	ldr	r2, [r7, #24]
 800207c:	4013      	ands	r3, r2
 800207e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f003 0203 	and.w	r2, r3, #3
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	4313      	orrs	r3, r2
 8002094:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80ae 	beq.w	8002206 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	4b5d      	ldr	r3, [pc, #372]	@ (8002224 <HAL_GPIO_Init+0x300>)
 80020b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b2:	4a5c      	ldr	r2, [pc, #368]	@ (8002224 <HAL_GPIO_Init+0x300>)
 80020b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ba:	4b5a      	ldr	r3, [pc, #360]	@ (8002224 <HAL_GPIO_Init+0x300>)
 80020bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020c6:	4a58      	ldr	r2, [pc, #352]	@ (8002228 <HAL_GPIO_Init+0x304>)
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	089b      	lsrs	r3, r3, #2
 80020cc:	3302      	adds	r3, #2
 80020ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	f003 0303 	and.w	r3, r3, #3
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	220f      	movs	r2, #15
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	43db      	mvns	r3, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4013      	ands	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a4f      	ldr	r2, [pc, #316]	@ (800222c <HAL_GPIO_Init+0x308>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d025      	beq.n	800213e <HAL_GPIO_Init+0x21a>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a4e      	ldr	r2, [pc, #312]	@ (8002230 <HAL_GPIO_Init+0x30c>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d01f      	beq.n	800213a <HAL_GPIO_Init+0x216>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a4d      	ldr	r2, [pc, #308]	@ (8002234 <HAL_GPIO_Init+0x310>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d019      	beq.n	8002136 <HAL_GPIO_Init+0x212>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a4c      	ldr	r2, [pc, #304]	@ (8002238 <HAL_GPIO_Init+0x314>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d013      	beq.n	8002132 <HAL_GPIO_Init+0x20e>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a4b      	ldr	r2, [pc, #300]	@ (800223c <HAL_GPIO_Init+0x318>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d00d      	beq.n	800212e <HAL_GPIO_Init+0x20a>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a4a      	ldr	r2, [pc, #296]	@ (8002240 <HAL_GPIO_Init+0x31c>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d007      	beq.n	800212a <HAL_GPIO_Init+0x206>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a49      	ldr	r2, [pc, #292]	@ (8002244 <HAL_GPIO_Init+0x320>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d101      	bne.n	8002126 <HAL_GPIO_Init+0x202>
 8002122:	2306      	movs	r3, #6
 8002124:	e00c      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 8002126:	2307      	movs	r3, #7
 8002128:	e00a      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 800212a:	2305      	movs	r3, #5
 800212c:	e008      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 800212e:	2304      	movs	r3, #4
 8002130:	e006      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 8002132:	2303      	movs	r3, #3
 8002134:	e004      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 8002136:	2302      	movs	r3, #2
 8002138:	e002      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 800213a:	2301      	movs	r3, #1
 800213c:	e000      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 800213e:	2300      	movs	r3, #0
 8002140:	69fa      	ldr	r2, [r7, #28]
 8002142:	f002 0203 	and.w	r2, r2, #3
 8002146:	0092      	lsls	r2, r2, #2
 8002148:	4093      	lsls	r3, r2
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	4313      	orrs	r3, r2
 800214e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002150:	4935      	ldr	r1, [pc, #212]	@ (8002228 <HAL_GPIO_Init+0x304>)
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	089b      	lsrs	r3, r3, #2
 8002156:	3302      	adds	r3, #2
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800215e:	4b3a      	ldr	r3, [pc, #232]	@ (8002248 <HAL_GPIO_Init+0x324>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	43db      	mvns	r3, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4013      	ands	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d003      	beq.n	8002182 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	4313      	orrs	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002182:	4a31      	ldr	r2, [pc, #196]	@ (8002248 <HAL_GPIO_Init+0x324>)
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002188:	4b2f      	ldr	r3, [pc, #188]	@ (8002248 <HAL_GPIO_Init+0x324>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	43db      	mvns	r3, r3
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	4013      	ands	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021ac:	4a26      	ldr	r2, [pc, #152]	@ (8002248 <HAL_GPIO_Init+0x324>)
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021b2:	4b25      	ldr	r3, [pc, #148]	@ (8002248 <HAL_GPIO_Init+0x324>)
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	43db      	mvns	r3, r3
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	4013      	ands	r3, r2
 80021c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d003      	beq.n	80021d6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021d6:	4a1c      	ldr	r2, [pc, #112]	@ (8002248 <HAL_GPIO_Init+0x324>)
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002248 <HAL_GPIO_Init+0x324>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	43db      	mvns	r3, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d003      	beq.n	8002200 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002200:	4a11      	ldr	r2, [pc, #68]	@ (8002248 <HAL_GPIO_Init+0x324>)
 8002202:	69bb      	ldr	r3, [r7, #24]
 8002204:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	3301      	adds	r3, #1
 800220a:	61fb      	str	r3, [r7, #28]
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	2b0f      	cmp	r3, #15
 8002210:	f67f ae96 	bls.w	8001f40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002214:	bf00      	nop
 8002216:	bf00      	nop
 8002218:	3724      	adds	r7, #36	@ 0x24
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	40023800 	.word	0x40023800
 8002228:	40013800 	.word	0x40013800
 800222c:	40020000 	.word	0x40020000
 8002230:	40020400 	.word	0x40020400
 8002234:	40020800 	.word	0x40020800
 8002238:	40020c00 	.word	0x40020c00
 800223c:	40021000 	.word	0x40021000
 8002240:	40021400 	.word	0x40021400
 8002244:	40021800 	.word	0x40021800
 8002248:	40013c00 	.word	0x40013c00

0800224c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	460b      	mov	r3, r1
 8002256:	807b      	strh	r3, [r7, #2]
 8002258:	4613      	mov	r3, r2
 800225a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800225c:	787b      	ldrb	r3, [r7, #1]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002262:	887a      	ldrh	r2, [r7, #2]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002268:	e003      	b.n	8002272 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800226a:	887b      	ldrh	r3, [r7, #2]
 800226c:	041a      	lsls	r2, r3, #16
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	619a      	str	r2, [r3, #24]
}
 8002272:	bf00      	nop
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
	...

08002280 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d101      	bne.n	8002294 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e0cc      	b.n	800242e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002294:	4b68      	ldr	r3, [pc, #416]	@ (8002438 <HAL_RCC_ClockConfig+0x1b8>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 030f 	and.w	r3, r3, #15
 800229c:	683a      	ldr	r2, [r7, #0]
 800229e:	429a      	cmp	r2, r3
 80022a0:	d90c      	bls.n	80022bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022a2:	4b65      	ldr	r3, [pc, #404]	@ (8002438 <HAL_RCC_ClockConfig+0x1b8>)
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	b2d2      	uxtb	r2, r2
 80022a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022aa:	4b63      	ldr	r3, [pc, #396]	@ (8002438 <HAL_RCC_ClockConfig+0x1b8>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 030f 	and.w	r3, r3, #15
 80022b2:	683a      	ldr	r2, [r7, #0]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d001      	beq.n	80022bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e0b8      	b.n	800242e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0302 	and.w	r3, r3, #2
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d020      	beq.n	800230a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0304 	and.w	r3, r3, #4
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d005      	beq.n	80022e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022d4:	4b59      	ldr	r3, [pc, #356]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	4a58      	ldr	r2, [pc, #352]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 80022da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80022de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0308 	and.w	r3, r3, #8
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d005      	beq.n	80022f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022ec:	4b53      	ldr	r3, [pc, #332]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	4a52      	ldr	r2, [pc, #328]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 80022f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80022f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022f8:	4b50      	ldr	r3, [pc, #320]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	494d      	ldr	r1, [pc, #308]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 8002306:	4313      	orrs	r3, r2
 8002308:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	2b00      	cmp	r3, #0
 8002314:	d044      	beq.n	80023a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d107      	bne.n	800232e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800231e:	4b47      	ldr	r3, [pc, #284]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d119      	bne.n	800235e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e07f      	b.n	800242e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	2b02      	cmp	r3, #2
 8002334:	d003      	beq.n	800233e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800233a:	2b03      	cmp	r3, #3
 800233c:	d107      	bne.n	800234e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800233e:	4b3f      	ldr	r3, [pc, #252]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d109      	bne.n	800235e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e06f      	b.n	800242e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800234e:	4b3b      	ldr	r3, [pc, #236]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e067      	b.n	800242e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800235e:	4b37      	ldr	r3, [pc, #220]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f023 0203 	bic.w	r2, r3, #3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	4934      	ldr	r1, [pc, #208]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 800236c:	4313      	orrs	r3, r2
 800236e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002370:	f7ff f90e 	bl	8001590 <HAL_GetTick>
 8002374:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002376:	e00a      	b.n	800238e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002378:	f7ff f90a 	bl	8001590 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002386:	4293      	cmp	r3, r2
 8002388:	d901      	bls.n	800238e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e04f      	b.n	800242e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800238e:	4b2b      	ldr	r3, [pc, #172]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 020c 	and.w	r2, r3, #12
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	429a      	cmp	r2, r3
 800239e:	d1eb      	bne.n	8002378 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023a0:	4b25      	ldr	r3, [pc, #148]	@ (8002438 <HAL_RCC_ClockConfig+0x1b8>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 030f 	and.w	r3, r3, #15
 80023a8:	683a      	ldr	r2, [r7, #0]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d20c      	bcs.n	80023c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ae:	4b22      	ldr	r3, [pc, #136]	@ (8002438 <HAL_RCC_ClockConfig+0x1b8>)
 80023b0:	683a      	ldr	r2, [r7, #0]
 80023b2:	b2d2      	uxtb	r2, r2
 80023b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023b6:	4b20      	ldr	r3, [pc, #128]	@ (8002438 <HAL_RCC_ClockConfig+0x1b8>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 030f 	and.w	r3, r3, #15
 80023be:	683a      	ldr	r2, [r7, #0]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d001      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e032      	b.n	800242e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0304 	and.w	r3, r3, #4
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d008      	beq.n	80023e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023d4:	4b19      	ldr	r3, [pc, #100]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	4916      	ldr	r1, [pc, #88]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 80023e2:	4313      	orrs	r3, r2
 80023e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0308 	and.w	r3, r3, #8
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d009      	beq.n	8002406 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023f2:	4b12      	ldr	r3, [pc, #72]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	691b      	ldr	r3, [r3, #16]
 80023fe:	00db      	lsls	r3, r3, #3
 8002400:	490e      	ldr	r1, [pc, #56]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 8002402:	4313      	orrs	r3, r2
 8002404:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002406:	f000 f855 	bl	80024b4 <HAL_RCC_GetSysClockFreq>
 800240a:	4602      	mov	r2, r0
 800240c:	4b0b      	ldr	r3, [pc, #44]	@ (800243c <HAL_RCC_ClockConfig+0x1bc>)
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	091b      	lsrs	r3, r3, #4
 8002412:	f003 030f 	and.w	r3, r3, #15
 8002416:	490a      	ldr	r1, [pc, #40]	@ (8002440 <HAL_RCC_ClockConfig+0x1c0>)
 8002418:	5ccb      	ldrb	r3, [r1, r3]
 800241a:	fa22 f303 	lsr.w	r3, r2, r3
 800241e:	4a09      	ldr	r2, [pc, #36]	@ (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 8002420:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002422:	4b09      	ldr	r3, [pc, #36]	@ (8002448 <HAL_RCC_ClockConfig+0x1c8>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff f86e 	bl	8001508 <HAL_InitTick>

  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3710      	adds	r7, #16
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40023c00 	.word	0x40023c00
 800243c:	40023800 	.word	0x40023800
 8002440:	08007924 	.word	0x08007924
 8002444:	20000004 	.word	0x20000004
 8002448:	20000008 	.word	0x20000008

0800244c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002450:	4b03      	ldr	r3, [pc, #12]	@ (8002460 <HAL_RCC_GetHCLKFreq+0x14>)
 8002452:	681b      	ldr	r3, [r3, #0]
}
 8002454:	4618      	mov	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	20000004 	.word	0x20000004

08002464 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002468:	f7ff fff0 	bl	800244c <HAL_RCC_GetHCLKFreq>
 800246c:	4602      	mov	r2, r0
 800246e:	4b05      	ldr	r3, [pc, #20]	@ (8002484 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	0a9b      	lsrs	r3, r3, #10
 8002474:	f003 0307 	and.w	r3, r3, #7
 8002478:	4903      	ldr	r1, [pc, #12]	@ (8002488 <HAL_RCC_GetPCLK1Freq+0x24>)
 800247a:	5ccb      	ldrb	r3, [r1, r3]
 800247c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002480:	4618      	mov	r0, r3
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40023800 	.word	0x40023800
 8002488:	08007934 	.word	0x08007934

0800248c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002490:	f7ff ffdc 	bl	800244c <HAL_RCC_GetHCLKFreq>
 8002494:	4602      	mov	r2, r0
 8002496:	4b05      	ldr	r3, [pc, #20]	@ (80024ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	0b5b      	lsrs	r3, r3, #13
 800249c:	f003 0307 	and.w	r3, r3, #7
 80024a0:	4903      	ldr	r1, [pc, #12]	@ (80024b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024a2:	5ccb      	ldrb	r3, [r1, r3]
 80024a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40023800 	.word	0x40023800
 80024b0:	08007934 	.word	0x08007934

080024b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024b8:	b0a6      	sub	sp, #152	@ 0x98
 80024ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80024bc:	2300      	movs	r3, #0
 80024be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80024c2:	2300      	movs	r3, #0
 80024c4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80024c8:	2300      	movs	r3, #0
 80024ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80024ce:	2300      	movs	r3, #0
 80024d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80024d4:	2300      	movs	r3, #0
 80024d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024da:	4bc8      	ldr	r3, [pc, #800]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x348>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f003 030c 	and.w	r3, r3, #12
 80024e2:	2b0c      	cmp	r3, #12
 80024e4:	f200 817e 	bhi.w	80027e4 <HAL_RCC_GetSysClockFreq+0x330>
 80024e8:	a201      	add	r2, pc, #4	@ (adr r2, 80024f0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80024ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ee:	bf00      	nop
 80024f0:	08002525 	.word	0x08002525
 80024f4:	080027e5 	.word	0x080027e5
 80024f8:	080027e5 	.word	0x080027e5
 80024fc:	080027e5 	.word	0x080027e5
 8002500:	0800252d 	.word	0x0800252d
 8002504:	080027e5 	.word	0x080027e5
 8002508:	080027e5 	.word	0x080027e5
 800250c:	080027e5 	.word	0x080027e5
 8002510:	08002535 	.word	0x08002535
 8002514:	080027e5 	.word	0x080027e5
 8002518:	080027e5 	.word	0x080027e5
 800251c:	080027e5 	.word	0x080027e5
 8002520:	0800269f 	.word	0x0800269f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002524:	4bb6      	ldr	r3, [pc, #728]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002526:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800252a:	e15f      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800252c:	4bb5      	ldr	r3, [pc, #724]	@ (8002804 <HAL_RCC_GetSysClockFreq+0x350>)
 800252e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002532:	e15b      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002534:	4bb1      	ldr	r3, [pc, #708]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x348>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800253c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002540:	4bae      	ldr	r3, [pc, #696]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x348>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d031      	beq.n	80025b0 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800254c:	4bab      	ldr	r3, [pc, #684]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x348>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	099b      	lsrs	r3, r3, #6
 8002552:	2200      	movs	r2, #0
 8002554:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002556:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002558:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800255a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800255e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002560:	2300      	movs	r3, #0
 8002562:	667b      	str	r3, [r7, #100]	@ 0x64
 8002564:	4ba7      	ldr	r3, [pc, #668]	@ (8002804 <HAL_RCC_GetSysClockFreq+0x350>)
 8002566:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800256a:	462a      	mov	r2, r5
 800256c:	fb03 f202 	mul.w	r2, r3, r2
 8002570:	2300      	movs	r3, #0
 8002572:	4621      	mov	r1, r4
 8002574:	fb01 f303 	mul.w	r3, r1, r3
 8002578:	4413      	add	r3, r2
 800257a:	4aa2      	ldr	r2, [pc, #648]	@ (8002804 <HAL_RCC_GetSysClockFreq+0x350>)
 800257c:	4621      	mov	r1, r4
 800257e:	fba1 1202 	umull	r1, r2, r1, r2
 8002582:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002584:	460a      	mov	r2, r1
 8002586:	67ba      	str	r2, [r7, #120]	@ 0x78
 8002588:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800258a:	4413      	add	r3, r2
 800258c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800258e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002592:	2200      	movs	r2, #0
 8002594:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002596:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002598:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800259c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80025a0:	f7fd fe38 	bl	8000214 <__aeabi_uldivmod>
 80025a4:	4602      	mov	r2, r0
 80025a6:	460b      	mov	r3, r1
 80025a8:	4613      	mov	r3, r2
 80025aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80025ae:	e064      	b.n	800267a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025b0:	4b92      	ldr	r3, [pc, #584]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x348>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	099b      	lsrs	r3, r3, #6
 80025b6:	2200      	movs	r2, #0
 80025b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80025ba:	657a      	str	r2, [r7, #84]	@ 0x54
 80025bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80025c4:	2300      	movs	r3, #0
 80025c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025c8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80025cc:	4622      	mov	r2, r4
 80025ce:	462b      	mov	r3, r5
 80025d0:	f04f 0000 	mov.w	r0, #0
 80025d4:	f04f 0100 	mov.w	r1, #0
 80025d8:	0159      	lsls	r1, r3, #5
 80025da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025de:	0150      	lsls	r0, r2, #5
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	4621      	mov	r1, r4
 80025e6:	1a51      	subs	r1, r2, r1
 80025e8:	6139      	str	r1, [r7, #16]
 80025ea:	4629      	mov	r1, r5
 80025ec:	eb63 0301 	sbc.w	r3, r3, r1
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	f04f 0200 	mov.w	r2, #0
 80025f6:	f04f 0300 	mov.w	r3, #0
 80025fa:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80025fe:	4659      	mov	r1, fp
 8002600:	018b      	lsls	r3, r1, #6
 8002602:	4651      	mov	r1, sl
 8002604:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002608:	4651      	mov	r1, sl
 800260a:	018a      	lsls	r2, r1, #6
 800260c:	4651      	mov	r1, sl
 800260e:	ebb2 0801 	subs.w	r8, r2, r1
 8002612:	4659      	mov	r1, fp
 8002614:	eb63 0901 	sbc.w	r9, r3, r1
 8002618:	f04f 0200 	mov.w	r2, #0
 800261c:	f04f 0300 	mov.w	r3, #0
 8002620:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002624:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002628:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800262c:	4690      	mov	r8, r2
 800262e:	4699      	mov	r9, r3
 8002630:	4623      	mov	r3, r4
 8002632:	eb18 0303 	adds.w	r3, r8, r3
 8002636:	60bb      	str	r3, [r7, #8]
 8002638:	462b      	mov	r3, r5
 800263a:	eb49 0303 	adc.w	r3, r9, r3
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	f04f 0200 	mov.w	r2, #0
 8002644:	f04f 0300 	mov.w	r3, #0
 8002648:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800264c:	4629      	mov	r1, r5
 800264e:	028b      	lsls	r3, r1, #10
 8002650:	4621      	mov	r1, r4
 8002652:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002656:	4621      	mov	r1, r4
 8002658:	028a      	lsls	r2, r1, #10
 800265a:	4610      	mov	r0, r2
 800265c:	4619      	mov	r1, r3
 800265e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002662:	2200      	movs	r2, #0
 8002664:	643b      	str	r3, [r7, #64]	@ 0x40
 8002666:	647a      	str	r2, [r7, #68]	@ 0x44
 8002668:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800266c:	f7fd fdd2 	bl	8000214 <__aeabi_uldivmod>
 8002670:	4602      	mov	r2, r0
 8002672:	460b      	mov	r3, r1
 8002674:	4613      	mov	r3, r2
 8002676:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800267a:	4b60      	ldr	r3, [pc, #384]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x348>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	0c1b      	lsrs	r3, r3, #16
 8002680:	f003 0303 	and.w	r3, r3, #3
 8002684:	3301      	adds	r3, #1
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 800268c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002690:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002694:	fbb2 f3f3 	udiv	r3, r2, r3
 8002698:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800269c:	e0a6      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800269e:	4b57      	ldr	r3, [pc, #348]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x348>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026aa:	4b54      	ldr	r3, [pc, #336]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x348>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d02a      	beq.n	800270c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026b6:	4b51      	ldr	r3, [pc, #324]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x348>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	099b      	lsrs	r3, r3, #6
 80026bc:	2200      	movs	r2, #0
 80026be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80026c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80026c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026c4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80026c8:	2100      	movs	r1, #0
 80026ca:	4b4e      	ldr	r3, [pc, #312]	@ (8002804 <HAL_RCC_GetSysClockFreq+0x350>)
 80026cc:	fb03 f201 	mul.w	r2, r3, r1
 80026d0:	2300      	movs	r3, #0
 80026d2:	fb00 f303 	mul.w	r3, r0, r3
 80026d6:	4413      	add	r3, r2
 80026d8:	4a4a      	ldr	r2, [pc, #296]	@ (8002804 <HAL_RCC_GetSysClockFreq+0x350>)
 80026da:	fba0 1202 	umull	r1, r2, r0, r2
 80026de:	677a      	str	r2, [r7, #116]	@ 0x74
 80026e0:	460a      	mov	r2, r1
 80026e2:	673a      	str	r2, [r7, #112]	@ 0x70
 80026e4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80026e6:	4413      	add	r3, r2
 80026e8:	677b      	str	r3, [r7, #116]	@ 0x74
 80026ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026ee:	2200      	movs	r2, #0
 80026f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80026f2:	637a      	str	r2, [r7, #52]	@ 0x34
 80026f4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80026f8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80026fc:	f7fd fd8a 	bl	8000214 <__aeabi_uldivmod>
 8002700:	4602      	mov	r2, r0
 8002702:	460b      	mov	r3, r1
 8002704:	4613      	mov	r3, r2
 8002706:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800270a:	e05b      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800270c:	4b3b      	ldr	r3, [pc, #236]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x348>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	099b      	lsrs	r3, r3, #6
 8002712:	2200      	movs	r2, #0
 8002714:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002716:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800271a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800271e:	623b      	str	r3, [r7, #32]
 8002720:	2300      	movs	r3, #0
 8002722:	627b      	str	r3, [r7, #36]	@ 0x24
 8002724:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002728:	4642      	mov	r2, r8
 800272a:	464b      	mov	r3, r9
 800272c:	f04f 0000 	mov.w	r0, #0
 8002730:	f04f 0100 	mov.w	r1, #0
 8002734:	0159      	lsls	r1, r3, #5
 8002736:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800273a:	0150      	lsls	r0, r2, #5
 800273c:	4602      	mov	r2, r0
 800273e:	460b      	mov	r3, r1
 8002740:	4641      	mov	r1, r8
 8002742:	ebb2 0a01 	subs.w	sl, r2, r1
 8002746:	4649      	mov	r1, r9
 8002748:	eb63 0b01 	sbc.w	fp, r3, r1
 800274c:	f04f 0200 	mov.w	r2, #0
 8002750:	f04f 0300 	mov.w	r3, #0
 8002754:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002758:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800275c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002760:	ebb2 040a 	subs.w	r4, r2, sl
 8002764:	eb63 050b 	sbc.w	r5, r3, fp
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	f04f 0300 	mov.w	r3, #0
 8002770:	00eb      	lsls	r3, r5, #3
 8002772:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002776:	00e2      	lsls	r2, r4, #3
 8002778:	4614      	mov	r4, r2
 800277a:	461d      	mov	r5, r3
 800277c:	4643      	mov	r3, r8
 800277e:	18e3      	adds	r3, r4, r3
 8002780:	603b      	str	r3, [r7, #0]
 8002782:	464b      	mov	r3, r9
 8002784:	eb45 0303 	adc.w	r3, r5, r3
 8002788:	607b      	str	r3, [r7, #4]
 800278a:	f04f 0200 	mov.w	r2, #0
 800278e:	f04f 0300 	mov.w	r3, #0
 8002792:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002796:	4629      	mov	r1, r5
 8002798:	028b      	lsls	r3, r1, #10
 800279a:	4621      	mov	r1, r4
 800279c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80027a0:	4621      	mov	r1, r4
 80027a2:	028a      	lsls	r2, r1, #10
 80027a4:	4610      	mov	r0, r2
 80027a6:	4619      	mov	r1, r3
 80027a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027ac:	2200      	movs	r2, #0
 80027ae:	61bb      	str	r3, [r7, #24]
 80027b0:	61fa      	str	r2, [r7, #28]
 80027b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027b6:	f7fd fd2d 	bl	8000214 <__aeabi_uldivmod>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4613      	mov	r3, r2
 80027c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80027c4:	4b0d      	ldr	r3, [pc, #52]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x348>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	0f1b      	lsrs	r3, r3, #28
 80027ca:	f003 0307 	and.w	r3, r3, #7
 80027ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80027d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80027d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027da:	fbb2 f3f3 	udiv	r3, r2, r3
 80027de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80027e2:	e003      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027e4:	4b06      	ldr	r3, [pc, #24]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x34c>)
 80027e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80027ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3798      	adds	r7, #152	@ 0x98
 80027f4:	46bd      	mov	sp, r7
 80027f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027fa:	bf00      	nop
 80027fc:	40023800 	.word	0x40023800
 8002800:	00f42400 	.word	0x00f42400
 8002804:	017d7840 	.word	0x017d7840

08002808 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d101      	bne.n	800281a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e28d      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	2b00      	cmp	r3, #0
 8002824:	f000 8083 	beq.w	800292e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002828:	4b94      	ldr	r3, [pc, #592]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f003 030c 	and.w	r3, r3, #12
 8002830:	2b04      	cmp	r3, #4
 8002832:	d019      	beq.n	8002868 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002834:	4b91      	ldr	r3, [pc, #580]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f003 030c 	and.w	r3, r3, #12
        || \
 800283c:	2b08      	cmp	r3, #8
 800283e:	d106      	bne.n	800284e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002840:	4b8e      	ldr	r3, [pc, #568]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002848:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800284c:	d00c      	beq.n	8002868 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800284e:	4b8b      	ldr	r3, [pc, #556]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002856:	2b0c      	cmp	r3, #12
 8002858:	d112      	bne.n	8002880 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800285a:	4b88      	ldr	r3, [pc, #544]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002862:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002866:	d10b      	bne.n	8002880 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002868:	4b84      	ldr	r3, [pc, #528]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d05b      	beq.n	800292c <HAL_RCC_OscConfig+0x124>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d157      	bne.n	800292c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e25a      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002888:	d106      	bne.n	8002898 <HAL_RCC_OscConfig+0x90>
 800288a:	4b7c      	ldr	r3, [pc, #496]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a7b      	ldr	r2, [pc, #492]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 8002890:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002894:	6013      	str	r3, [r2, #0]
 8002896:	e01d      	b.n	80028d4 <HAL_RCC_OscConfig+0xcc>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028a0:	d10c      	bne.n	80028bc <HAL_RCC_OscConfig+0xb4>
 80028a2:	4b76      	ldr	r3, [pc, #472]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a75      	ldr	r2, [pc, #468]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 80028a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028ac:	6013      	str	r3, [r2, #0]
 80028ae:	4b73      	ldr	r3, [pc, #460]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a72      	ldr	r2, [pc, #456]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 80028b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	e00b      	b.n	80028d4 <HAL_RCC_OscConfig+0xcc>
 80028bc:	4b6f      	ldr	r3, [pc, #444]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a6e      	ldr	r2, [pc, #440]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 80028c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028c6:	6013      	str	r3, [r2, #0]
 80028c8:	4b6c      	ldr	r3, [pc, #432]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a6b      	ldr	r2, [pc, #428]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 80028ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d013      	beq.n	8002904 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028dc:	f7fe fe58 	bl	8001590 <HAL_GetTick>
 80028e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028e2:	e008      	b.n	80028f6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028e4:	f7fe fe54 	bl	8001590 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	2b64      	cmp	r3, #100	@ 0x64
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e21f      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028f6:	4b61      	ldr	r3, [pc, #388]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d0f0      	beq.n	80028e4 <HAL_RCC_OscConfig+0xdc>
 8002902:	e014      	b.n	800292e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002904:	f7fe fe44 	bl	8001590 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800290c:	f7fe fe40 	bl	8001590 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b64      	cmp	r3, #100	@ 0x64
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e20b      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800291e:	4b57      	ldr	r3, [pc, #348]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1f0      	bne.n	800290c <HAL_RCC_OscConfig+0x104>
 800292a:	e000      	b.n	800292e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800292c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	2b00      	cmp	r3, #0
 8002938:	d06f      	beq.n	8002a1a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800293a:	4b50      	ldr	r3, [pc, #320]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 030c 	and.w	r3, r3, #12
 8002942:	2b00      	cmp	r3, #0
 8002944:	d017      	beq.n	8002976 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002946:	4b4d      	ldr	r3, [pc, #308]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f003 030c 	and.w	r3, r3, #12
        || \
 800294e:	2b08      	cmp	r3, #8
 8002950:	d105      	bne.n	800295e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002952:	4b4a      	ldr	r3, [pc, #296]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d00b      	beq.n	8002976 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800295e:	4b47      	ldr	r3, [pc, #284]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002966:	2b0c      	cmp	r3, #12
 8002968:	d11c      	bne.n	80029a4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800296a:	4b44      	ldr	r3, [pc, #272]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d116      	bne.n	80029a4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002976:	4b41      	ldr	r3, [pc, #260]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d005      	beq.n	800298e <HAL_RCC_OscConfig+0x186>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d001      	beq.n	800298e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e1d3      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800298e:	4b3b      	ldr	r3, [pc, #236]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	691b      	ldr	r3, [r3, #16]
 800299a:	00db      	lsls	r3, r3, #3
 800299c:	4937      	ldr	r1, [pc, #220]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029a2:	e03a      	b.n	8002a1a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d020      	beq.n	80029ee <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029ac:	4b34      	ldr	r3, [pc, #208]	@ (8002a80 <HAL_RCC_OscConfig+0x278>)
 80029ae:	2201      	movs	r2, #1
 80029b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b2:	f7fe fded 	bl	8001590 <HAL_GetTick>
 80029b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029b8:	e008      	b.n	80029cc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029ba:	f7fe fde9 	bl	8001590 <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	2b02      	cmp	r3, #2
 80029c6:	d901      	bls.n	80029cc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e1b4      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029cc:	4b2b      	ldr	r3, [pc, #172]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0302 	and.w	r3, r3, #2
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d0f0      	beq.n	80029ba <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029d8:	4b28      	ldr	r3, [pc, #160]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	691b      	ldr	r3, [r3, #16]
 80029e4:	00db      	lsls	r3, r3, #3
 80029e6:	4925      	ldr	r1, [pc, #148]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	600b      	str	r3, [r1, #0]
 80029ec:	e015      	b.n	8002a1a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029ee:	4b24      	ldr	r3, [pc, #144]	@ (8002a80 <HAL_RCC_OscConfig+0x278>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f4:	f7fe fdcc 	bl	8001590 <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029fc:	f7fe fdc8 	bl	8001590 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e193      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1f0      	bne.n	80029fc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0308 	and.w	r3, r3, #8
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d036      	beq.n	8002a94 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d016      	beq.n	8002a5c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a2e:	4b15      	ldr	r3, [pc, #84]	@ (8002a84 <HAL_RCC_OscConfig+0x27c>)
 8002a30:	2201      	movs	r2, #1
 8002a32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a34:	f7fe fdac 	bl	8001590 <HAL_GetTick>
 8002a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a3a:	e008      	b.n	8002a4e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a3c:	f7fe fda8 	bl	8001590 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e173      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a7c <HAL_RCC_OscConfig+0x274>)
 8002a50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d0f0      	beq.n	8002a3c <HAL_RCC_OscConfig+0x234>
 8002a5a:	e01b      	b.n	8002a94 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a5c:	4b09      	ldr	r3, [pc, #36]	@ (8002a84 <HAL_RCC_OscConfig+0x27c>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a62:	f7fe fd95 	bl	8001590 <HAL_GetTick>
 8002a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a68:	e00e      	b.n	8002a88 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a6a:	f7fe fd91 	bl	8001590 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d907      	bls.n	8002a88 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e15c      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
 8002a7c:	40023800 	.word	0x40023800
 8002a80:	42470000 	.word	0x42470000
 8002a84:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a88:	4b8a      	ldr	r3, [pc, #552]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002a8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1ea      	bne.n	8002a6a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0304 	and.w	r3, r3, #4
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f000 8097 	beq.w	8002bd0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aa6:	4b83      	ldr	r3, [pc, #524]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d10f      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	60bb      	str	r3, [r7, #8]
 8002ab6:	4b7f      	ldr	r3, [pc, #508]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aba:	4a7e      	ldr	r2, [pc, #504]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002abc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ac0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ac2:	4b7c      	ldr	r3, [pc, #496]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aca:	60bb      	str	r3, [r7, #8]
 8002acc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad2:	4b79      	ldr	r3, [pc, #484]	@ (8002cb8 <HAL_RCC_OscConfig+0x4b0>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d118      	bne.n	8002b10 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ade:	4b76      	ldr	r3, [pc, #472]	@ (8002cb8 <HAL_RCC_OscConfig+0x4b0>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a75      	ldr	r2, [pc, #468]	@ (8002cb8 <HAL_RCC_OscConfig+0x4b0>)
 8002ae4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ae8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002aea:	f7fe fd51 	bl	8001590 <HAL_GetTick>
 8002aee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af0:	e008      	b.n	8002b04 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002af2:	f7fe fd4d 	bl	8001590 <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d901      	bls.n	8002b04 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e118      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b04:	4b6c      	ldr	r3, [pc, #432]	@ (8002cb8 <HAL_RCC_OscConfig+0x4b0>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d0f0      	beq.n	8002af2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d106      	bne.n	8002b26 <HAL_RCC_OscConfig+0x31e>
 8002b18:	4b66      	ldr	r3, [pc, #408]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b1c:	4a65      	ldr	r2, [pc, #404]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002b1e:	f043 0301 	orr.w	r3, r3, #1
 8002b22:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b24:	e01c      	b.n	8002b60 <HAL_RCC_OscConfig+0x358>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	2b05      	cmp	r3, #5
 8002b2c:	d10c      	bne.n	8002b48 <HAL_RCC_OscConfig+0x340>
 8002b2e:	4b61      	ldr	r3, [pc, #388]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b32:	4a60      	ldr	r2, [pc, #384]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002b34:	f043 0304 	orr.w	r3, r3, #4
 8002b38:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b3a:	4b5e      	ldr	r3, [pc, #376]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002b3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b3e:	4a5d      	ldr	r2, [pc, #372]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002b40:	f043 0301 	orr.w	r3, r3, #1
 8002b44:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b46:	e00b      	b.n	8002b60 <HAL_RCC_OscConfig+0x358>
 8002b48:	4b5a      	ldr	r3, [pc, #360]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002b4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b4c:	4a59      	ldr	r2, [pc, #356]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002b4e:	f023 0301 	bic.w	r3, r3, #1
 8002b52:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b54:	4b57      	ldr	r3, [pc, #348]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002b56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b58:	4a56      	ldr	r2, [pc, #344]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002b5a:	f023 0304 	bic.w	r3, r3, #4
 8002b5e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d015      	beq.n	8002b94 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b68:	f7fe fd12 	bl	8001590 <HAL_GetTick>
 8002b6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b6e:	e00a      	b.n	8002b86 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b70:	f7fe fd0e 	bl	8001590 <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e0d7      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b86:	4b4b      	ldr	r3, [pc, #300]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002b88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d0ee      	beq.n	8002b70 <HAL_RCC_OscConfig+0x368>
 8002b92:	e014      	b.n	8002bbe <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b94:	f7fe fcfc 	bl	8001590 <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b9a:	e00a      	b.n	8002bb2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b9c:	f7fe fcf8 	bl	8001590 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e0c1      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bb2:	4b40      	ldr	r3, [pc, #256]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1ee      	bne.n	8002b9c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002bbe:	7dfb      	ldrb	r3, [r7, #23]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d105      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc8:	4a3a      	ldr	r2, [pc, #232]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002bca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	699b      	ldr	r3, [r3, #24]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 80ad 	beq.w	8002d34 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bda:	4b36      	ldr	r3, [pc, #216]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f003 030c 	and.w	r3, r3, #12
 8002be2:	2b08      	cmp	r3, #8
 8002be4:	d060      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d145      	bne.n	8002c7a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bee:	4b33      	ldr	r3, [pc, #204]	@ (8002cbc <HAL_RCC_OscConfig+0x4b4>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf4:	f7fe fccc 	bl	8001590 <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bfc:	f7fe fcc8 	bl	8001590 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e093      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c0e:	4b29      	ldr	r3, [pc, #164]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1f0      	bne.n	8002bfc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	69da      	ldr	r2, [r3, #28]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	431a      	orrs	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c28:	019b      	lsls	r3, r3, #6
 8002c2a:	431a      	orrs	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c30:	085b      	lsrs	r3, r3, #1
 8002c32:	3b01      	subs	r3, #1
 8002c34:	041b      	lsls	r3, r3, #16
 8002c36:	431a      	orrs	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c3c:	061b      	lsls	r3, r3, #24
 8002c3e:	431a      	orrs	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c44:	071b      	lsls	r3, r3, #28
 8002c46:	491b      	ldr	r1, [pc, #108]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002cbc <HAL_RCC_OscConfig+0x4b4>)
 8002c4e:	2201      	movs	r2, #1
 8002c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c52:	f7fe fc9d 	bl	8001590 <HAL_GetTick>
 8002c56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c58:	e008      	b.n	8002c6c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c5a:	f7fe fc99 	bl	8001590 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e064      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c6c:	4b11      	ldr	r3, [pc, #68]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d0f0      	beq.n	8002c5a <HAL_RCC_OscConfig+0x452>
 8002c78:	e05c      	b.n	8002d34 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c7a:	4b10      	ldr	r3, [pc, #64]	@ (8002cbc <HAL_RCC_OscConfig+0x4b4>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c80:	f7fe fc86 	bl	8001590 <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c86:	e008      	b.n	8002c9a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c88:	f7fe fc82 	bl	8001590 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e04d      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c9a:	4b06      	ldr	r3, [pc, #24]	@ (8002cb4 <HAL_RCC_OscConfig+0x4ac>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1f0      	bne.n	8002c88 <HAL_RCC_OscConfig+0x480>
 8002ca6:	e045      	b.n	8002d34 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d107      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e040      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
 8002cb4:	40023800 	.word	0x40023800
 8002cb8:	40007000 	.word	0x40007000
 8002cbc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8002d40 <HAL_RCC_OscConfig+0x538>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d030      	beq.n	8002d30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d129      	bne.n	8002d30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d122      	bne.n	8002d30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002cf6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d119      	bne.n	8002d30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d06:	085b      	lsrs	r3, r3, #1
 8002d08:	3b01      	subs	r3, #1
 8002d0a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d10f      	bne.n	8002d30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d1a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d107      	bne.n	8002d30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d001      	beq.n	8002d34 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e000      	b.n	8002d36 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3718      	adds	r7, #24
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	40023800 	.word	0x40023800

08002d44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e07b      	b.n	8002e4e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d108      	bne.n	8002d70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d66:	d009      	beq.n	8002d7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	61da      	str	r2, [r3, #28]
 8002d6e:	e005      	b.n	8002d7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d106      	bne.n	8002d9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7fe f9f4 	bl	8001184 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002db2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002dc4:	431a      	orrs	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	431a      	orrs	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	695b      	ldr	r3, [r3, #20]
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	431a      	orrs	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dec:	431a      	orrs	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	69db      	ldr	r3, [r3, #28]
 8002df2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002df6:	431a      	orrs	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e00:	ea42 0103 	orr.w	r1, r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e08:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	0c1b      	lsrs	r3, r3, #16
 8002e1a:	f003 0104 	and.w	r1, r3, #4
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e22:	f003 0210 	and.w	r2, r3, #16
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	69da      	ldr	r2, [r3, #28]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e3c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3708      	adds	r7, #8
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}

08002e56 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e56:	b580      	push	{r7, lr}
 8002e58:	b088      	sub	sp, #32
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	60f8      	str	r0, [r7, #12]
 8002e5e:	60b9      	str	r1, [r7, #8]
 8002e60:	603b      	str	r3, [r7, #0]
 8002e62:	4613      	mov	r3, r2
 8002e64:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e66:	f7fe fb93 	bl	8001590 <HAL_GetTick>
 8002e6a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002e6c:	88fb      	ldrh	r3, [r7, #6]
 8002e6e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d001      	beq.n	8002e80 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	e12a      	b.n	80030d6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d002      	beq.n	8002e8c <HAL_SPI_Transmit+0x36>
 8002e86:	88fb      	ldrh	r3, [r7, #6]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d101      	bne.n	8002e90 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e122      	b.n	80030d6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d101      	bne.n	8002e9e <HAL_SPI_Transmit+0x48>
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	e11b      	b.n	80030d6 <HAL_SPI_Transmit+0x280>
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2203      	movs	r2, #3
 8002eaa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	68ba      	ldr	r2, [r7, #8]
 8002eb8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	88fa      	ldrh	r2, [r7, #6]
 8002ebe:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	88fa      	ldrh	r2, [r7, #6]
 8002ec4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2200      	movs	r2, #0
 8002edc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002eec:	d10f      	bne.n	8002f0e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002efc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f0c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f18:	2b40      	cmp	r3, #64	@ 0x40
 8002f1a:	d007      	beq.n	8002f2c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f2a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f34:	d152      	bne.n	8002fdc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d002      	beq.n	8002f44 <HAL_SPI_Transmit+0xee>
 8002f3e:	8b7b      	ldrh	r3, [r7, #26]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d145      	bne.n	8002fd0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f48:	881a      	ldrh	r2, [r3, #0]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f54:	1c9a      	adds	r2, r3, #2
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	3b01      	subs	r3, #1
 8002f62:	b29a      	uxth	r2, r3
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002f68:	e032      	b.n	8002fd0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d112      	bne.n	8002f9e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7c:	881a      	ldrh	r2, [r3, #0]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f88:	1c9a      	adds	r2, r3, #2
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	3b01      	subs	r3, #1
 8002f96:	b29a      	uxth	r2, r3
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002f9c:	e018      	b.n	8002fd0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f9e:	f7fe faf7 	bl	8001590 <HAL_GetTick>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	683a      	ldr	r2, [r7, #0]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d803      	bhi.n	8002fb6 <HAL_SPI_Transmit+0x160>
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb4:	d102      	bne.n	8002fbc <HAL_SPI_Transmit+0x166>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d109      	bne.n	8002fd0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e082      	b.n	80030d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1c7      	bne.n	8002f6a <HAL_SPI_Transmit+0x114>
 8002fda:	e053      	b.n	8003084 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d002      	beq.n	8002fea <HAL_SPI_Transmit+0x194>
 8002fe4:	8b7b      	ldrh	r3, [r7, #26]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d147      	bne.n	800307a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	330c      	adds	r3, #12
 8002ff4:	7812      	ldrb	r2, [r2, #0]
 8002ff6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffc:	1c5a      	adds	r2, r3, #1
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003006:	b29b      	uxth	r3, r3
 8003008:	3b01      	subs	r3, #1
 800300a:	b29a      	uxth	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003010:	e033      	b.n	800307a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b02      	cmp	r3, #2
 800301e:	d113      	bne.n	8003048 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	330c      	adds	r3, #12
 800302a:	7812      	ldrb	r2, [r2, #0]
 800302c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003032:	1c5a      	adds	r2, r3, #1
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800303c:	b29b      	uxth	r3, r3
 800303e:	3b01      	subs	r3, #1
 8003040:	b29a      	uxth	r2, r3
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003046:	e018      	b.n	800307a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003048:	f7fe faa2 	bl	8001590 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	429a      	cmp	r2, r3
 8003056:	d803      	bhi.n	8003060 <HAL_SPI_Transmit+0x20a>
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800305e:	d102      	bne.n	8003066 <HAL_SPI_Transmit+0x210>
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d109      	bne.n	800307a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2201      	movs	r2, #1
 800306a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e02d      	b.n	80030d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800307e:	b29b      	uxth	r3, r3
 8003080:	2b00      	cmp	r3, #0
 8003082:	d1c6      	bne.n	8003012 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003084:	69fa      	ldr	r2, [r7, #28]
 8003086:	6839      	ldr	r1, [r7, #0]
 8003088:	68f8      	ldr	r0, [r7, #12]
 800308a:	f000 fa59 	bl	8003540 <SPI_EndRxTxTransaction>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d002      	beq.n	800309a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2220      	movs	r2, #32
 8003098:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d10a      	bne.n	80030b8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80030a2:	2300      	movs	r3, #0
 80030a4:	617b      	str	r3, [r7, #20]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	617b      	str	r3, [r7, #20]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	617b      	str	r3, [r7, #20]
 80030b6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d001      	beq.n	80030d4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e000      	b.n	80030d6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80030d4:	2300      	movs	r3, #0
  }
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3720      	adds	r7, #32
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80030de:	b580      	push	{r7, lr}
 80030e0:	b08a      	sub	sp, #40	@ 0x28
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	60f8      	str	r0, [r7, #12]
 80030e6:	60b9      	str	r1, [r7, #8]
 80030e8:	607a      	str	r2, [r7, #4]
 80030ea:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80030ec:	2301      	movs	r3, #1
 80030ee:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80030f0:	f7fe fa4e 	bl	8001590 <HAL_GetTick>
 80030f4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80030fc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003104:	887b      	ldrh	r3, [r7, #2]
 8003106:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003108:	7ffb      	ldrb	r3, [r7, #31]
 800310a:	2b01      	cmp	r3, #1
 800310c:	d00c      	beq.n	8003128 <HAL_SPI_TransmitReceive+0x4a>
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003114:	d106      	bne.n	8003124 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d102      	bne.n	8003124 <HAL_SPI_TransmitReceive+0x46>
 800311e:	7ffb      	ldrb	r3, [r7, #31]
 8003120:	2b04      	cmp	r3, #4
 8003122:	d001      	beq.n	8003128 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8003124:	2302      	movs	r3, #2
 8003126:	e17f      	b.n	8003428 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d005      	beq.n	800313a <HAL_SPI_TransmitReceive+0x5c>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d002      	beq.n	800313a <HAL_SPI_TransmitReceive+0x5c>
 8003134:	887b      	ldrh	r3, [r7, #2]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e174      	b.n	8003428 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003144:	2b01      	cmp	r3, #1
 8003146:	d101      	bne.n	800314c <HAL_SPI_TransmitReceive+0x6e>
 8003148:	2302      	movs	r3, #2
 800314a:	e16d      	b.n	8003428 <HAL_SPI_TransmitReceive+0x34a>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800315a:	b2db      	uxtb	r3, r3
 800315c:	2b04      	cmp	r3, #4
 800315e:	d003      	beq.n	8003168 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2205      	movs	r2, #5
 8003164:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2200      	movs	r2, #0
 800316c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	887a      	ldrh	r2, [r7, #2]
 8003178:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	887a      	ldrh	r2, [r7, #2]
 800317e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	68ba      	ldr	r2, [r7, #8]
 8003184:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	887a      	ldrh	r2, [r7, #2]
 800318a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	887a      	ldrh	r2, [r7, #2]
 8003190:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031a8:	2b40      	cmp	r3, #64	@ 0x40
 80031aa:	d007      	beq.n	80031bc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031c4:	d17e      	bne.n	80032c4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d002      	beq.n	80031d4 <HAL_SPI_TransmitReceive+0xf6>
 80031ce:	8afb      	ldrh	r3, [r7, #22]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d16c      	bne.n	80032ae <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d8:	881a      	ldrh	r2, [r3, #0]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e4:	1c9a      	adds	r2, r3, #2
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	3b01      	subs	r3, #1
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031f8:	e059      	b.n	80032ae <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f003 0302 	and.w	r3, r3, #2
 8003204:	2b02      	cmp	r3, #2
 8003206:	d11b      	bne.n	8003240 <HAL_SPI_TransmitReceive+0x162>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800320c:	b29b      	uxth	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d016      	beq.n	8003240 <HAL_SPI_TransmitReceive+0x162>
 8003212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003214:	2b01      	cmp	r3, #1
 8003216:	d113      	bne.n	8003240 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321c:	881a      	ldrh	r2, [r3, #0]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003228:	1c9a      	adds	r2, r3, #2
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003232:	b29b      	uxth	r3, r3
 8003234:	3b01      	subs	r3, #1
 8003236:	b29a      	uxth	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800323c:	2300      	movs	r3, #0
 800323e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	2b01      	cmp	r3, #1
 800324c:	d119      	bne.n	8003282 <HAL_SPI_TransmitReceive+0x1a4>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003252:	b29b      	uxth	r3, r3
 8003254:	2b00      	cmp	r3, #0
 8003256:	d014      	beq.n	8003282 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68da      	ldr	r2, [r3, #12]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003262:	b292      	uxth	r2, r2
 8003264:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800326a:	1c9a      	adds	r2, r3, #2
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003274:	b29b      	uxth	r3, r3
 8003276:	3b01      	subs	r3, #1
 8003278:	b29a      	uxth	r2, r3
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800327e:	2301      	movs	r3, #1
 8003280:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003282:	f7fe f985 	bl	8001590 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	6a3b      	ldr	r3, [r7, #32]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800328e:	429a      	cmp	r2, r3
 8003290:	d80d      	bhi.n	80032ae <HAL_SPI_TransmitReceive+0x1d0>
 8003292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003298:	d009      	beq.n	80032ae <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2201      	movs	r2, #1
 800329e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e0bc      	b.n	8003428 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1a0      	bne.n	80031fa <HAL_SPI_TransmitReceive+0x11c>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032bc:	b29b      	uxth	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d19b      	bne.n	80031fa <HAL_SPI_TransmitReceive+0x11c>
 80032c2:	e082      	b.n	80033ca <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d002      	beq.n	80032d2 <HAL_SPI_TransmitReceive+0x1f4>
 80032cc:	8afb      	ldrh	r3, [r7, #22]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d171      	bne.n	80033b6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	330c      	adds	r3, #12
 80032dc:	7812      	ldrb	r2, [r2, #0]
 80032de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e4:	1c5a      	adds	r2, r3, #1
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	3b01      	subs	r3, #1
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032f8:	e05d      	b.n	80033b6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b02      	cmp	r3, #2
 8003306:	d11c      	bne.n	8003342 <HAL_SPI_TransmitReceive+0x264>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800330c:	b29b      	uxth	r3, r3
 800330e:	2b00      	cmp	r3, #0
 8003310:	d017      	beq.n	8003342 <HAL_SPI_TransmitReceive+0x264>
 8003312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003314:	2b01      	cmp	r3, #1
 8003316:	d114      	bne.n	8003342 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	330c      	adds	r3, #12
 8003322:	7812      	ldrb	r2, [r2, #0]
 8003324:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332a:	1c5a      	adds	r2, r3, #1
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003334:	b29b      	uxth	r3, r3
 8003336:	3b01      	subs	r3, #1
 8003338:	b29a      	uxth	r2, r3
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800333e:	2300      	movs	r3, #0
 8003340:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f003 0301 	and.w	r3, r3, #1
 800334c:	2b01      	cmp	r3, #1
 800334e:	d119      	bne.n	8003384 <HAL_SPI_TransmitReceive+0x2a6>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003354:	b29b      	uxth	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d014      	beq.n	8003384 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	68da      	ldr	r2, [r3, #12]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003364:	b2d2      	uxtb	r2, r2
 8003366:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800336c:	1c5a      	adds	r2, r3, #1
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003376:	b29b      	uxth	r3, r3
 8003378:	3b01      	subs	r3, #1
 800337a:	b29a      	uxth	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003380:	2301      	movs	r3, #1
 8003382:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003384:	f7fe f904 	bl	8001590 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	6a3b      	ldr	r3, [r7, #32]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003390:	429a      	cmp	r2, r3
 8003392:	d803      	bhi.n	800339c <HAL_SPI_TransmitReceive+0x2be>
 8003394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800339a:	d102      	bne.n	80033a2 <HAL_SPI_TransmitReceive+0x2c4>
 800339c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d109      	bne.n	80033b6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2201      	movs	r2, #1
 80033a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e038      	b.n	8003428 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d19c      	bne.n	80032fa <HAL_SPI_TransmitReceive+0x21c>
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d197      	bne.n	80032fa <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033ca:	6a3a      	ldr	r2, [r7, #32]
 80033cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f000 f8b6 	bl	8003540 <SPI_EndRxTxTransaction>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d008      	beq.n	80033ec <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2220      	movs	r2, #32
 80033de:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e01d      	b.n	8003428 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10a      	bne.n	800340a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80033f4:	2300      	movs	r3, #0
 80033f6:	613b      	str	r3, [r7, #16]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	613b      	str	r3, [r7, #16]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	613b      	str	r3, [r7, #16]
 8003408:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2201      	movs	r2, #1
 800340e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e000      	b.n	8003428 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003426:	2300      	movs	r3, #0
  }
}
 8003428:	4618      	mov	r0, r3
 800342a:	3728      	adds	r7, #40	@ 0x28
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b088      	sub	sp, #32
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	603b      	str	r3, [r7, #0]
 800343c:	4613      	mov	r3, r2
 800343e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003440:	f7fe f8a6 	bl	8001590 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003448:	1a9b      	subs	r3, r3, r2
 800344a:	683a      	ldr	r2, [r7, #0]
 800344c:	4413      	add	r3, r2
 800344e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003450:	f7fe f89e 	bl	8001590 <HAL_GetTick>
 8003454:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003456:	4b39      	ldr	r3, [pc, #228]	@ (800353c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	015b      	lsls	r3, r3, #5
 800345c:	0d1b      	lsrs	r3, r3, #20
 800345e:	69fa      	ldr	r2, [r7, #28]
 8003460:	fb02 f303 	mul.w	r3, r2, r3
 8003464:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003466:	e054      	b.n	8003512 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800346e:	d050      	beq.n	8003512 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003470:	f7fe f88e 	bl	8001590 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	69fa      	ldr	r2, [r7, #28]
 800347c:	429a      	cmp	r2, r3
 800347e:	d902      	bls.n	8003486 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d13d      	bne.n	8003502 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	685a      	ldr	r2, [r3, #4]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003494:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800349e:	d111      	bne.n	80034c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034a8:	d004      	beq.n	80034b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034b2:	d107      	bne.n	80034c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034cc:	d10f      	bne.n	80034ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034dc:	601a      	str	r2, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2201      	movs	r2, #1
 80034f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e017      	b.n	8003532 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d101      	bne.n	800350c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	3b01      	subs	r3, #1
 8003510:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	4013      	ands	r3, r2
 800351c:	68ba      	ldr	r2, [r7, #8]
 800351e:	429a      	cmp	r2, r3
 8003520:	bf0c      	ite	eq
 8003522:	2301      	moveq	r3, #1
 8003524:	2300      	movne	r3, #0
 8003526:	b2db      	uxtb	r3, r3
 8003528:	461a      	mov	r2, r3
 800352a:	79fb      	ldrb	r3, [r7, #7]
 800352c:	429a      	cmp	r2, r3
 800352e:	d19b      	bne.n	8003468 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3720      	adds	r7, #32
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	20000004 	.word	0x20000004

08003540 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b088      	sub	sp, #32
 8003544:	af02      	add	r7, sp, #8
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	9300      	str	r3, [sp, #0]
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	2201      	movs	r2, #1
 8003554:	2102      	movs	r1, #2
 8003556:	68f8      	ldr	r0, [r7, #12]
 8003558:	f7ff ff6a 	bl	8003430 <SPI_WaitFlagStateUntilTimeout>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d007      	beq.n	8003572 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003566:	f043 0220 	orr.w	r2, r3, #32
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e032      	b.n	80035d8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003572:	4b1b      	ldr	r3, [pc, #108]	@ (80035e0 <SPI_EndRxTxTransaction+0xa0>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a1b      	ldr	r2, [pc, #108]	@ (80035e4 <SPI_EndRxTxTransaction+0xa4>)
 8003578:	fba2 2303 	umull	r2, r3, r2, r3
 800357c:	0d5b      	lsrs	r3, r3, #21
 800357e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003582:	fb02 f303 	mul.w	r3, r2, r3
 8003586:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003590:	d112      	bne.n	80035b8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	9300      	str	r3, [sp, #0]
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	2200      	movs	r2, #0
 800359a:	2180      	movs	r1, #128	@ 0x80
 800359c:	68f8      	ldr	r0, [r7, #12]
 800359e:	f7ff ff47 	bl	8003430 <SPI_WaitFlagStateUntilTimeout>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d016      	beq.n	80035d6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ac:	f043 0220 	orr.w	r2, r3, #32
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e00f      	b.n	80035d8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d00a      	beq.n	80035d4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	3b01      	subs	r3, #1
 80035c2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ce:	2b80      	cmp	r3, #128	@ 0x80
 80035d0:	d0f2      	beq.n	80035b8 <SPI_EndRxTxTransaction+0x78>
 80035d2:	e000      	b.n	80035d6 <SPI_EndRxTxTransaction+0x96>
        break;
 80035d4:	bf00      	nop
  }

  return HAL_OK;
 80035d6:	2300      	movs	r3, #0
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3718      	adds	r7, #24
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	20000004 	.word	0x20000004
 80035e4:	165e9f81 	.word	0x165e9f81

080035e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b082      	sub	sp, #8
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e042      	b.n	8003680 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d106      	bne.n	8003614 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f7fd fe00 	bl	8001214 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2224      	movs	r2, #36	@ 0x24
 8003618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68da      	ldr	r2, [r3, #12]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800362a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 fdff 	bl	8004230 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	691a      	ldr	r2, [r3, #16]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003640:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	695a      	ldr	r2, [r3, #20]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003650:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68da      	ldr	r2, [r3, #12]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003660:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2220      	movs	r2, #32
 800366c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2220      	movs	r2, #32
 8003674:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	3708      	adds	r7, #8
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b08a      	sub	sp, #40	@ 0x28
 800368c:	af02      	add	r7, sp, #8
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	603b      	str	r3, [r7, #0]
 8003694:	4613      	mov	r3, r2
 8003696:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003698:	2300      	movs	r3, #0
 800369a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	2b20      	cmp	r3, #32
 80036a6:	d175      	bne.n	8003794 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d002      	beq.n	80036b4 <HAL_UART_Transmit+0x2c>
 80036ae:	88fb      	ldrh	r3, [r7, #6]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e06e      	b.n	8003796 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2221      	movs	r2, #33	@ 0x21
 80036c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036c6:	f7fd ff63 	bl	8001590 <HAL_GetTick>
 80036ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	88fa      	ldrh	r2, [r7, #6]
 80036d0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	88fa      	ldrh	r2, [r7, #6]
 80036d6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036e0:	d108      	bne.n	80036f4 <HAL_UART_Transmit+0x6c>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d104      	bne.n	80036f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80036ea:	2300      	movs	r3, #0
 80036ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	61bb      	str	r3, [r7, #24]
 80036f2:	e003      	b.n	80036fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036f8:	2300      	movs	r3, #0
 80036fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80036fc:	e02e      	b.n	800375c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	9300      	str	r3, [sp, #0]
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	2200      	movs	r2, #0
 8003706:	2180      	movs	r1, #128	@ 0x80
 8003708:	68f8      	ldr	r0, [r7, #12]
 800370a:	f000 fb9b 	bl	8003e44 <UART_WaitOnFlagUntilTimeout>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d005      	beq.n	8003720 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2220      	movs	r2, #32
 8003718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e03a      	b.n	8003796 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10b      	bne.n	800373e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	881b      	ldrh	r3, [r3, #0]
 800372a:	461a      	mov	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003734:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	3302      	adds	r3, #2
 800373a:	61bb      	str	r3, [r7, #24]
 800373c:	e007      	b.n	800374e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	781a      	ldrb	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	3301      	adds	r3, #1
 800374c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003752:	b29b      	uxth	r3, r3
 8003754:	3b01      	subs	r3, #1
 8003756:	b29a      	uxth	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003760:	b29b      	uxth	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1cb      	bne.n	80036fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	9300      	str	r3, [sp, #0]
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	2200      	movs	r2, #0
 800376e:	2140      	movs	r1, #64	@ 0x40
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f000 fb67 	bl	8003e44 <UART_WaitOnFlagUntilTimeout>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d005      	beq.n	8003788 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2220      	movs	r2, #32
 8003780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e006      	b.n	8003796 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2220      	movs	r2, #32
 800378c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003790:	2300      	movs	r3, #0
 8003792:	e000      	b.n	8003796 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003794:	2302      	movs	r3, #2
  }
}
 8003796:	4618      	mov	r0, r3
 8003798:	3720      	adds	r7, #32
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b08a      	sub	sp, #40	@ 0x28
 80037a2:	af02      	add	r7, sp, #8
 80037a4:	60f8      	str	r0, [r7, #12]
 80037a6:	60b9      	str	r1, [r7, #8]
 80037a8:	603b      	str	r3, [r7, #0]
 80037aa:	4613      	mov	r3, r2
 80037ac:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b20      	cmp	r3, #32
 80037bc:	f040 8081 	bne.w	80038c2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d002      	beq.n	80037cc <HAL_UART_Receive+0x2e>
 80037c6:	88fb      	ldrh	r3, [r7, #6]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d101      	bne.n	80037d0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e079      	b.n	80038c4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2200      	movs	r2, #0
 80037d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2222      	movs	r2, #34	@ 0x22
 80037da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2200      	movs	r2, #0
 80037e2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037e4:	f7fd fed4 	bl	8001590 <HAL_GetTick>
 80037e8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	88fa      	ldrh	r2, [r7, #6]
 80037ee:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	88fa      	ldrh	r2, [r7, #6]
 80037f4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037fe:	d108      	bne.n	8003812 <HAL_UART_Receive+0x74>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d104      	bne.n	8003812 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003808:	2300      	movs	r3, #0
 800380a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	61bb      	str	r3, [r7, #24]
 8003810:	e003      	b.n	800381a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003816:	2300      	movs	r3, #0
 8003818:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800381a:	e047      	b.n	80038ac <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	9300      	str	r3, [sp, #0]
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	2200      	movs	r2, #0
 8003824:	2120      	movs	r1, #32
 8003826:	68f8      	ldr	r0, [r7, #12]
 8003828:	f000 fb0c 	bl	8003e44 <UART_WaitOnFlagUntilTimeout>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d005      	beq.n	800383e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2220      	movs	r2, #32
 8003836:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e042      	b.n	80038c4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d10c      	bne.n	800385e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	b29b      	uxth	r3, r3
 800384c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003850:	b29a      	uxth	r2, r3
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003856:	69bb      	ldr	r3, [r7, #24]
 8003858:	3302      	adds	r3, #2
 800385a:	61bb      	str	r3, [r7, #24]
 800385c:	e01f      	b.n	800389e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003866:	d007      	beq.n	8003878 <HAL_UART_Receive+0xda>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d10a      	bne.n	8003886 <HAL_UART_Receive+0xe8>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d106      	bne.n	8003886 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	b2da      	uxtb	r2, r3
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	701a      	strb	r2, [r3, #0]
 8003884:	e008      	b.n	8003898 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	b2db      	uxtb	r3, r3
 800388e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003892:	b2da      	uxtb	r2, r3
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	3301      	adds	r3, #1
 800389c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	3b01      	subs	r3, #1
 80038a6:	b29a      	uxth	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1b2      	bne.n	800381c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2220      	movs	r2, #32
 80038ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80038be:	2300      	movs	r3, #0
 80038c0:	e000      	b.n	80038c4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80038c2:	2302      	movs	r3, #2
  }
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3720      	adds	r7, #32
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}

080038cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b0ba      	sub	sp, #232	@ 0xe8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80038f2:	2300      	movs	r3, #0
 80038f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80038f8:	2300      	movs	r3, #0
 80038fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80038fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003902:	f003 030f 	and.w	r3, r3, #15
 8003906:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800390a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800390e:	2b00      	cmp	r3, #0
 8003910:	d10f      	bne.n	8003932 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003916:	f003 0320 	and.w	r3, r3, #32
 800391a:	2b00      	cmp	r3, #0
 800391c:	d009      	beq.n	8003932 <HAL_UART_IRQHandler+0x66>
 800391e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003922:	f003 0320 	and.w	r3, r3, #32
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 fbc2 	bl	80040b4 <UART_Receive_IT>
      return;
 8003930:	e25b      	b.n	8003dea <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003932:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 80de 	beq.w	8003af8 <HAL_UART_IRQHandler+0x22c>
 800393c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003940:	f003 0301 	and.w	r3, r3, #1
 8003944:	2b00      	cmp	r3, #0
 8003946:	d106      	bne.n	8003956 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800394c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003950:	2b00      	cmp	r3, #0
 8003952:	f000 80d1 	beq.w	8003af8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00b      	beq.n	800397a <HAL_UART_IRQHandler+0xae>
 8003962:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800396a:	2b00      	cmp	r3, #0
 800396c:	d005      	beq.n	800397a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003972:	f043 0201 	orr.w	r2, r3, #1
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800397a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800397e:	f003 0304 	and.w	r3, r3, #4
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00b      	beq.n	800399e <HAL_UART_IRQHandler+0xd2>
 8003986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	2b00      	cmp	r3, #0
 8003990:	d005      	beq.n	800399e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003996:	f043 0202 	orr.w	r2, r3, #2
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800399e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039a2:	f003 0302 	and.w	r3, r3, #2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d00b      	beq.n	80039c2 <HAL_UART_IRQHandler+0xf6>
 80039aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d005      	beq.n	80039c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ba:	f043 0204 	orr.w	r2, r3, #4
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80039c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039c6:	f003 0308 	and.w	r3, r3, #8
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d011      	beq.n	80039f2 <HAL_UART_IRQHandler+0x126>
 80039ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039d2:	f003 0320 	and.w	r3, r3, #32
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d105      	bne.n	80039e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80039da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d005      	beq.n	80039f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ea:	f043 0208 	orr.w	r2, r3, #8
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	f000 81f2 	beq.w	8003de0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a00:	f003 0320 	and.w	r3, r3, #32
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d008      	beq.n	8003a1a <HAL_UART_IRQHandler+0x14e>
 8003a08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a0c:	f003 0320 	and.w	r3, r3, #32
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d002      	beq.n	8003a1a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f000 fb4d 	bl	80040b4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	695b      	ldr	r3, [r3, #20]
 8003a20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a24:	2b40      	cmp	r3, #64	@ 0x40
 8003a26:	bf0c      	ite	eq
 8003a28:	2301      	moveq	r3, #1
 8003a2a:	2300      	movne	r3, #0
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a36:	f003 0308 	and.w	r3, r3, #8
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d103      	bne.n	8003a46 <HAL_UART_IRQHandler+0x17a>
 8003a3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d04f      	beq.n	8003ae6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 fa55 	bl	8003ef6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	695b      	ldr	r3, [r3, #20]
 8003a52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a56:	2b40      	cmp	r3, #64	@ 0x40
 8003a58:	d141      	bne.n	8003ade <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	3314      	adds	r3, #20
 8003a60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a64:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003a68:	e853 3f00 	ldrex	r3, [r3]
 8003a6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003a70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	3314      	adds	r3, #20
 8003a82:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003a86:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003a8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a8e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003a92:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003a96:	e841 2300 	strex	r3, r2, [r1]
 8003a9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003a9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1d9      	bne.n	8003a5a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d013      	beq.n	8003ad6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ab2:	4a7e      	ldr	r2, [pc, #504]	@ (8003cac <HAL_UART_IRQHandler+0x3e0>)
 8003ab4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7fd ffd4 	bl	8001a68 <HAL_DMA_Abort_IT>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d016      	beq.n	8003af4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ad0:	4610      	mov	r0, r2
 8003ad2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ad4:	e00e      	b.n	8003af4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 f99e 	bl	8003e18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003adc:	e00a      	b.n	8003af4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f99a 	bl	8003e18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ae4:	e006      	b.n	8003af4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 f996 	bl	8003e18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003af2:	e175      	b.n	8003de0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003af4:	bf00      	nop
    return;
 8003af6:	e173      	b.n	8003de0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	f040 814f 	bne.w	8003da0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b06:	f003 0310 	and.w	r3, r3, #16
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	f000 8148 	beq.w	8003da0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b14:	f003 0310 	and.w	r3, r3, #16
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	f000 8141 	beq.w	8003da0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b1e:	2300      	movs	r3, #0
 8003b20:	60bb      	str	r3, [r7, #8]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	60bb      	str	r3, [r7, #8]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	60bb      	str	r3, [r7, #8]
 8003b32:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b3e:	2b40      	cmp	r3, #64	@ 0x40
 8003b40:	f040 80b6 	bne.w	8003cb0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003b50:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f000 8145 	beq.w	8003de4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003b62:	429a      	cmp	r2, r3
 8003b64:	f080 813e 	bcs.w	8003de4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003b6e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b74:	69db      	ldr	r3, [r3, #28]
 8003b76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b7a:	f000 8088 	beq.w	8003c8e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	330c      	adds	r3, #12
 8003b84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b88:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003b8c:	e853 3f00 	ldrex	r3, [r3]
 8003b90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003b94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003b98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	330c      	adds	r3, #12
 8003ba6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003baa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003bae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bb2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003bb6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003bba:	e841 2300 	strex	r3, r2, [r1]
 8003bbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003bc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1d9      	bne.n	8003b7e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	3314      	adds	r3, #20
 8003bd0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bd2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bd4:	e853 3f00 	ldrex	r3, [r3]
 8003bd8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003bda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003bdc:	f023 0301 	bic.w	r3, r3, #1
 8003be0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	3314      	adds	r3, #20
 8003bea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003bee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003bf2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bf4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003bf6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003bfa:	e841 2300 	strex	r3, r2, [r1]
 8003bfe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003c00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1e1      	bne.n	8003bca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	3314      	adds	r3, #20
 8003c0c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c10:	e853 3f00 	ldrex	r3, [r3]
 8003c14:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003c16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	3314      	adds	r3, #20
 8003c26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003c2a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003c2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c2e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003c30:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003c32:	e841 2300 	strex	r3, r2, [r1]
 8003c36:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003c38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1e3      	bne.n	8003c06 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2220      	movs	r2, #32
 8003c42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	330c      	adds	r3, #12
 8003c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c56:	e853 3f00 	ldrex	r3, [r3]
 8003c5a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003c5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c5e:	f023 0310 	bic.w	r3, r3, #16
 8003c62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	330c      	adds	r3, #12
 8003c6c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003c70:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003c72:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c74:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003c76:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003c78:	e841 2300 	strex	r3, r2, [r1]
 8003c7c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003c7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d1e3      	bne.n	8003c4c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7fd fe7d 	bl	8001988 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2202      	movs	r2, #2
 8003c92:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f000 f8c1 	bl	8003e2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003caa:	e09b      	b.n	8003de4 <HAL_UART_IRQHandler+0x518>
 8003cac:	08003fbd 	.word	0x08003fbd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f000 808e 	beq.w	8003de8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003ccc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	f000 8089 	beq.w	8003de8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	330c      	adds	r3, #12
 8003cdc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce0:	e853 3f00 	ldrex	r3, [r3]
 8003ce4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003ce6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ce8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003cec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	330c      	adds	r3, #12
 8003cf6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003cfa:	647a      	str	r2, [r7, #68]	@ 0x44
 8003cfc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cfe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d02:	e841 2300 	strex	r3, r2, [r1]
 8003d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d1e3      	bne.n	8003cd6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	3314      	adds	r3, #20
 8003d14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d18:	e853 3f00 	ldrex	r3, [r3]
 8003d1c:	623b      	str	r3, [r7, #32]
   return(result);
 8003d1e:	6a3b      	ldr	r3, [r7, #32]
 8003d20:	f023 0301 	bic.w	r3, r3, #1
 8003d24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	3314      	adds	r3, #20
 8003d2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003d32:	633a      	str	r2, [r7, #48]	@ 0x30
 8003d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d3a:	e841 2300 	strex	r3, r2, [r1]
 8003d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1e3      	bne.n	8003d0e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2220      	movs	r2, #32
 8003d4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	330c      	adds	r3, #12
 8003d5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	e853 3f00 	ldrex	r3, [r3]
 8003d62:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f023 0310 	bic.w	r3, r3, #16
 8003d6a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	330c      	adds	r3, #12
 8003d74:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003d78:	61fa      	str	r2, [r7, #28]
 8003d7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7c:	69b9      	ldr	r1, [r7, #24]
 8003d7e:	69fa      	ldr	r2, [r7, #28]
 8003d80:	e841 2300 	strex	r3, r2, [r1]
 8003d84:	617b      	str	r3, [r7, #20]
   return(result);
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d1e3      	bne.n	8003d54 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003d92:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003d96:	4619      	mov	r1, r3
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f000 f847 	bl	8003e2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003d9e:	e023      	b.n	8003de8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003da0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003da4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d009      	beq.n	8003dc0 <HAL_UART_IRQHandler+0x4f4>
 8003dac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003db0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d003      	beq.n	8003dc0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	f000 f913 	bl	8003fe4 <UART_Transmit_IT>
    return;
 8003dbe:	e014      	b.n	8003dea <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003dc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00e      	beq.n	8003dea <HAL_UART_IRQHandler+0x51e>
 8003dcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d008      	beq.n	8003dea <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f000 f953 	bl	8004084 <UART_EndTransmit_IT>
    return;
 8003dde:	e004      	b.n	8003dea <HAL_UART_IRQHandler+0x51e>
    return;
 8003de0:	bf00      	nop
 8003de2:	e002      	b.n	8003dea <HAL_UART_IRQHandler+0x51e>
      return;
 8003de4:	bf00      	nop
 8003de6:	e000      	b.n	8003dea <HAL_UART_IRQHandler+0x51e>
      return;
 8003de8:	bf00      	nop
  }
}
 8003dea:	37e8      	adds	r7, #232	@ 0xe8
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003e0c:	bf00      	nop
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003e20:	bf00      	nop
 8003e22:	370c      	adds	r7, #12
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	460b      	mov	r3, r1
 8003e36:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e38:	bf00      	nop
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr

08003e44 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b086      	sub	sp, #24
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	603b      	str	r3, [r7, #0]
 8003e50:	4613      	mov	r3, r2
 8003e52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e54:	e03b      	b.n	8003ece <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e56:	6a3b      	ldr	r3, [r7, #32]
 8003e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e5c:	d037      	beq.n	8003ece <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e5e:	f7fd fb97 	bl	8001590 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	6a3a      	ldr	r2, [r7, #32]
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d302      	bcc.n	8003e74 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e6e:	6a3b      	ldr	r3, [r7, #32]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d101      	bne.n	8003e78 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e03a      	b.n	8003eee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	f003 0304 	and.w	r3, r3, #4
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d023      	beq.n	8003ece <UART_WaitOnFlagUntilTimeout+0x8a>
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	2b80      	cmp	r3, #128	@ 0x80
 8003e8a:	d020      	beq.n	8003ece <UART_WaitOnFlagUntilTimeout+0x8a>
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	2b40      	cmp	r3, #64	@ 0x40
 8003e90:	d01d      	beq.n	8003ece <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0308 	and.w	r3, r3, #8
 8003e9c:	2b08      	cmp	r3, #8
 8003e9e:	d116      	bne.n	8003ece <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	617b      	str	r3, [r7, #20]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	617b      	str	r3, [r7, #20]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	617b      	str	r3, [r7, #20]
 8003eb4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f000 f81d 	bl	8003ef6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2208      	movs	r2, #8
 8003ec0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e00f      	b.n	8003eee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	68ba      	ldr	r2, [r7, #8]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	bf0c      	ite	eq
 8003ede:	2301      	moveq	r3, #1
 8003ee0:	2300      	movne	r3, #0
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	79fb      	ldrb	r3, [r7, #7]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d0b4      	beq.n	8003e56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3718      	adds	r7, #24
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b095      	sub	sp, #84	@ 0x54
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	330c      	adds	r3, #12
 8003f04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f08:	e853 3f00 	ldrex	r3, [r3]
 8003f0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	330c      	adds	r3, #12
 8003f1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f1e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f26:	e841 2300 	strex	r3, r2, [r1]
 8003f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d1e5      	bne.n	8003efe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	3314      	adds	r3, #20
 8003f38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f3a:	6a3b      	ldr	r3, [r7, #32]
 8003f3c:	e853 3f00 	ldrex	r3, [r3]
 8003f40:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	f023 0301 	bic.w	r3, r3, #1
 8003f48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	3314      	adds	r3, #20
 8003f50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f5a:	e841 2300 	strex	r3, r2, [r1]
 8003f5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d1e5      	bne.n	8003f32 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d119      	bne.n	8003fa2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	330c      	adds	r3, #12
 8003f74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	e853 3f00 	ldrex	r3, [r3]
 8003f7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	f023 0310 	bic.w	r3, r3, #16
 8003f84:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	330c      	adds	r3, #12
 8003f8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f8e:	61ba      	str	r2, [r7, #24]
 8003f90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f92:	6979      	ldr	r1, [r7, #20]
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	e841 2300 	strex	r3, r2, [r1]
 8003f9a:	613b      	str	r3, [r7, #16]
   return(result);
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1e5      	bne.n	8003f6e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003fb0:	bf00      	nop
 8003fb2:	3754      	adds	r7, #84	@ 0x54
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fc8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f7ff ff1e 	bl	8003e18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fdc:	bf00      	nop
 8003fde:	3710      	adds	r7, #16
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	2b21      	cmp	r3, #33	@ 0x21
 8003ff6:	d13e      	bne.n	8004076 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004000:	d114      	bne.n	800402c <UART_Transmit_IT+0x48>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d110      	bne.n	800402c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	881b      	ldrh	r3, [r3, #0]
 8004014:	461a      	mov	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800401e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a1b      	ldr	r3, [r3, #32]
 8004024:	1c9a      	adds	r2, r3, #2
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	621a      	str	r2, [r3, #32]
 800402a:	e008      	b.n	800403e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6a1b      	ldr	r3, [r3, #32]
 8004030:	1c59      	adds	r1, r3, #1
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	6211      	str	r1, [r2, #32]
 8004036:	781a      	ldrb	r2, [r3, #0]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004042:	b29b      	uxth	r3, r3
 8004044:	3b01      	subs	r3, #1
 8004046:	b29b      	uxth	r3, r3
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	4619      	mov	r1, r3
 800404c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10f      	bne.n	8004072 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68da      	ldr	r2, [r3, #12]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004060:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68da      	ldr	r2, [r3, #12]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004070:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004072:	2300      	movs	r3, #0
 8004074:	e000      	b.n	8004078 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004076:	2302      	movs	r3, #2
  }
}
 8004078:	4618      	mov	r0, r3
 800407a:	3714      	adds	r7, #20
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68da      	ldr	r2, [r3, #12]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800409a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2220      	movs	r2, #32
 80040a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f7ff fea3 	bl	8003df0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3708      	adds	r7, #8
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b08c      	sub	sp, #48	@ 0x30
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	2b22      	cmp	r3, #34	@ 0x22
 80040c6:	f040 80ae 	bne.w	8004226 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040d2:	d117      	bne.n	8004104 <UART_Receive_IT+0x50>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d113      	bne.n	8004104 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80040dc:	2300      	movs	r3, #0
 80040de:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040f2:	b29a      	uxth	r2, r3
 80040f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040f6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040fc:	1c9a      	adds	r2, r3, #2
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	629a      	str	r2, [r3, #40]	@ 0x28
 8004102:	e026      	b.n	8004152 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004108:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800410a:	2300      	movs	r3, #0
 800410c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004116:	d007      	beq.n	8004128 <UART_Receive_IT+0x74>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10a      	bne.n	8004136 <UART_Receive_IT+0x82>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d106      	bne.n	8004136 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	b2da      	uxtb	r2, r3
 8004130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004132:	701a      	strb	r2, [r3, #0]
 8004134:	e008      	b.n	8004148 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	b2db      	uxtb	r3, r3
 800413e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004142:	b2da      	uxtb	r2, r3
 8004144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004146:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800414c:	1c5a      	adds	r2, r3, #1
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004156:	b29b      	uxth	r3, r3
 8004158:	3b01      	subs	r3, #1
 800415a:	b29b      	uxth	r3, r3
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	4619      	mov	r1, r3
 8004160:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004162:	2b00      	cmp	r3, #0
 8004164:	d15d      	bne.n	8004222 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68da      	ldr	r2, [r3, #12]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 0220 	bic.w	r2, r2, #32
 8004174:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68da      	ldr	r2, [r3, #12]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004184:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	695a      	ldr	r2, [r3, #20]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f022 0201 	bic.w	r2, r2, #1
 8004194:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2220      	movs	r2, #32
 800419a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d135      	bne.n	8004218 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	330c      	adds	r3, #12
 80041b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	e853 3f00 	ldrex	r3, [r3]
 80041c0:	613b      	str	r3, [r7, #16]
   return(result);
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	f023 0310 	bic.w	r3, r3, #16
 80041c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	330c      	adds	r3, #12
 80041d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041d2:	623a      	str	r2, [r7, #32]
 80041d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041d6:	69f9      	ldr	r1, [r7, #28]
 80041d8:	6a3a      	ldr	r2, [r7, #32]
 80041da:	e841 2300 	strex	r3, r2, [r1]
 80041de:	61bb      	str	r3, [r7, #24]
   return(result);
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d1e5      	bne.n	80041b2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0310 	and.w	r3, r3, #16
 80041f0:	2b10      	cmp	r3, #16
 80041f2:	d10a      	bne.n	800420a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80041f4:	2300      	movs	r3, #0
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	60fb      	str	r3, [r7, #12]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	60fb      	str	r3, [r7, #12]
 8004208:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800420e:	4619      	mov	r1, r3
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f7ff fe0b 	bl	8003e2c <HAL_UARTEx_RxEventCallback>
 8004216:	e002      	b.n	800421e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f7ff fdf3 	bl	8003e04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800421e:	2300      	movs	r3, #0
 8004220:	e002      	b.n	8004228 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004222:	2300      	movs	r3, #0
 8004224:	e000      	b.n	8004228 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004226:	2302      	movs	r3, #2
  }
}
 8004228:	4618      	mov	r0, r3
 800422a:	3730      	adds	r7, #48	@ 0x30
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004230:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004234:	b0c0      	sub	sp, #256	@ 0x100
 8004236:	af00      	add	r7, sp, #0
 8004238:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800423c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	691b      	ldr	r3, [r3, #16]
 8004244:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800424c:	68d9      	ldr	r1, [r3, #12]
 800424e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	ea40 0301 	orr.w	r3, r0, r1
 8004258:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800425a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800425e:	689a      	ldr	r2, [r3, #8]
 8004260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	431a      	orrs	r2, r3
 8004268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	431a      	orrs	r2, r3
 8004270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	4313      	orrs	r3, r2
 8004278:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800427c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004288:	f021 010c 	bic.w	r1, r1, #12
 800428c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004296:	430b      	orrs	r3, r1
 8004298:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800429a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80042a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042aa:	6999      	ldr	r1, [r3, #24]
 80042ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	ea40 0301 	orr.w	r3, r0, r1
 80042b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80042b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	4b8f      	ldr	r3, [pc, #572]	@ (80044fc <UART_SetConfig+0x2cc>)
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d005      	beq.n	80042d0 <UART_SetConfig+0xa0>
 80042c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	4b8d      	ldr	r3, [pc, #564]	@ (8004500 <UART_SetConfig+0x2d0>)
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d104      	bne.n	80042da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80042d0:	f7fe f8dc 	bl	800248c <HAL_RCC_GetPCLK2Freq>
 80042d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80042d8:	e003      	b.n	80042e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80042da:	f7fe f8c3 	bl	8002464 <HAL_RCC_GetPCLK1Freq>
 80042de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042e6:	69db      	ldr	r3, [r3, #28]
 80042e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042ec:	f040 810c 	bne.w	8004508 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80042f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042f4:	2200      	movs	r2, #0
 80042f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80042fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80042fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004302:	4622      	mov	r2, r4
 8004304:	462b      	mov	r3, r5
 8004306:	1891      	adds	r1, r2, r2
 8004308:	65b9      	str	r1, [r7, #88]	@ 0x58
 800430a:	415b      	adcs	r3, r3
 800430c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800430e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004312:	4621      	mov	r1, r4
 8004314:	eb12 0801 	adds.w	r8, r2, r1
 8004318:	4629      	mov	r1, r5
 800431a:	eb43 0901 	adc.w	r9, r3, r1
 800431e:	f04f 0200 	mov.w	r2, #0
 8004322:	f04f 0300 	mov.w	r3, #0
 8004326:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800432a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800432e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004332:	4690      	mov	r8, r2
 8004334:	4699      	mov	r9, r3
 8004336:	4623      	mov	r3, r4
 8004338:	eb18 0303 	adds.w	r3, r8, r3
 800433c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004340:	462b      	mov	r3, r5
 8004342:	eb49 0303 	adc.w	r3, r9, r3
 8004346:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800434a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004356:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800435a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800435e:	460b      	mov	r3, r1
 8004360:	18db      	adds	r3, r3, r3
 8004362:	653b      	str	r3, [r7, #80]	@ 0x50
 8004364:	4613      	mov	r3, r2
 8004366:	eb42 0303 	adc.w	r3, r2, r3
 800436a:	657b      	str	r3, [r7, #84]	@ 0x54
 800436c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004370:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004374:	f7fb ff4e 	bl	8000214 <__aeabi_uldivmod>
 8004378:	4602      	mov	r2, r0
 800437a:	460b      	mov	r3, r1
 800437c:	4b61      	ldr	r3, [pc, #388]	@ (8004504 <UART_SetConfig+0x2d4>)
 800437e:	fba3 2302 	umull	r2, r3, r3, r2
 8004382:	095b      	lsrs	r3, r3, #5
 8004384:	011c      	lsls	r4, r3, #4
 8004386:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800438a:	2200      	movs	r2, #0
 800438c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004390:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004394:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004398:	4642      	mov	r2, r8
 800439a:	464b      	mov	r3, r9
 800439c:	1891      	adds	r1, r2, r2
 800439e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80043a0:	415b      	adcs	r3, r3
 80043a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80043a8:	4641      	mov	r1, r8
 80043aa:	eb12 0a01 	adds.w	sl, r2, r1
 80043ae:	4649      	mov	r1, r9
 80043b0:	eb43 0b01 	adc.w	fp, r3, r1
 80043b4:	f04f 0200 	mov.w	r2, #0
 80043b8:	f04f 0300 	mov.w	r3, #0
 80043bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80043c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80043c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80043c8:	4692      	mov	sl, r2
 80043ca:	469b      	mov	fp, r3
 80043cc:	4643      	mov	r3, r8
 80043ce:	eb1a 0303 	adds.w	r3, sl, r3
 80043d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80043d6:	464b      	mov	r3, r9
 80043d8:	eb4b 0303 	adc.w	r3, fp, r3
 80043dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80043e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80043ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80043f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80043f4:	460b      	mov	r3, r1
 80043f6:	18db      	adds	r3, r3, r3
 80043f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80043fa:	4613      	mov	r3, r2
 80043fc:	eb42 0303 	adc.w	r3, r2, r3
 8004400:	647b      	str	r3, [r7, #68]	@ 0x44
 8004402:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004406:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800440a:	f7fb ff03 	bl	8000214 <__aeabi_uldivmod>
 800440e:	4602      	mov	r2, r0
 8004410:	460b      	mov	r3, r1
 8004412:	4611      	mov	r1, r2
 8004414:	4b3b      	ldr	r3, [pc, #236]	@ (8004504 <UART_SetConfig+0x2d4>)
 8004416:	fba3 2301 	umull	r2, r3, r3, r1
 800441a:	095b      	lsrs	r3, r3, #5
 800441c:	2264      	movs	r2, #100	@ 0x64
 800441e:	fb02 f303 	mul.w	r3, r2, r3
 8004422:	1acb      	subs	r3, r1, r3
 8004424:	00db      	lsls	r3, r3, #3
 8004426:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800442a:	4b36      	ldr	r3, [pc, #216]	@ (8004504 <UART_SetConfig+0x2d4>)
 800442c:	fba3 2302 	umull	r2, r3, r3, r2
 8004430:	095b      	lsrs	r3, r3, #5
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004438:	441c      	add	r4, r3
 800443a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800443e:	2200      	movs	r2, #0
 8004440:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004444:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004448:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800444c:	4642      	mov	r2, r8
 800444e:	464b      	mov	r3, r9
 8004450:	1891      	adds	r1, r2, r2
 8004452:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004454:	415b      	adcs	r3, r3
 8004456:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004458:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800445c:	4641      	mov	r1, r8
 800445e:	1851      	adds	r1, r2, r1
 8004460:	6339      	str	r1, [r7, #48]	@ 0x30
 8004462:	4649      	mov	r1, r9
 8004464:	414b      	adcs	r3, r1
 8004466:	637b      	str	r3, [r7, #52]	@ 0x34
 8004468:	f04f 0200 	mov.w	r2, #0
 800446c:	f04f 0300 	mov.w	r3, #0
 8004470:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004474:	4659      	mov	r1, fp
 8004476:	00cb      	lsls	r3, r1, #3
 8004478:	4651      	mov	r1, sl
 800447a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800447e:	4651      	mov	r1, sl
 8004480:	00ca      	lsls	r2, r1, #3
 8004482:	4610      	mov	r0, r2
 8004484:	4619      	mov	r1, r3
 8004486:	4603      	mov	r3, r0
 8004488:	4642      	mov	r2, r8
 800448a:	189b      	adds	r3, r3, r2
 800448c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004490:	464b      	mov	r3, r9
 8004492:	460a      	mov	r2, r1
 8004494:	eb42 0303 	adc.w	r3, r2, r3
 8004498:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800449c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80044a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80044ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80044b0:	460b      	mov	r3, r1
 80044b2:	18db      	adds	r3, r3, r3
 80044b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044b6:	4613      	mov	r3, r2
 80044b8:	eb42 0303 	adc.w	r3, r2, r3
 80044bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80044c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80044c6:	f7fb fea5 	bl	8000214 <__aeabi_uldivmod>
 80044ca:	4602      	mov	r2, r0
 80044cc:	460b      	mov	r3, r1
 80044ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004504 <UART_SetConfig+0x2d4>)
 80044d0:	fba3 1302 	umull	r1, r3, r3, r2
 80044d4:	095b      	lsrs	r3, r3, #5
 80044d6:	2164      	movs	r1, #100	@ 0x64
 80044d8:	fb01 f303 	mul.w	r3, r1, r3
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	00db      	lsls	r3, r3, #3
 80044e0:	3332      	adds	r3, #50	@ 0x32
 80044e2:	4a08      	ldr	r2, [pc, #32]	@ (8004504 <UART_SetConfig+0x2d4>)
 80044e4:	fba2 2303 	umull	r2, r3, r2, r3
 80044e8:	095b      	lsrs	r3, r3, #5
 80044ea:	f003 0207 	and.w	r2, r3, #7
 80044ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4422      	add	r2, r4
 80044f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80044f8:	e106      	b.n	8004708 <UART_SetConfig+0x4d8>
 80044fa:	bf00      	nop
 80044fc:	40011000 	.word	0x40011000
 8004500:	40011400 	.word	0x40011400
 8004504:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004508:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800450c:	2200      	movs	r2, #0
 800450e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004512:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004516:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800451a:	4642      	mov	r2, r8
 800451c:	464b      	mov	r3, r9
 800451e:	1891      	adds	r1, r2, r2
 8004520:	6239      	str	r1, [r7, #32]
 8004522:	415b      	adcs	r3, r3
 8004524:	627b      	str	r3, [r7, #36]	@ 0x24
 8004526:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800452a:	4641      	mov	r1, r8
 800452c:	1854      	adds	r4, r2, r1
 800452e:	4649      	mov	r1, r9
 8004530:	eb43 0501 	adc.w	r5, r3, r1
 8004534:	f04f 0200 	mov.w	r2, #0
 8004538:	f04f 0300 	mov.w	r3, #0
 800453c:	00eb      	lsls	r3, r5, #3
 800453e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004542:	00e2      	lsls	r2, r4, #3
 8004544:	4614      	mov	r4, r2
 8004546:	461d      	mov	r5, r3
 8004548:	4643      	mov	r3, r8
 800454a:	18e3      	adds	r3, r4, r3
 800454c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004550:	464b      	mov	r3, r9
 8004552:	eb45 0303 	adc.w	r3, r5, r3
 8004556:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800455a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004566:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800456a:	f04f 0200 	mov.w	r2, #0
 800456e:	f04f 0300 	mov.w	r3, #0
 8004572:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004576:	4629      	mov	r1, r5
 8004578:	008b      	lsls	r3, r1, #2
 800457a:	4621      	mov	r1, r4
 800457c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004580:	4621      	mov	r1, r4
 8004582:	008a      	lsls	r2, r1, #2
 8004584:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004588:	f7fb fe44 	bl	8000214 <__aeabi_uldivmod>
 800458c:	4602      	mov	r2, r0
 800458e:	460b      	mov	r3, r1
 8004590:	4b60      	ldr	r3, [pc, #384]	@ (8004714 <UART_SetConfig+0x4e4>)
 8004592:	fba3 2302 	umull	r2, r3, r3, r2
 8004596:	095b      	lsrs	r3, r3, #5
 8004598:	011c      	lsls	r4, r3, #4
 800459a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800459e:	2200      	movs	r2, #0
 80045a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80045a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80045ac:	4642      	mov	r2, r8
 80045ae:	464b      	mov	r3, r9
 80045b0:	1891      	adds	r1, r2, r2
 80045b2:	61b9      	str	r1, [r7, #24]
 80045b4:	415b      	adcs	r3, r3
 80045b6:	61fb      	str	r3, [r7, #28]
 80045b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045bc:	4641      	mov	r1, r8
 80045be:	1851      	adds	r1, r2, r1
 80045c0:	6139      	str	r1, [r7, #16]
 80045c2:	4649      	mov	r1, r9
 80045c4:	414b      	adcs	r3, r1
 80045c6:	617b      	str	r3, [r7, #20]
 80045c8:	f04f 0200 	mov.w	r2, #0
 80045cc:	f04f 0300 	mov.w	r3, #0
 80045d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045d4:	4659      	mov	r1, fp
 80045d6:	00cb      	lsls	r3, r1, #3
 80045d8:	4651      	mov	r1, sl
 80045da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045de:	4651      	mov	r1, sl
 80045e0:	00ca      	lsls	r2, r1, #3
 80045e2:	4610      	mov	r0, r2
 80045e4:	4619      	mov	r1, r3
 80045e6:	4603      	mov	r3, r0
 80045e8:	4642      	mov	r2, r8
 80045ea:	189b      	adds	r3, r3, r2
 80045ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045f0:	464b      	mov	r3, r9
 80045f2:	460a      	mov	r2, r1
 80045f4:	eb42 0303 	adc.w	r3, r2, r3
 80045f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80045fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004606:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004608:	f04f 0200 	mov.w	r2, #0
 800460c:	f04f 0300 	mov.w	r3, #0
 8004610:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004614:	4649      	mov	r1, r9
 8004616:	008b      	lsls	r3, r1, #2
 8004618:	4641      	mov	r1, r8
 800461a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800461e:	4641      	mov	r1, r8
 8004620:	008a      	lsls	r2, r1, #2
 8004622:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004626:	f7fb fdf5 	bl	8000214 <__aeabi_uldivmod>
 800462a:	4602      	mov	r2, r0
 800462c:	460b      	mov	r3, r1
 800462e:	4611      	mov	r1, r2
 8004630:	4b38      	ldr	r3, [pc, #224]	@ (8004714 <UART_SetConfig+0x4e4>)
 8004632:	fba3 2301 	umull	r2, r3, r3, r1
 8004636:	095b      	lsrs	r3, r3, #5
 8004638:	2264      	movs	r2, #100	@ 0x64
 800463a:	fb02 f303 	mul.w	r3, r2, r3
 800463e:	1acb      	subs	r3, r1, r3
 8004640:	011b      	lsls	r3, r3, #4
 8004642:	3332      	adds	r3, #50	@ 0x32
 8004644:	4a33      	ldr	r2, [pc, #204]	@ (8004714 <UART_SetConfig+0x4e4>)
 8004646:	fba2 2303 	umull	r2, r3, r2, r3
 800464a:	095b      	lsrs	r3, r3, #5
 800464c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004650:	441c      	add	r4, r3
 8004652:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004656:	2200      	movs	r2, #0
 8004658:	673b      	str	r3, [r7, #112]	@ 0x70
 800465a:	677a      	str	r2, [r7, #116]	@ 0x74
 800465c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004660:	4642      	mov	r2, r8
 8004662:	464b      	mov	r3, r9
 8004664:	1891      	adds	r1, r2, r2
 8004666:	60b9      	str	r1, [r7, #8]
 8004668:	415b      	adcs	r3, r3
 800466a:	60fb      	str	r3, [r7, #12]
 800466c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004670:	4641      	mov	r1, r8
 8004672:	1851      	adds	r1, r2, r1
 8004674:	6039      	str	r1, [r7, #0]
 8004676:	4649      	mov	r1, r9
 8004678:	414b      	adcs	r3, r1
 800467a:	607b      	str	r3, [r7, #4]
 800467c:	f04f 0200 	mov.w	r2, #0
 8004680:	f04f 0300 	mov.w	r3, #0
 8004684:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004688:	4659      	mov	r1, fp
 800468a:	00cb      	lsls	r3, r1, #3
 800468c:	4651      	mov	r1, sl
 800468e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004692:	4651      	mov	r1, sl
 8004694:	00ca      	lsls	r2, r1, #3
 8004696:	4610      	mov	r0, r2
 8004698:	4619      	mov	r1, r3
 800469a:	4603      	mov	r3, r0
 800469c:	4642      	mov	r2, r8
 800469e:	189b      	adds	r3, r3, r2
 80046a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046a2:	464b      	mov	r3, r9
 80046a4:	460a      	mov	r2, r1
 80046a6:	eb42 0303 	adc.w	r3, r2, r3
 80046aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80046ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80046b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80046b8:	f04f 0200 	mov.w	r2, #0
 80046bc:	f04f 0300 	mov.w	r3, #0
 80046c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80046c4:	4649      	mov	r1, r9
 80046c6:	008b      	lsls	r3, r1, #2
 80046c8:	4641      	mov	r1, r8
 80046ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046ce:	4641      	mov	r1, r8
 80046d0:	008a      	lsls	r2, r1, #2
 80046d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80046d6:	f7fb fd9d 	bl	8000214 <__aeabi_uldivmod>
 80046da:	4602      	mov	r2, r0
 80046dc:	460b      	mov	r3, r1
 80046de:	4b0d      	ldr	r3, [pc, #52]	@ (8004714 <UART_SetConfig+0x4e4>)
 80046e0:	fba3 1302 	umull	r1, r3, r3, r2
 80046e4:	095b      	lsrs	r3, r3, #5
 80046e6:	2164      	movs	r1, #100	@ 0x64
 80046e8:	fb01 f303 	mul.w	r3, r1, r3
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	011b      	lsls	r3, r3, #4
 80046f0:	3332      	adds	r3, #50	@ 0x32
 80046f2:	4a08      	ldr	r2, [pc, #32]	@ (8004714 <UART_SetConfig+0x4e4>)
 80046f4:	fba2 2303 	umull	r2, r3, r2, r3
 80046f8:	095b      	lsrs	r3, r3, #5
 80046fa:	f003 020f 	and.w	r2, r3, #15
 80046fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4422      	add	r2, r4
 8004706:	609a      	str	r2, [r3, #8]
}
 8004708:	bf00      	nop
 800470a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800470e:	46bd      	mov	sp, r7
 8004710:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004714:	51eb851f 	.word	0x51eb851f

08004718 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800471c:	4904      	ldr	r1, [pc, #16]	@ (8004730 <MX_FATFS_Init+0x18>)
 800471e:	4805      	ldr	r0, [pc, #20]	@ (8004734 <MX_FATFS_Init+0x1c>)
 8004720:	f002 fee0 	bl	80074e4 <FATFS_LinkDriver>
 8004724:	4603      	mov	r3, r0
 8004726:	461a      	mov	r2, r3
 8004728:	4b03      	ldr	r3, [pc, #12]	@ (8004738 <MX_FATFS_Init+0x20>)
 800472a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800472c:	bf00      	nop
 800472e:	bd80      	pop	{r7, pc}
 8004730:	20002284 	.word	0x20002284
 8004734:	20000010 	.word	0x20000010
 8004738:	20002280 	.word	0x20002280

0800473c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800473c:	b480      	push	{r7}
 800473e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004740:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004742:	4618      	mov	r0, r3
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
 8004752:	4603      	mov	r3, r0
 8004754:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	SD_disk_initialize (pdrv);
 8004756:	79fb      	ldrb	r3, [r7, #7]
 8004758:	4618      	mov	r0, r3
 800475a:	f7fc f899 	bl	8000890 <SD_disk_initialize>
    //Stat = STA_NOINIT;
    //return Stat;
  /* USER CODE END INIT */
}
 800475e:	bf00      	nop
 8004760:	4618      	mov	r0, r3
 8004762:	3708      	adds	r7, #8
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}

08004768 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	4603      	mov	r3, r0
 8004770:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	 SD_disk_status (pdrv);
 8004772:	79fb      	ldrb	r3, [r7, #7]
 8004774:	4618      	mov	r0, r3
 8004776:	f7fc f971 	bl	8000a5c <SD_disk_status>
    //Stat = STA_NOINIT;
    //return Stat;
  /* USER CODE END STATUS */
}
 800477a:	bf00      	nop
 800477c:	4618      	mov	r0, r3
 800477e:	3708      	adds	r7, #8
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	60b9      	str	r1, [r7, #8]
 800478c:	607a      	str	r2, [r7, #4]
 800478e:	603b      	str	r3, [r7, #0]
 8004790:	4603      	mov	r3, r0
 8004792:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	SD_disk_read (pdrv, buff, sector,count);
 8004794:	7bf8      	ldrb	r0, [r7, #15]
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	687a      	ldr	r2, [r7, #4]
 800479a:	68b9      	ldr	r1, [r7, #8]
 800479c:	f7fc f974 	bl	8000a88 <SD_disk_read>
    //return RES_OK;
  /* USER CODE END READ */
}
 80047a0:	bf00      	nop
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80047aa:	b580      	push	{r7, lr}
 80047ac:	b084      	sub	sp, #16
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	607a      	str	r2, [r7, #4]
 80047b4:	603b      	str	r3, [r7, #0]
 80047b6:	4603      	mov	r3, r0
 80047b8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	SD_disk_write (pdrv, buff, sector, count);
 80047ba:	7bf8      	ldrb	r0, [r7, #15]
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	68b9      	ldr	r1, [r7, #8]
 80047c2:	f7fc f9cb 	bl	8000b5c <SD_disk_write>
    //return RES_OK;
  /* USER CODE END WRITE */
}
 80047c6:	bf00      	nop
 80047c8:	4618      	mov	r0, r3
 80047ca:	3710      	adds	r7, #16
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	4603      	mov	r3, r0
 80047d8:	603a      	str	r2, [r7, #0]
 80047da:	71fb      	strb	r3, [r7, #7]
 80047dc:	460b      	mov	r3, r1
 80047de:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	DRESULT SD_disk_ioctl (pdrv, cmd, buff);
    //DRESULT res = RES_ERROR;
    //return res;
  /* USER CODE END IOCTL */
}
 80047e0:	bf00      	nop
 80047e2:	4618      	mov	r0, r3
 80047e4:	370c      	adds	r7, #12
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
	...

080047f0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	4603      	mov	r3, r0
 80047f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80047fa:	79fb      	ldrb	r3, [r7, #7]
 80047fc:	4a08      	ldr	r2, [pc, #32]	@ (8004820 <disk_status+0x30>)
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	4413      	add	r3, r2
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	79fa      	ldrb	r2, [r7, #7]
 8004808:	4905      	ldr	r1, [pc, #20]	@ (8004820 <disk_status+0x30>)
 800480a:	440a      	add	r2, r1
 800480c:	7a12      	ldrb	r2, [r2, #8]
 800480e:	4610      	mov	r0, r2
 8004810:	4798      	blx	r3
 8004812:	4603      	mov	r3, r0
 8004814:	73fb      	strb	r3, [r7, #15]
  return stat;
 8004816:	7bfb      	ldrb	r3, [r7, #15]
}
 8004818:	4618      	mov	r0, r3
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	200024b0 	.word	0x200024b0

08004824 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	4603      	mov	r3, r0
 800482c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800482e:	2300      	movs	r3, #0
 8004830:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8004832:	79fb      	ldrb	r3, [r7, #7]
 8004834:	4a0e      	ldr	r2, [pc, #56]	@ (8004870 <disk_initialize+0x4c>)
 8004836:	5cd3      	ldrb	r3, [r2, r3]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d114      	bne.n	8004866 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800483c:	79fb      	ldrb	r3, [r7, #7]
 800483e:	4a0c      	ldr	r2, [pc, #48]	@ (8004870 <disk_initialize+0x4c>)
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	4413      	add	r3, r2
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	79fa      	ldrb	r2, [r7, #7]
 800484a:	4909      	ldr	r1, [pc, #36]	@ (8004870 <disk_initialize+0x4c>)
 800484c:	440a      	add	r2, r1
 800484e:	7a12      	ldrb	r2, [r2, #8]
 8004850:	4610      	mov	r0, r2
 8004852:	4798      	blx	r3
 8004854:	4603      	mov	r3, r0
 8004856:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8004858:	7bfb      	ldrb	r3, [r7, #15]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d103      	bne.n	8004866 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800485e:	79fb      	ldrb	r3, [r7, #7]
 8004860:	4a03      	ldr	r2, [pc, #12]	@ (8004870 <disk_initialize+0x4c>)
 8004862:	2101      	movs	r1, #1
 8004864:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8004866:	7bfb      	ldrb	r3, [r7, #15]
}
 8004868:	4618      	mov	r0, r3
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	200024b0 	.word	0x200024b0

08004874 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8004874:	b590      	push	{r4, r7, lr}
 8004876:	b087      	sub	sp, #28
 8004878:	af00      	add	r7, sp, #0
 800487a:	60b9      	str	r1, [r7, #8]
 800487c:	607a      	str	r2, [r7, #4]
 800487e:	603b      	str	r3, [r7, #0]
 8004880:	4603      	mov	r3, r0
 8004882:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8004884:	7bfb      	ldrb	r3, [r7, #15]
 8004886:	4a0a      	ldr	r2, [pc, #40]	@ (80048b0 <disk_read+0x3c>)
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	4413      	add	r3, r2
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	689c      	ldr	r4, [r3, #8]
 8004890:	7bfb      	ldrb	r3, [r7, #15]
 8004892:	4a07      	ldr	r2, [pc, #28]	@ (80048b0 <disk_read+0x3c>)
 8004894:	4413      	add	r3, r2
 8004896:	7a18      	ldrb	r0, [r3, #8]
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	68b9      	ldr	r1, [r7, #8]
 800489e:	47a0      	blx	r4
 80048a0:	4603      	mov	r3, r0
 80048a2:	75fb      	strb	r3, [r7, #23]
  return res;
 80048a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	371c      	adds	r7, #28
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd90      	pop	{r4, r7, pc}
 80048ae:	bf00      	nop
 80048b0:	200024b0 	.word	0x200024b0

080048b4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80048b4:	b590      	push	{r4, r7, lr}
 80048b6:	b087      	sub	sp, #28
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60b9      	str	r1, [r7, #8]
 80048bc:	607a      	str	r2, [r7, #4]
 80048be:	603b      	str	r3, [r7, #0]
 80048c0:	4603      	mov	r3, r0
 80048c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80048c4:	7bfb      	ldrb	r3, [r7, #15]
 80048c6:	4a0a      	ldr	r2, [pc, #40]	@ (80048f0 <disk_write+0x3c>)
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	4413      	add	r3, r2
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	68dc      	ldr	r4, [r3, #12]
 80048d0:	7bfb      	ldrb	r3, [r7, #15]
 80048d2:	4a07      	ldr	r2, [pc, #28]	@ (80048f0 <disk_write+0x3c>)
 80048d4:	4413      	add	r3, r2
 80048d6:	7a18      	ldrb	r0, [r3, #8]
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	68b9      	ldr	r1, [r7, #8]
 80048de:	47a0      	blx	r4
 80048e0:	4603      	mov	r3, r0
 80048e2:	75fb      	strb	r3, [r7, #23]
  return res;
 80048e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	371c      	adds	r7, #28
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd90      	pop	{r4, r7, pc}
 80048ee:	bf00      	nop
 80048f0:	200024b0 	.word	0x200024b0

080048f4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	4603      	mov	r3, r0
 80048fc:	603a      	str	r2, [r7, #0]
 80048fe:	71fb      	strb	r3, [r7, #7]
 8004900:	460b      	mov	r3, r1
 8004902:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8004904:	79fb      	ldrb	r3, [r7, #7]
 8004906:	4a09      	ldr	r2, [pc, #36]	@ (800492c <disk_ioctl+0x38>)
 8004908:	009b      	lsls	r3, r3, #2
 800490a:	4413      	add	r3, r2
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	691b      	ldr	r3, [r3, #16]
 8004910:	79fa      	ldrb	r2, [r7, #7]
 8004912:	4906      	ldr	r1, [pc, #24]	@ (800492c <disk_ioctl+0x38>)
 8004914:	440a      	add	r2, r1
 8004916:	7a10      	ldrb	r0, [r2, #8]
 8004918:	79b9      	ldrb	r1, [r7, #6]
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	4798      	blx	r3
 800491e:	4603      	mov	r3, r0
 8004920:	73fb      	strb	r3, [r7, #15]
  return res;
 8004922:	7bfb      	ldrb	r3, [r7, #15]
}
 8004924:	4618      	mov	r0, r3
 8004926:	3710      	adds	r7, #16
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}
 800492c:	200024b0 	.word	0x200024b0

08004930 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	3301      	adds	r3, #1
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8004940:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004944:	021b      	lsls	r3, r3, #8
 8004946:	b21a      	sxth	r2, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	b21b      	sxth	r3, r3
 800494e:	4313      	orrs	r3, r2
 8004950:	b21b      	sxth	r3, r3
 8004952:	81fb      	strh	r3, [r7, #14]
	return rv;
 8004954:	89fb      	ldrh	r3, [r7, #14]
}
 8004956:	4618      	mov	r0, r3
 8004958:	3714      	adds	r7, #20
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr

08004962 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8004962:	b480      	push	{r7}
 8004964:	b085      	sub	sp, #20
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	3303      	adds	r3, #3
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	021b      	lsls	r3, r3, #8
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	3202      	adds	r2, #2
 800497a:	7812      	ldrb	r2, [r2, #0]
 800497c:	4313      	orrs	r3, r2
 800497e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	021b      	lsls	r3, r3, #8
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	3201      	adds	r2, #1
 8004988:	7812      	ldrb	r2, [r2, #0]
 800498a:	4313      	orrs	r3, r2
 800498c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	021b      	lsls	r3, r3, #8
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	7812      	ldrb	r2, [r2, #0]
 8004996:	4313      	orrs	r3, r2
 8004998:	60fb      	str	r3, [r7, #12]
	return rv;
 800499a:	68fb      	ldr	r3, [r7, #12]
}
 800499c:	4618      	mov	r0, r3
 800499e:	3714      	adds	r7, #20
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr

080049a8 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	460b      	mov	r3, r1
 80049b2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	1c5a      	adds	r2, r3, #1
 80049b8:	607a      	str	r2, [r7, #4]
 80049ba:	887a      	ldrh	r2, [r7, #2]
 80049bc:	b2d2      	uxtb	r2, r2
 80049be:	701a      	strb	r2, [r3, #0]
 80049c0:	887b      	ldrh	r3, [r7, #2]
 80049c2:	0a1b      	lsrs	r3, r3, #8
 80049c4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	1c5a      	adds	r2, r3, #1
 80049ca:	607a      	str	r2, [r7, #4]
 80049cc:	887a      	ldrh	r2, [r7, #2]
 80049ce:	b2d2      	uxtb	r2, r2
 80049d0:	701a      	strb	r2, [r3, #0]
}
 80049d2:	bf00      	nop
 80049d4:	370c      	adds	r7, #12
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr

080049de <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80049de:	b480      	push	{r7}
 80049e0:	b083      	sub	sp, #12
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
 80049e6:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	1c5a      	adds	r2, r3, #1
 80049ec:	607a      	str	r2, [r7, #4]
 80049ee:	683a      	ldr	r2, [r7, #0]
 80049f0:	b2d2      	uxtb	r2, r2
 80049f2:	701a      	strb	r2, [r3, #0]
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	0a1b      	lsrs	r3, r3, #8
 80049f8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	1c5a      	adds	r2, r3, #1
 80049fe:	607a      	str	r2, [r7, #4]
 8004a00:	683a      	ldr	r2, [r7, #0]
 8004a02:	b2d2      	uxtb	r2, r2
 8004a04:	701a      	strb	r2, [r3, #0]
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	0a1b      	lsrs	r3, r3, #8
 8004a0a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	1c5a      	adds	r2, r3, #1
 8004a10:	607a      	str	r2, [r7, #4]
 8004a12:	683a      	ldr	r2, [r7, #0]
 8004a14:	b2d2      	uxtb	r2, r2
 8004a16:	701a      	strb	r2, [r3, #0]
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	0a1b      	lsrs	r3, r3, #8
 8004a1c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	607a      	str	r2, [r7, #4]
 8004a24:	683a      	ldr	r2, [r7, #0]
 8004a26:	b2d2      	uxtb	r2, r2
 8004a28:	701a      	strb	r2, [r3, #0]
}
 8004a2a:	bf00      	nop
 8004a2c:	370c      	adds	r7, #12
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr

08004a36 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8004a36:	b480      	push	{r7}
 8004a38:	b087      	sub	sp, #28
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	60f8      	str	r0, [r7, #12]
 8004a3e:	60b9      	str	r1, [r7, #8]
 8004a40:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d00d      	beq.n	8004a6c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	1c53      	adds	r3, r2, #1
 8004a54:	613b      	str	r3, [r7, #16]
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	1c59      	adds	r1, r3, #1
 8004a5a:	6179      	str	r1, [r7, #20]
 8004a5c:	7812      	ldrb	r2, [r2, #0]
 8004a5e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	3b01      	subs	r3, #1
 8004a64:	607b      	str	r3, [r7, #4]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d1f1      	bne.n	8004a50 <mem_cpy+0x1a>
	}
}
 8004a6c:	bf00      	nop
 8004a6e:	371c      	adds	r7, #28
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8004a78:	b480      	push	{r7}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	1c5a      	adds	r2, r3, #1
 8004a8c:	617a      	str	r2, [r7, #20]
 8004a8e:	68ba      	ldr	r2, [r7, #8]
 8004a90:	b2d2      	uxtb	r2, r2
 8004a92:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	3b01      	subs	r3, #1
 8004a98:	607b      	str	r3, [r7, #4]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d1f3      	bne.n	8004a88 <mem_set+0x10>
}
 8004aa0:	bf00      	nop
 8004aa2:	bf00      	nop
 8004aa4:	371c      	adds	r7, #28
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr

08004aae <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8004aae:	b480      	push	{r7}
 8004ab0:	b089      	sub	sp, #36	@ 0x24
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	60f8      	str	r0, [r7, #12]
 8004ab6:	60b9      	str	r1, [r7, #8]
 8004ab8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	61fb      	str	r3, [r7, #28]
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	1c5a      	adds	r2, r3, #1
 8004aca:	61fa      	str	r2, [r7, #28]
 8004acc:	781b      	ldrb	r3, [r3, #0]
 8004ace:	4619      	mov	r1, r3
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	1c5a      	adds	r2, r3, #1
 8004ad4:	61ba      	str	r2, [r7, #24]
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	1acb      	subs	r3, r1, r3
 8004ada:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	607b      	str	r3, [r7, #4]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d002      	beq.n	8004aee <mem_cmp+0x40>
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d0eb      	beq.n	8004ac6 <mem_cmp+0x18>

	return r;
 8004aee:	697b      	ldr	r3, [r7, #20]
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3724      	adds	r7, #36	@ 0x24
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8004b06:	e002      	b.n	8004b0e <chk_chr+0x12>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	607b      	str	r3, [r7, #4]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d005      	beq.n	8004b22 <chk_chr+0x26>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d1f2      	bne.n	8004b08 <chk_chr+0xc>
	return *str;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	781b      	ldrb	r3, [r3, #0]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
	...

08004b34 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004b3e:	2300      	movs	r3, #0
 8004b40:	60bb      	str	r3, [r7, #8]
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	60fb      	str	r3, [r7, #12]
 8004b46:	e029      	b.n	8004b9c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8004b48:	4a27      	ldr	r2, [pc, #156]	@ (8004be8 <chk_lock+0xb4>)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	011b      	lsls	r3, r3, #4
 8004b4e:	4413      	add	r3, r2
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d01d      	beq.n	8004b92 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004b56:	4a24      	ldr	r2, [pc, #144]	@ (8004be8 <chk_lock+0xb4>)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	011b      	lsls	r3, r3, #4
 8004b5c:	4413      	add	r3, r2
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d116      	bne.n	8004b96 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8004b68:	4a1f      	ldr	r2, [pc, #124]	@ (8004be8 <chk_lock+0xb4>)
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	011b      	lsls	r3, r3, #4
 8004b6e:	4413      	add	r3, r2
 8004b70:	3304      	adds	r3, #4
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d10c      	bne.n	8004b96 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8004b7c:	4a1a      	ldr	r2, [pc, #104]	@ (8004be8 <chk_lock+0xb4>)
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	011b      	lsls	r3, r3, #4
 8004b82:	4413      	add	r3, r2
 8004b84:	3308      	adds	r3, #8
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d102      	bne.n	8004b96 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8004b90:	e007      	b.n	8004ba2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8004b92:	2301      	movs	r3, #1
 8004b94:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	3301      	adds	r3, #1
 8004b9a:	60fb      	str	r3, [r7, #12]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d9d2      	bls.n	8004b48 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d109      	bne.n	8004bbc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d102      	bne.n	8004bb4 <chk_lock+0x80>
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d101      	bne.n	8004bb8 <chk_lock+0x84>
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	e010      	b.n	8004bda <chk_lock+0xa6>
 8004bb8:	2312      	movs	r3, #18
 8004bba:	e00e      	b.n	8004bda <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d108      	bne.n	8004bd4 <chk_lock+0xa0>
 8004bc2:	4a09      	ldr	r2, [pc, #36]	@ (8004be8 <chk_lock+0xb4>)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	011b      	lsls	r3, r3, #4
 8004bc8:	4413      	add	r3, r2
 8004bca:	330c      	adds	r3, #12
 8004bcc:	881b      	ldrh	r3, [r3, #0]
 8004bce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bd2:	d101      	bne.n	8004bd8 <chk_lock+0xa4>
 8004bd4:	2310      	movs	r3, #16
 8004bd6:	e000      	b.n	8004bda <chk_lock+0xa6>
 8004bd8:	2300      	movs	r3, #0
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3714      	adds	r7, #20
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr
 8004be6:	bf00      	nop
 8004be8:	20002290 	.word	0x20002290

08004bec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	607b      	str	r3, [r7, #4]
 8004bf6:	e002      	b.n	8004bfe <enq_lock+0x12>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	607b      	str	r3, [r7, #4]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d806      	bhi.n	8004c12 <enq_lock+0x26>
 8004c04:	4a09      	ldr	r2, [pc, #36]	@ (8004c2c <enq_lock+0x40>)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	011b      	lsls	r3, r3, #4
 8004c0a:	4413      	add	r3, r2
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1f2      	bne.n	8004bf8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	bf14      	ite	ne
 8004c18:	2301      	movne	r3, #1
 8004c1a:	2300      	moveq	r3, #0
 8004c1c:	b2db      	uxtb	r3, r3
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	370c      	adds	r7, #12
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	20002290 	.word	0x20002290

08004c30 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b085      	sub	sp, #20
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	60fb      	str	r3, [r7, #12]
 8004c3e:	e01f      	b.n	8004c80 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8004c40:	4a41      	ldr	r2, [pc, #260]	@ (8004d48 <inc_lock+0x118>)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	011b      	lsls	r3, r3, #4
 8004c46:	4413      	add	r3, r2
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d113      	bne.n	8004c7a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8004c52:	4a3d      	ldr	r2, [pc, #244]	@ (8004d48 <inc_lock+0x118>)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	011b      	lsls	r3, r3, #4
 8004c58:	4413      	add	r3, r2
 8004c5a:	3304      	adds	r3, #4
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d109      	bne.n	8004c7a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8004c66:	4a38      	ldr	r2, [pc, #224]	@ (8004d48 <inc_lock+0x118>)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	011b      	lsls	r3, r3, #4
 8004c6c:	4413      	add	r3, r2
 8004c6e:	3308      	adds	r3, #8
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d006      	beq.n	8004c88 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	60fb      	str	r3, [r7, #12]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d9dc      	bls.n	8004c40 <inc_lock+0x10>
 8004c86:	e000      	b.n	8004c8a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8004c88:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d132      	bne.n	8004cf6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004c90:	2300      	movs	r3, #0
 8004c92:	60fb      	str	r3, [r7, #12]
 8004c94:	e002      	b.n	8004c9c <inc_lock+0x6c>
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	3301      	adds	r3, #1
 8004c9a:	60fb      	str	r3, [r7, #12]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d806      	bhi.n	8004cb0 <inc_lock+0x80>
 8004ca2:	4a29      	ldr	r2, [pc, #164]	@ (8004d48 <inc_lock+0x118>)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	011b      	lsls	r3, r3, #4
 8004ca8:	4413      	add	r3, r2
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1f2      	bne.n	8004c96 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d101      	bne.n	8004cba <inc_lock+0x8a>
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	e040      	b.n	8004d3c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	4922      	ldr	r1, [pc, #136]	@ (8004d48 <inc_lock+0x118>)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	011b      	lsls	r3, r3, #4
 8004cc4:	440b      	add	r3, r1
 8004cc6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	689a      	ldr	r2, [r3, #8]
 8004ccc:	491e      	ldr	r1, [pc, #120]	@ (8004d48 <inc_lock+0x118>)
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	011b      	lsls	r3, r3, #4
 8004cd2:	440b      	add	r3, r1
 8004cd4:	3304      	adds	r3, #4
 8004cd6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	695a      	ldr	r2, [r3, #20]
 8004cdc:	491a      	ldr	r1, [pc, #104]	@ (8004d48 <inc_lock+0x118>)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	011b      	lsls	r3, r3, #4
 8004ce2:	440b      	add	r3, r1
 8004ce4:	3308      	adds	r3, #8
 8004ce6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8004ce8:	4a17      	ldr	r2, [pc, #92]	@ (8004d48 <inc_lock+0x118>)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	011b      	lsls	r3, r3, #4
 8004cee:	4413      	add	r3, r2
 8004cf0:	330c      	adds	r3, #12
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d009      	beq.n	8004d10 <inc_lock+0xe0>
 8004cfc:	4a12      	ldr	r2, [pc, #72]	@ (8004d48 <inc_lock+0x118>)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	011b      	lsls	r3, r3, #4
 8004d02:	4413      	add	r3, r2
 8004d04:	330c      	adds	r3, #12
 8004d06:	881b      	ldrh	r3, [r3, #0]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d001      	beq.n	8004d10 <inc_lock+0xe0>
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	e015      	b.n	8004d3c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d108      	bne.n	8004d28 <inc_lock+0xf8>
 8004d16:	4a0c      	ldr	r2, [pc, #48]	@ (8004d48 <inc_lock+0x118>)
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	011b      	lsls	r3, r3, #4
 8004d1c:	4413      	add	r3, r2
 8004d1e:	330c      	adds	r3, #12
 8004d20:	881b      	ldrh	r3, [r3, #0]
 8004d22:	3301      	adds	r3, #1
 8004d24:	b29a      	uxth	r2, r3
 8004d26:	e001      	b.n	8004d2c <inc_lock+0xfc>
 8004d28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004d2c:	4906      	ldr	r1, [pc, #24]	@ (8004d48 <inc_lock+0x118>)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	011b      	lsls	r3, r3, #4
 8004d32:	440b      	add	r3, r1
 8004d34:	330c      	adds	r3, #12
 8004d36:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	3301      	adds	r3, #1
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3714      	adds	r7, #20
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	20002290 	.word	0x20002290

08004d4c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	3b01      	subs	r3, #1
 8004d58:	607b      	str	r3, [r7, #4]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d825      	bhi.n	8004dac <dec_lock+0x60>
		n = Files[i].ctr;
 8004d60:	4a17      	ldr	r2, [pc, #92]	@ (8004dc0 <dec_lock+0x74>)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	011b      	lsls	r3, r3, #4
 8004d66:	4413      	add	r3, r2
 8004d68:	330c      	adds	r3, #12
 8004d6a:	881b      	ldrh	r3, [r3, #0]
 8004d6c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8004d6e:	89fb      	ldrh	r3, [r7, #14]
 8004d70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d74:	d101      	bne.n	8004d7a <dec_lock+0x2e>
 8004d76:	2300      	movs	r3, #0
 8004d78:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8004d7a:	89fb      	ldrh	r3, [r7, #14]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d002      	beq.n	8004d86 <dec_lock+0x3a>
 8004d80:	89fb      	ldrh	r3, [r7, #14]
 8004d82:	3b01      	subs	r3, #1
 8004d84:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8004d86:	4a0e      	ldr	r2, [pc, #56]	@ (8004dc0 <dec_lock+0x74>)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	011b      	lsls	r3, r3, #4
 8004d8c:	4413      	add	r3, r2
 8004d8e:	330c      	adds	r3, #12
 8004d90:	89fa      	ldrh	r2, [r7, #14]
 8004d92:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8004d94:	89fb      	ldrh	r3, [r7, #14]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d105      	bne.n	8004da6 <dec_lock+0x5a>
 8004d9a:	4a09      	ldr	r2, [pc, #36]	@ (8004dc0 <dec_lock+0x74>)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	011b      	lsls	r3, r3, #4
 8004da0:	4413      	add	r3, r2
 8004da2:	2200      	movs	r2, #0
 8004da4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8004da6:	2300      	movs	r3, #0
 8004da8:	737b      	strb	r3, [r7, #13]
 8004daa:	e001      	b.n	8004db0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8004dac:	2302      	movs	r3, #2
 8004dae:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8004db0:	7b7b      	ldrb	r3, [r7, #13]
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3714      	adds	r7, #20
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	20002290 	.word	0x20002290

08004dc4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8004dcc:	2300      	movs	r3, #0
 8004dce:	60fb      	str	r3, [r7, #12]
 8004dd0:	e010      	b.n	8004df4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8004dd2:	4a0d      	ldr	r2, [pc, #52]	@ (8004e08 <clear_lock+0x44>)
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	011b      	lsls	r3, r3, #4
 8004dd8:	4413      	add	r3, r2
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d105      	bne.n	8004dee <clear_lock+0x2a>
 8004de2:	4a09      	ldr	r2, [pc, #36]	@ (8004e08 <clear_lock+0x44>)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	011b      	lsls	r3, r3, #4
 8004de8:	4413      	add	r3, r2
 8004dea:	2200      	movs	r2, #0
 8004dec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	3301      	adds	r3, #1
 8004df2:	60fb      	str	r3, [r7, #12]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d9eb      	bls.n	8004dd2 <clear_lock+0xe>
	}
}
 8004dfa:	bf00      	nop
 8004dfc:	bf00      	nop
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr
 8004e08:	20002290 	.word	0x20002290

08004e0c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b086      	sub	sp, #24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8004e14:	2300      	movs	r3, #0
 8004e16:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	78db      	ldrb	r3, [r3, #3]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d034      	beq.n	8004e8a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e24:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	7858      	ldrb	r0, [r3, #1]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004e30:	2301      	movs	r3, #1
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	f7ff fd3e 	bl	80048b4 <disk_write>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d002      	beq.n	8004e44 <sync_window+0x38>
			res = FR_DISK_ERR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	73fb      	strb	r3, [r7, #15]
 8004e42:	e022      	b.n	8004e8a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e4e:	697a      	ldr	r2, [r7, #20]
 8004e50:	1ad2      	subs	r2, r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a1b      	ldr	r3, [r3, #32]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d217      	bcs.n	8004e8a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	789b      	ldrb	r3, [r3, #2]
 8004e5e:	613b      	str	r3, [r7, #16]
 8004e60:	e010      	b.n	8004e84 <sync_window+0x78>
					wsect += fs->fsize;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a1b      	ldr	r3, [r3, #32]
 8004e66:	697a      	ldr	r2, [r7, #20]
 8004e68:	4413      	add	r3, r2
 8004e6a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	7858      	ldrb	r0, [r3, #1]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004e76:	2301      	movs	r3, #1
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	f7ff fd1b 	bl	80048b4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	3b01      	subs	r3, #1
 8004e82:	613b      	str	r3, [r7, #16]
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d8eb      	bhi.n	8004e62 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8004e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3718      	adds	r7, #24
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ea6:	683a      	ldr	r2, [r7, #0]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d01b      	beq.n	8004ee4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f7ff ffad 	bl	8004e0c <sync_window>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8004eb6:	7bfb      	ldrb	r3, [r7, #15]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d113      	bne.n	8004ee4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	7858      	ldrb	r0, [r3, #1]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	683a      	ldr	r2, [r7, #0]
 8004eca:	f7ff fcd3 	bl	8004874 <disk_read>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d004      	beq.n	8004ede <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8004ed4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ed8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	683a      	ldr	r2, [r7, #0]
 8004ee2:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8004ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3710      	adds	r7, #16
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
	...

08004ef0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f7ff ff87 	bl	8004e0c <sync_window>
 8004efe:	4603      	mov	r3, r0
 8004f00:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004f02:	7bfb      	ldrb	r3, [r7, #15]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d159      	bne.n	8004fbc <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	2b03      	cmp	r3, #3
 8004f0e:	d149      	bne.n	8004fa4 <sync_fs+0xb4>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	791b      	ldrb	r3, [r3, #4]
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d145      	bne.n	8004fa4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	899b      	ldrh	r3, [r3, #12]
 8004f22:	461a      	mov	r2, r3
 8004f24:	2100      	movs	r1, #0
 8004f26:	f7ff fda7 	bl	8004a78 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	3338      	adds	r3, #56	@ 0x38
 8004f2e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8004f32:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8004f36:	4618      	mov	r0, r3
 8004f38:	f7ff fd36 	bl	80049a8 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	3338      	adds	r3, #56	@ 0x38
 8004f40:	4921      	ldr	r1, [pc, #132]	@ (8004fc8 <sync_fs+0xd8>)
 8004f42:	4618      	mov	r0, r3
 8004f44:	f7ff fd4b 	bl	80049de <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	3338      	adds	r3, #56	@ 0x38
 8004f4c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8004f50:	491e      	ldr	r1, [pc, #120]	@ (8004fcc <sync_fs+0xdc>)
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7ff fd43 	bl	80049de <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	3338      	adds	r3, #56	@ 0x38
 8004f5c:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	4619      	mov	r1, r3
 8004f66:	4610      	mov	r0, r2
 8004f68:	f7ff fd39 	bl	80049de <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	3338      	adds	r3, #56	@ 0x38
 8004f70:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	695b      	ldr	r3, [r3, #20]
 8004f78:	4619      	mov	r1, r3
 8004f7a:	4610      	mov	r0, r2
 8004f7c:	f7ff fd2f 	bl	80049de <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f84:	1c5a      	adds	r2, r3, #1
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	7858      	ldrb	r0, [r3, #1]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f98:	2301      	movs	r3, #1
 8004f9a:	f7ff fc8b 	bl	80048b4 <disk_write>
			fs->fsi_flag = 0;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	785b      	ldrb	r3, [r3, #1]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	2100      	movs	r1, #0
 8004fac:	4618      	mov	r0, r3
 8004fae:	f7ff fca1 	bl	80048f4 <disk_ioctl>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d001      	beq.n	8004fbc <sync_fs+0xcc>
 8004fb8:	2301      	movs	r3, #1
 8004fba:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8004fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3710      	adds	r7, #16
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	41615252 	.word	0x41615252
 8004fcc:	61417272 	.word	0x61417272

08004fd0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	3b02      	subs	r3, #2
 8004fde:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	69db      	ldr	r3, [r3, #28]
 8004fe4:	3b02      	subs	r3, #2
 8004fe6:	683a      	ldr	r2, [r7, #0]
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d301      	bcc.n	8004ff0 <clust2sect+0x20>
 8004fec:	2300      	movs	r3, #0
 8004fee:	e008      	b.n	8005002 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	895b      	ldrh	r3, [r3, #10]
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	fb03 f202 	mul.w	r2, r3, r2
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005000:	4413      	add	r3, r2
}
 8005002:	4618      	mov	r0, r3
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr

0800500e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800500e:	b580      	push	{r7, lr}
 8005010:	b086      	sub	sp, #24
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
 8005016:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	2b01      	cmp	r3, #1
 8005022:	d904      	bls.n	800502e <get_fat+0x20>
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	69db      	ldr	r3, [r3, #28]
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	429a      	cmp	r2, r3
 800502c:	d302      	bcc.n	8005034 <get_fat+0x26>
		val = 1;	/* Internal error */
 800502e:	2301      	movs	r3, #1
 8005030:	617b      	str	r3, [r7, #20]
 8005032:	e0ba      	b.n	80051aa <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005034:	f04f 33ff 	mov.w	r3, #4294967295
 8005038:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	2b03      	cmp	r3, #3
 8005040:	f000 8082 	beq.w	8005148 <get_fat+0x13a>
 8005044:	2b03      	cmp	r3, #3
 8005046:	f300 80a6 	bgt.w	8005196 <get_fat+0x188>
 800504a:	2b01      	cmp	r3, #1
 800504c:	d002      	beq.n	8005054 <get_fat+0x46>
 800504e:	2b02      	cmp	r3, #2
 8005050:	d055      	beq.n	80050fe <get_fat+0xf0>
 8005052:	e0a0      	b.n	8005196 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	60fb      	str	r3, [r7, #12]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	085b      	lsrs	r3, r3, #1
 800505c:	68fa      	ldr	r2, [r7, #12]
 800505e:	4413      	add	r3, r2
 8005060:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	899b      	ldrh	r3, [r3, #12]
 800506a:	4619      	mov	r1, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005072:	4413      	add	r3, r2
 8005074:	4619      	mov	r1, r3
 8005076:	6938      	ldr	r0, [r7, #16]
 8005078:	f7ff ff0c 	bl	8004e94 <move_window>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	f040 808c 	bne.w	800519c <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	1c5a      	adds	r2, r3, #1
 8005088:	60fa      	str	r2, [r7, #12]
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	8992      	ldrh	r2, [r2, #12]
 800508e:	fbb3 f1f2 	udiv	r1, r3, r2
 8005092:	fb01 f202 	mul.w	r2, r1, r2
 8005096:	1a9b      	subs	r3, r3, r2
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	4413      	add	r3, r2
 800509c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80050a0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	899b      	ldrh	r3, [r3, #12]
 80050aa:	4619      	mov	r1, r3
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80050b2:	4413      	add	r3, r2
 80050b4:	4619      	mov	r1, r3
 80050b6:	6938      	ldr	r0, [r7, #16]
 80050b8:	f7ff feec 	bl	8004e94 <move_window>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d16e      	bne.n	80051a0 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	899b      	ldrh	r3, [r3, #12]
 80050c6:	461a      	mov	r2, r3
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	fbb3 f1f2 	udiv	r1, r3, r2
 80050ce:	fb01 f202 	mul.w	r2, r1, r2
 80050d2:	1a9b      	subs	r3, r3, r2
 80050d4:	693a      	ldr	r2, [r7, #16]
 80050d6:	4413      	add	r3, r2
 80050d8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80050dc:	021b      	lsls	r3, r3, #8
 80050de:	68ba      	ldr	r2, [r7, #8]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d002      	beq.n	80050f4 <get_fat+0xe6>
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	091b      	lsrs	r3, r3, #4
 80050f2:	e002      	b.n	80050fa <get_fat+0xec>
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050fa:	617b      	str	r3, [r7, #20]
			break;
 80050fc:	e055      	b.n	80051aa <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	899b      	ldrh	r3, [r3, #12]
 8005106:	085b      	lsrs	r3, r3, #1
 8005108:	b29b      	uxth	r3, r3
 800510a:	4619      	mov	r1, r3
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005112:	4413      	add	r3, r2
 8005114:	4619      	mov	r1, r3
 8005116:	6938      	ldr	r0, [r7, #16]
 8005118:	f7ff febc 	bl	8004e94 <move_window>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d140      	bne.n	80051a4 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	005b      	lsls	r3, r3, #1
 800512c:	693a      	ldr	r2, [r7, #16]
 800512e:	8992      	ldrh	r2, [r2, #12]
 8005130:	fbb3 f0f2 	udiv	r0, r3, r2
 8005134:	fb00 f202 	mul.w	r2, r0, r2
 8005138:	1a9b      	subs	r3, r3, r2
 800513a:	440b      	add	r3, r1
 800513c:	4618      	mov	r0, r3
 800513e:	f7ff fbf7 	bl	8004930 <ld_word>
 8005142:	4603      	mov	r3, r0
 8005144:	617b      	str	r3, [r7, #20]
			break;
 8005146:	e030      	b.n	80051aa <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	899b      	ldrh	r3, [r3, #12]
 8005150:	089b      	lsrs	r3, r3, #2
 8005152:	b29b      	uxth	r3, r3
 8005154:	4619      	mov	r1, r3
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	fbb3 f3f1 	udiv	r3, r3, r1
 800515c:	4413      	add	r3, r2
 800515e:	4619      	mov	r1, r3
 8005160:	6938      	ldr	r0, [r7, #16]
 8005162:	f7ff fe97 	bl	8004e94 <move_window>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	d11d      	bne.n	80051a8 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	693a      	ldr	r2, [r7, #16]
 8005178:	8992      	ldrh	r2, [r2, #12]
 800517a:	fbb3 f0f2 	udiv	r0, r3, r2
 800517e:	fb00 f202 	mul.w	r2, r0, r2
 8005182:	1a9b      	subs	r3, r3, r2
 8005184:	440b      	add	r3, r1
 8005186:	4618      	mov	r0, r3
 8005188:	f7ff fbeb 	bl	8004962 <ld_dword>
 800518c:	4603      	mov	r3, r0
 800518e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005192:	617b      	str	r3, [r7, #20]
			break;
 8005194:	e009      	b.n	80051aa <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8005196:	2301      	movs	r3, #1
 8005198:	617b      	str	r3, [r7, #20]
 800519a:	e006      	b.n	80051aa <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800519c:	bf00      	nop
 800519e:	e004      	b.n	80051aa <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80051a0:	bf00      	nop
 80051a2:	e002      	b.n	80051aa <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80051a4:	bf00      	nop
 80051a6:	e000      	b.n	80051aa <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80051a8:	bf00      	nop
		}
	}

	return val;
 80051aa:	697b      	ldr	r3, [r7, #20]
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3718      	adds	r7, #24
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80051b4:	b590      	push	{r4, r7, lr}
 80051b6:	b089      	sub	sp, #36	@ 0x24
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80051c0:	2302      	movs	r3, #2
 80051c2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	f240 8109 	bls.w	80053de <put_fat+0x22a>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	69db      	ldr	r3, [r3, #28]
 80051d0:	68ba      	ldr	r2, [r7, #8]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	f080 8103 	bcs.w	80053de <put_fat+0x22a>
		switch (fs->fs_type) {
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	781b      	ldrb	r3, [r3, #0]
 80051dc:	2b03      	cmp	r3, #3
 80051de:	f000 80b6 	beq.w	800534e <put_fat+0x19a>
 80051e2:	2b03      	cmp	r3, #3
 80051e4:	f300 80fb 	bgt.w	80053de <put_fat+0x22a>
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	d003      	beq.n	80051f4 <put_fat+0x40>
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	f000 8083 	beq.w	80052f8 <put_fat+0x144>
 80051f2:	e0f4      	b.n	80053de <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	61bb      	str	r3, [r7, #24]
 80051f8:	69bb      	ldr	r3, [r7, #24]
 80051fa:	085b      	lsrs	r3, r3, #1
 80051fc:	69ba      	ldr	r2, [r7, #24]
 80051fe:	4413      	add	r3, r2
 8005200:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	899b      	ldrh	r3, [r3, #12]
 800520a:	4619      	mov	r1, r3
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005212:	4413      	add	r3, r2
 8005214:	4619      	mov	r1, r3
 8005216:	68f8      	ldr	r0, [r7, #12]
 8005218:	f7ff fe3c 	bl	8004e94 <move_window>
 800521c:	4603      	mov	r3, r0
 800521e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005220:	7ffb      	ldrb	r3, [r7, #31]
 8005222:	2b00      	cmp	r3, #0
 8005224:	f040 80d4 	bne.w	80053d0 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	1c5a      	adds	r2, r3, #1
 8005232:	61ba      	str	r2, [r7, #24]
 8005234:	68fa      	ldr	r2, [r7, #12]
 8005236:	8992      	ldrh	r2, [r2, #12]
 8005238:	fbb3 f0f2 	udiv	r0, r3, r2
 800523c:	fb00 f202 	mul.w	r2, r0, r2
 8005240:	1a9b      	subs	r3, r3, r2
 8005242:	440b      	add	r3, r1
 8005244:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	f003 0301 	and.w	r3, r3, #1
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00d      	beq.n	800526c <put_fat+0xb8>
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	b25b      	sxtb	r3, r3
 8005256:	f003 030f 	and.w	r3, r3, #15
 800525a:	b25a      	sxtb	r2, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	b25b      	sxtb	r3, r3
 8005260:	011b      	lsls	r3, r3, #4
 8005262:	b25b      	sxtb	r3, r3
 8005264:	4313      	orrs	r3, r2
 8005266:	b25b      	sxtb	r3, r3
 8005268:	b2db      	uxtb	r3, r3
 800526a:	e001      	b.n	8005270 <put_fat+0xbc>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	b2db      	uxtb	r3, r3
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2201      	movs	r2, #1
 8005278:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	899b      	ldrh	r3, [r3, #12]
 8005282:	4619      	mov	r1, r3
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	fbb3 f3f1 	udiv	r3, r3, r1
 800528a:	4413      	add	r3, r2
 800528c:	4619      	mov	r1, r3
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f7ff fe00 	bl	8004e94 <move_window>
 8005294:	4603      	mov	r3, r0
 8005296:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005298:	7ffb      	ldrb	r3, [r7, #31]
 800529a:	2b00      	cmp	r3, #0
 800529c:	f040 809a 	bne.w	80053d4 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	899b      	ldrh	r3, [r3, #12]
 80052aa:	461a      	mov	r2, r3
 80052ac:	69bb      	ldr	r3, [r7, #24]
 80052ae:	fbb3 f0f2 	udiv	r0, r3, r2
 80052b2:	fb00 f202 	mul.w	r2, r0, r2
 80052b6:	1a9b      	subs	r3, r3, r2
 80052b8:	440b      	add	r3, r1
 80052ba:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d003      	beq.n	80052ce <put_fat+0x11a>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	091b      	lsrs	r3, r3, #4
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	e00e      	b.n	80052ec <put_fat+0x138>
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	781b      	ldrb	r3, [r3, #0]
 80052d2:	b25b      	sxtb	r3, r3
 80052d4:	f023 030f 	bic.w	r3, r3, #15
 80052d8:	b25a      	sxtb	r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	0a1b      	lsrs	r3, r3, #8
 80052de:	b25b      	sxtb	r3, r3
 80052e0:	f003 030f 	and.w	r3, r3, #15
 80052e4:	b25b      	sxtb	r3, r3
 80052e6:	4313      	orrs	r3, r2
 80052e8:	b25b      	sxtb	r3, r3
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2201      	movs	r2, #1
 80052f4:	70da      	strb	r2, [r3, #3]
			break;
 80052f6:	e072      	b.n	80053de <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	899b      	ldrh	r3, [r3, #12]
 8005300:	085b      	lsrs	r3, r3, #1
 8005302:	b29b      	uxth	r3, r3
 8005304:	4619      	mov	r1, r3
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	fbb3 f3f1 	udiv	r3, r3, r1
 800530c:	4413      	add	r3, r2
 800530e:	4619      	mov	r1, r3
 8005310:	68f8      	ldr	r0, [r7, #12]
 8005312:	f7ff fdbf 	bl	8004e94 <move_window>
 8005316:	4603      	mov	r3, r0
 8005318:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800531a:	7ffb      	ldrb	r3, [r7, #31]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d15b      	bne.n	80053d8 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	005b      	lsls	r3, r3, #1
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	8992      	ldrh	r2, [r2, #12]
 800532e:	fbb3 f0f2 	udiv	r0, r3, r2
 8005332:	fb00 f202 	mul.w	r2, r0, r2
 8005336:	1a9b      	subs	r3, r3, r2
 8005338:	440b      	add	r3, r1
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	b292      	uxth	r2, r2
 800533e:	4611      	mov	r1, r2
 8005340:	4618      	mov	r0, r3
 8005342:	f7ff fb31 	bl	80049a8 <st_word>
			fs->wflag = 1;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2201      	movs	r2, #1
 800534a:	70da      	strb	r2, [r3, #3]
			break;
 800534c:	e047      	b.n	80053de <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	899b      	ldrh	r3, [r3, #12]
 8005356:	089b      	lsrs	r3, r3, #2
 8005358:	b29b      	uxth	r3, r3
 800535a:	4619      	mov	r1, r3
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005362:	4413      	add	r3, r2
 8005364:	4619      	mov	r1, r3
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f7ff fd94 	bl	8004e94 <move_window>
 800536c:	4603      	mov	r3, r0
 800536e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005370:	7ffb      	ldrb	r3, [r7, #31]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d132      	bne.n	80053dc <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	68fa      	ldr	r2, [r7, #12]
 8005388:	8992      	ldrh	r2, [r2, #12]
 800538a:	fbb3 f0f2 	udiv	r0, r3, r2
 800538e:	fb00 f202 	mul.w	r2, r0, r2
 8005392:	1a9b      	subs	r3, r3, r2
 8005394:	440b      	add	r3, r1
 8005396:	4618      	mov	r0, r3
 8005398:	f7ff fae3 	bl	8004962 <ld_dword>
 800539c:	4603      	mov	r3, r0
 800539e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80053a2:	4323      	orrs	r3, r4
 80053a4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	8992      	ldrh	r2, [r2, #12]
 80053b4:	fbb3 f0f2 	udiv	r0, r3, r2
 80053b8:	fb00 f202 	mul.w	r2, r0, r2
 80053bc:	1a9b      	subs	r3, r3, r2
 80053be:	440b      	add	r3, r1
 80053c0:	6879      	ldr	r1, [r7, #4]
 80053c2:	4618      	mov	r0, r3
 80053c4:	f7ff fb0b 	bl	80049de <st_dword>
			fs->wflag = 1;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2201      	movs	r2, #1
 80053cc:	70da      	strb	r2, [r3, #3]
			break;
 80053ce:	e006      	b.n	80053de <put_fat+0x22a>
			if (res != FR_OK) break;
 80053d0:	bf00      	nop
 80053d2:	e004      	b.n	80053de <put_fat+0x22a>
			if (res != FR_OK) break;
 80053d4:	bf00      	nop
 80053d6:	e002      	b.n	80053de <put_fat+0x22a>
			if (res != FR_OK) break;
 80053d8:	bf00      	nop
 80053da:	e000      	b.n	80053de <put_fat+0x22a>
			if (res != FR_OK) break;
 80053dc:	bf00      	nop
		}
	}
	return res;
 80053de:	7ffb      	ldrb	r3, [r7, #31]
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3724      	adds	r7, #36	@ 0x24
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd90      	pop	{r4, r7, pc}

080053e8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b088      	sub	sp, #32
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80053f4:	2300      	movs	r3, #0
 80053f6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d904      	bls.n	800540e <remove_chain+0x26>
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	69db      	ldr	r3, [r3, #28]
 8005408:	68ba      	ldr	r2, [r7, #8]
 800540a:	429a      	cmp	r2, r3
 800540c:	d301      	bcc.n	8005412 <remove_chain+0x2a>
 800540e:	2302      	movs	r3, #2
 8005410:	e04b      	b.n	80054aa <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00c      	beq.n	8005432 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005418:	f04f 32ff 	mov.w	r2, #4294967295
 800541c:	6879      	ldr	r1, [r7, #4]
 800541e:	69b8      	ldr	r0, [r7, #24]
 8005420:	f7ff fec8 	bl	80051b4 <put_fat>
 8005424:	4603      	mov	r3, r0
 8005426:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8005428:	7ffb      	ldrb	r3, [r7, #31]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d001      	beq.n	8005432 <remove_chain+0x4a>
 800542e:	7ffb      	ldrb	r3, [r7, #31]
 8005430:	e03b      	b.n	80054aa <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005432:	68b9      	ldr	r1, [r7, #8]
 8005434:	68f8      	ldr	r0, [r7, #12]
 8005436:	f7ff fdea 	bl	800500e <get_fat>
 800543a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d031      	beq.n	80054a6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	2b01      	cmp	r3, #1
 8005446:	d101      	bne.n	800544c <remove_chain+0x64>
 8005448:	2302      	movs	r3, #2
 800544a:	e02e      	b.n	80054aa <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005452:	d101      	bne.n	8005458 <remove_chain+0x70>
 8005454:	2301      	movs	r3, #1
 8005456:	e028      	b.n	80054aa <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005458:	2200      	movs	r2, #0
 800545a:	68b9      	ldr	r1, [r7, #8]
 800545c:	69b8      	ldr	r0, [r7, #24]
 800545e:	f7ff fea9 	bl	80051b4 <put_fat>
 8005462:	4603      	mov	r3, r0
 8005464:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005466:	7ffb      	ldrb	r3, [r7, #31]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d001      	beq.n	8005470 <remove_chain+0x88>
 800546c:	7ffb      	ldrb	r3, [r7, #31]
 800546e:	e01c      	b.n	80054aa <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005470:	69bb      	ldr	r3, [r7, #24]
 8005472:	699a      	ldr	r2, [r3, #24]
 8005474:	69bb      	ldr	r3, [r7, #24]
 8005476:	69db      	ldr	r3, [r3, #28]
 8005478:	3b02      	subs	r3, #2
 800547a:	429a      	cmp	r2, r3
 800547c:	d20b      	bcs.n	8005496 <remove_chain+0xae>
			fs->free_clst++;
 800547e:	69bb      	ldr	r3, [r7, #24]
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	1c5a      	adds	r2, r3, #1
 8005484:	69bb      	ldr	r3, [r7, #24]
 8005486:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8005488:	69bb      	ldr	r3, [r7, #24]
 800548a:	791b      	ldrb	r3, [r3, #4]
 800548c:	f043 0301 	orr.w	r3, r3, #1
 8005490:	b2da      	uxtb	r2, r3
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800549a:	69bb      	ldr	r3, [r7, #24]
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	68ba      	ldr	r2, [r7, #8]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d3c6      	bcc.n	8005432 <remove_chain+0x4a>
 80054a4:	e000      	b.n	80054a8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80054a6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80054a8:	2300      	movs	r3, #0
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3720      	adds	r7, #32
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}

080054b2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80054b2:	b580      	push	{r7, lr}
 80054b4:	b088      	sub	sp, #32
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	6078      	str	r0, [r7, #4]
 80054ba:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d10d      	bne.n	80054e4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80054ce:	69bb      	ldr	r3, [r7, #24]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d004      	beq.n	80054de <create_chain+0x2c>
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	69db      	ldr	r3, [r3, #28]
 80054d8:	69ba      	ldr	r2, [r7, #24]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d31b      	bcc.n	8005516 <create_chain+0x64>
 80054de:	2301      	movs	r3, #1
 80054e0:	61bb      	str	r3, [r7, #24]
 80054e2:	e018      	b.n	8005516 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80054e4:	6839      	ldr	r1, [r7, #0]
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f7ff fd91 	bl	800500e <get_fat>
 80054ec:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d801      	bhi.n	80054f8 <create_chain+0x46>
 80054f4:	2301      	movs	r3, #1
 80054f6:	e070      	b.n	80055da <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054fe:	d101      	bne.n	8005504 <create_chain+0x52>
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	e06a      	b.n	80055da <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	69db      	ldr	r3, [r3, #28]
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	429a      	cmp	r2, r3
 800550c:	d201      	bcs.n	8005512 <create_chain+0x60>
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	e063      	b.n	80055da <create_chain+0x128>
		scl = clst;
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	3301      	adds	r3, #1
 800551e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	69db      	ldr	r3, [r3, #28]
 8005524:	69fa      	ldr	r2, [r7, #28]
 8005526:	429a      	cmp	r2, r3
 8005528:	d307      	bcc.n	800553a <create_chain+0x88>
				ncl = 2;
 800552a:	2302      	movs	r3, #2
 800552c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800552e:	69fa      	ldr	r2, [r7, #28]
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	429a      	cmp	r2, r3
 8005534:	d901      	bls.n	800553a <create_chain+0x88>
 8005536:	2300      	movs	r3, #0
 8005538:	e04f      	b.n	80055da <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800553a:	69f9      	ldr	r1, [r7, #28]
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f7ff fd66 	bl	800500e <get_fat>
 8005542:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00e      	beq.n	8005568 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d003      	beq.n	8005558 <create_chain+0xa6>
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005556:	d101      	bne.n	800555c <create_chain+0xaa>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	e03e      	b.n	80055da <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800555c:	69fa      	ldr	r2, [r7, #28]
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	429a      	cmp	r2, r3
 8005562:	d1da      	bne.n	800551a <create_chain+0x68>
 8005564:	2300      	movs	r3, #0
 8005566:	e038      	b.n	80055da <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8005568:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800556a:	f04f 32ff 	mov.w	r2, #4294967295
 800556e:	69f9      	ldr	r1, [r7, #28]
 8005570:	6938      	ldr	r0, [r7, #16]
 8005572:	f7ff fe1f 	bl	80051b4 <put_fat>
 8005576:	4603      	mov	r3, r0
 8005578:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800557a:	7dfb      	ldrb	r3, [r7, #23]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d109      	bne.n	8005594 <create_chain+0xe2>
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d006      	beq.n	8005594 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005586:	69fa      	ldr	r2, [r7, #28]
 8005588:	6839      	ldr	r1, [r7, #0]
 800558a:	6938      	ldr	r0, [r7, #16]
 800558c:	f7ff fe12 	bl	80051b4 <put_fat>
 8005590:	4603      	mov	r3, r0
 8005592:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005594:	7dfb      	ldrb	r3, [r7, #23]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d116      	bne.n	80055c8 <create_chain+0x116>
		fs->last_clst = ncl;
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	69fa      	ldr	r2, [r7, #28]
 800559e:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	699a      	ldr	r2, [r3, #24]
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	69db      	ldr	r3, [r3, #28]
 80055a8:	3b02      	subs	r3, #2
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d804      	bhi.n	80055b8 <create_chain+0x106>
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	1e5a      	subs	r2, r3, #1
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	791b      	ldrb	r3, [r3, #4]
 80055bc:	f043 0301 	orr.w	r3, r3, #1
 80055c0:	b2da      	uxtb	r2, r3
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	711a      	strb	r2, [r3, #4]
 80055c6:	e007      	b.n	80055d8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80055c8:	7dfb      	ldrb	r3, [r7, #23]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d102      	bne.n	80055d4 <create_chain+0x122>
 80055ce:	f04f 33ff 	mov.w	r3, #4294967295
 80055d2:	e000      	b.n	80055d6 <create_chain+0x124>
 80055d4:	2301      	movs	r3, #1
 80055d6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80055d8:	69fb      	ldr	r3, [r7, #28]
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3720      	adds	r7, #32
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}

080055e2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80055e2:	b480      	push	{r7}
 80055e4:	b087      	sub	sp, #28
 80055e6:	af00      	add	r7, sp, #0
 80055e8:	6078      	str	r0, [r7, #4]
 80055ea:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f6:	3304      	adds	r3, #4
 80055f8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	899b      	ldrh	r3, [r3, #12]
 80055fe:	461a      	mov	r2, r3
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	fbb3 f3f2 	udiv	r3, r3, r2
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	8952      	ldrh	r2, [r2, #10]
 800560a:	fbb3 f3f2 	udiv	r3, r3, r2
 800560e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	1d1a      	adds	r2, r3, #4
 8005614:	613a      	str	r2, [r7, #16]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <clmt_clust+0x42>
 8005620:	2300      	movs	r3, #0
 8005622:	e010      	b.n	8005646 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8005624:	697a      	ldr	r2, [r7, #20]
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	429a      	cmp	r2, r3
 800562a:	d307      	bcc.n	800563c <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	1ad3      	subs	r3, r2, r3
 8005632:	617b      	str	r3, [r7, #20]
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	3304      	adds	r3, #4
 8005638:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800563a:	e7e9      	b.n	8005610 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800563c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	4413      	add	r3, r2
}
 8005646:	4618      	mov	r0, r3
 8005648:	371c      	adds	r7, #28
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr

08005652 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005652:	b580      	push	{r7, lr}
 8005654:	b086      	sub	sp, #24
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
 800565a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005668:	d204      	bcs.n	8005674 <dir_sdi+0x22>
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	f003 031f 	and.w	r3, r3, #31
 8005670:	2b00      	cmp	r3, #0
 8005672:	d001      	beq.n	8005678 <dir_sdi+0x26>
		return FR_INT_ERR;
 8005674:	2302      	movs	r3, #2
 8005676:	e071      	b.n	800575c <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	683a      	ldr	r2, [r7, #0]
 800567c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d106      	bne.n	8005698 <dir_sdi+0x46>
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	781b      	ldrb	r3, [r3, #0]
 800568e:	2b02      	cmp	r3, #2
 8005690:	d902      	bls.n	8005698 <dir_sdi+0x46>
		clst = fs->dirbase;
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005696:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d10c      	bne.n	80056b8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	095b      	lsrs	r3, r3, #5
 80056a2:	693a      	ldr	r2, [r7, #16]
 80056a4:	8912      	ldrh	r2, [r2, #8]
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d301      	bcc.n	80056ae <dir_sdi+0x5c>
 80056aa:	2302      	movs	r3, #2
 80056ac:	e056      	b.n	800575c <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	61da      	str	r2, [r3, #28]
 80056b6:	e02d      	b.n	8005714 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	895b      	ldrh	r3, [r3, #10]
 80056bc:	461a      	mov	r2, r3
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	899b      	ldrh	r3, [r3, #12]
 80056c2:	fb02 f303 	mul.w	r3, r2, r3
 80056c6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80056c8:	e019      	b.n	80056fe <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6979      	ldr	r1, [r7, #20]
 80056ce:	4618      	mov	r0, r3
 80056d0:	f7ff fc9d 	bl	800500e <get_fat>
 80056d4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056dc:	d101      	bne.n	80056e2 <dir_sdi+0x90>
 80056de:	2301      	movs	r3, #1
 80056e0:	e03c      	b.n	800575c <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d904      	bls.n	80056f2 <dir_sdi+0xa0>
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	69db      	ldr	r3, [r3, #28]
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d301      	bcc.n	80056f6 <dir_sdi+0xa4>
 80056f2:	2302      	movs	r3, #2
 80056f4:	e032      	b.n	800575c <dir_sdi+0x10a>
			ofs -= csz;
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80056fe:	683a      	ldr	r2, [r7, #0]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	429a      	cmp	r2, r3
 8005704:	d2e1      	bcs.n	80056ca <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8005706:	6979      	ldr	r1, [r7, #20]
 8005708:	6938      	ldr	r0, [r7, #16]
 800570a:	f7ff fc61 	bl	8004fd0 <clust2sect>
 800570e:	4602      	mov	r2, r0
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	69db      	ldr	r3, [r3, #28]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d101      	bne.n	8005726 <dir_sdi+0xd4>
 8005722:	2302      	movs	r3, #2
 8005724:	e01a      	b.n	800575c <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	69da      	ldr	r2, [r3, #28]
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	899b      	ldrh	r3, [r3, #12]
 800572e:	4619      	mov	r1, r3
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	fbb3 f3f1 	udiv	r3, r3, r1
 8005736:	441a      	add	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	899b      	ldrh	r3, [r3, #12]
 8005746:	461a      	mov	r2, r3
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	fbb3 f0f2 	udiv	r0, r3, r2
 800574e:	fb00 f202 	mul.w	r2, r0, r2
 8005752:	1a9b      	subs	r3, r3, r2
 8005754:	18ca      	adds	r2, r1, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3718      	adds	r7, #24
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b086      	sub	sp, #24
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	695b      	ldr	r3, [r3, #20]
 8005778:	3320      	adds	r3, #32
 800577a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	69db      	ldr	r3, [r3, #28]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d003      	beq.n	800578c <dir_next+0x28>
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800578a:	d301      	bcc.n	8005790 <dir_next+0x2c>
 800578c:	2304      	movs	r3, #4
 800578e:	e0bb      	b.n	8005908 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	899b      	ldrh	r3, [r3, #12]
 8005794:	461a      	mov	r2, r3
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	fbb3 f1f2 	udiv	r1, r3, r2
 800579c:	fb01 f202 	mul.w	r2, r1, r2
 80057a0:	1a9b      	subs	r3, r3, r2
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f040 809d 	bne.w	80058e2 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	69db      	ldr	r3, [r3, #28]
 80057ac:	1c5a      	adds	r2, r3, #1
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	699b      	ldr	r3, [r3, #24]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d10b      	bne.n	80057d2 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	095b      	lsrs	r3, r3, #5
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	8912      	ldrh	r2, [r2, #8]
 80057c2:	4293      	cmp	r3, r2
 80057c4:	f0c0 808d 	bcc.w	80058e2 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	61da      	str	r2, [r3, #28]
 80057ce:	2304      	movs	r3, #4
 80057d0:	e09a      	b.n	8005908 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	899b      	ldrh	r3, [r3, #12]
 80057d6:	461a      	mov	r2, r3
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	fbb3 f3f2 	udiv	r3, r3, r2
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	8952      	ldrh	r2, [r2, #10]
 80057e2:	3a01      	subs	r2, #1
 80057e4:	4013      	ands	r3, r2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d17b      	bne.n	80058e2 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	699b      	ldr	r3, [r3, #24]
 80057f0:	4619      	mov	r1, r3
 80057f2:	4610      	mov	r0, r2
 80057f4:	f7ff fc0b 	bl	800500e <get_fat>
 80057f8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d801      	bhi.n	8005804 <dir_next+0xa0>
 8005800:	2302      	movs	r3, #2
 8005802:	e081      	b.n	8005908 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800580a:	d101      	bne.n	8005810 <dir_next+0xac>
 800580c:	2301      	movs	r3, #1
 800580e:	e07b      	b.n	8005908 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	69db      	ldr	r3, [r3, #28]
 8005814:	697a      	ldr	r2, [r7, #20]
 8005816:	429a      	cmp	r2, r3
 8005818:	d359      	bcc.n	80058ce <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d104      	bne.n	800582a <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	61da      	str	r2, [r3, #28]
 8005826:	2304      	movs	r3, #4
 8005828:	e06e      	b.n	8005908 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	699b      	ldr	r3, [r3, #24]
 8005830:	4619      	mov	r1, r3
 8005832:	4610      	mov	r0, r2
 8005834:	f7ff fe3d 	bl	80054b2 <create_chain>
 8005838:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d101      	bne.n	8005844 <dir_next+0xe0>
 8005840:	2307      	movs	r3, #7
 8005842:	e061      	b.n	8005908 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	2b01      	cmp	r3, #1
 8005848:	d101      	bne.n	800584e <dir_next+0xea>
 800584a:	2302      	movs	r3, #2
 800584c:	e05c      	b.n	8005908 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005854:	d101      	bne.n	800585a <dir_next+0xf6>
 8005856:	2301      	movs	r3, #1
 8005858:	e056      	b.n	8005908 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f7ff fad6 	bl	8004e0c <sync_window>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d001      	beq.n	800586a <dir_next+0x106>
 8005866:	2301      	movs	r3, #1
 8005868:	e04e      	b.n	8005908 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	899b      	ldrh	r3, [r3, #12]
 8005874:	461a      	mov	r2, r3
 8005876:	2100      	movs	r1, #0
 8005878:	f7ff f8fe 	bl	8004a78 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800587c:	2300      	movs	r3, #0
 800587e:	613b      	str	r3, [r7, #16]
 8005880:	6979      	ldr	r1, [r7, #20]
 8005882:	68f8      	ldr	r0, [r7, #12]
 8005884:	f7ff fba4 	bl	8004fd0 <clust2sect>
 8005888:	4602      	mov	r2, r0
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	635a      	str	r2, [r3, #52]	@ 0x34
 800588e:	e012      	b.n	80058b6 <dir_next+0x152>
						fs->wflag = 1;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2201      	movs	r2, #1
 8005894:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f7ff fab8 	bl	8004e0c <sync_window>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d001      	beq.n	80058a6 <dir_next+0x142>
 80058a2:	2301      	movs	r3, #1
 80058a4:	e030      	b.n	8005908 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	3301      	adds	r3, #1
 80058aa:	613b      	str	r3, [r7, #16]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058b0:	1c5a      	adds	r2, r3, #1
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	895b      	ldrh	r3, [r3, #10]
 80058ba:	461a      	mov	r2, r3
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	4293      	cmp	r3, r2
 80058c0:	d3e6      	bcc.n	8005890 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	1ad2      	subs	r2, r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	697a      	ldr	r2, [r7, #20]
 80058d2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80058d4:	6979      	ldr	r1, [r7, #20]
 80058d6:	68f8      	ldr	r0, [r7, #12]
 80058d8:	f7ff fb7a 	bl	8004fd0 <clust2sect>
 80058dc:	4602      	mov	r2, r0
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	68ba      	ldr	r2, [r7, #8]
 80058e6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	899b      	ldrh	r3, [r3, #12]
 80058f2:	461a      	mov	r2, r3
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	fbb3 f0f2 	udiv	r0, r3, r2
 80058fa:	fb00 f202 	mul.w	r2, r0, r2
 80058fe:	1a9b      	subs	r3, r3, r2
 8005900:	18ca      	adds	r2, r1, r3
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b086      	sub	sp, #24
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8005920:	2100      	movs	r1, #0
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f7ff fe95 	bl	8005652 <dir_sdi>
 8005928:	4603      	mov	r3, r0
 800592a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800592c:	7dfb      	ldrb	r3, [r7, #23]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d12b      	bne.n	800598a <dir_alloc+0x7a>
		n = 0;
 8005932:	2300      	movs	r3, #0
 8005934:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	69db      	ldr	r3, [r3, #28]
 800593a:	4619      	mov	r1, r3
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f7ff faa9 	bl	8004e94 <move_window>
 8005942:	4603      	mov	r3, r0
 8005944:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8005946:	7dfb      	ldrb	r3, [r7, #23]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d11d      	bne.n	8005988 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a1b      	ldr	r3, [r3, #32]
 8005950:	781b      	ldrb	r3, [r3, #0]
 8005952:	2be5      	cmp	r3, #229	@ 0xe5
 8005954:	d004      	beq.n	8005960 <dir_alloc+0x50>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6a1b      	ldr	r3, [r3, #32]
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d107      	bne.n	8005970 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	3301      	adds	r3, #1
 8005964:	613b      	str	r3, [r7, #16]
 8005966:	693a      	ldr	r2, [r7, #16]
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	429a      	cmp	r2, r3
 800596c:	d102      	bne.n	8005974 <dir_alloc+0x64>
 800596e:	e00c      	b.n	800598a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8005970:	2300      	movs	r3, #0
 8005972:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8005974:	2101      	movs	r1, #1
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f7ff fef4 	bl	8005764 <dir_next>
 800597c:	4603      	mov	r3, r0
 800597e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8005980:	7dfb      	ldrb	r3, [r7, #23]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d0d7      	beq.n	8005936 <dir_alloc+0x26>
 8005986:	e000      	b.n	800598a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8005988:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800598a:	7dfb      	ldrb	r3, [r7, #23]
 800598c:	2b04      	cmp	r3, #4
 800598e:	d101      	bne.n	8005994 <dir_alloc+0x84>
 8005990:	2307      	movs	r3, #7
 8005992:	75fb      	strb	r3, [r7, #23]
	return res;
 8005994:	7dfb      	ldrb	r3, [r7, #23]
}
 8005996:	4618      	mov	r0, r3
 8005998:	3718      	adds	r7, #24
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}

0800599e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b084      	sub	sp, #16
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
 80059a6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	331a      	adds	r3, #26
 80059ac:	4618      	mov	r0, r3
 80059ae:	f7fe ffbf 	bl	8004930 <ld_word>
 80059b2:	4603      	mov	r3, r0
 80059b4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	781b      	ldrb	r3, [r3, #0]
 80059ba:	2b03      	cmp	r3, #3
 80059bc:	d109      	bne.n	80059d2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	3314      	adds	r3, #20
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7fe ffb4 	bl	8004930 <ld_word>
 80059c8:	4603      	mov	r3, r0
 80059ca:	041b      	lsls	r3, r3, #16
 80059cc:	68fa      	ldr	r2, [r7, #12]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80059d2:	68fb      	ldr	r3, [r7, #12]
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3710      	adds	r7, #16
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}

080059dc <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	60b9      	str	r1, [r7, #8]
 80059e6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	331a      	adds	r3, #26
 80059ec:	687a      	ldr	r2, [r7, #4]
 80059ee:	b292      	uxth	r2, r2
 80059f0:	4611      	mov	r1, r2
 80059f2:	4618      	mov	r0, r3
 80059f4:	f7fe ffd8 	bl	80049a8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	2b03      	cmp	r3, #3
 80059fe:	d109      	bne.n	8005a14 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	f103 0214 	add.w	r2, r3, #20
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	0c1b      	lsrs	r3, r3, #16
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	4610      	mov	r0, r2
 8005a10:	f7fe ffca 	bl	80049a8 <st_word>
	}
}
 8005a14:	bf00      	nop
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8005a1c:	b590      	push	{r4, r7, lr}
 8005a1e:	b087      	sub	sp, #28
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	331a      	adds	r3, #26
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f7fe ff80 	bl	8004930 <ld_word>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d001      	beq.n	8005a3a <cmp_lfn+0x1e>
 8005a36:	2300      	movs	r3, #0
 8005a38:	e059      	b.n	8005aee <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	781b      	ldrb	r3, [r3, #0]
 8005a3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a42:	1e5a      	subs	r2, r3, #1
 8005a44:	4613      	mov	r3, r2
 8005a46:	005b      	lsls	r3, r3, #1
 8005a48:	4413      	add	r3, r2
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	4413      	add	r3, r2
 8005a4e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005a50:	2301      	movs	r3, #1
 8005a52:	81fb      	strh	r3, [r7, #14]
 8005a54:	2300      	movs	r3, #0
 8005a56:	613b      	str	r3, [r7, #16]
 8005a58:	e033      	b.n	8005ac2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8005a5a:	4a27      	ldr	r2, [pc, #156]	@ (8005af8 <cmp_lfn+0xdc>)
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	4413      	add	r3, r2
 8005a60:	781b      	ldrb	r3, [r3, #0]
 8005a62:	461a      	mov	r2, r3
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	4413      	add	r3, r2
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f7fe ff61 	bl	8004930 <ld_word>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8005a72:	89fb      	ldrh	r3, [r7, #14]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d01a      	beq.n	8005aae <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	2bfe      	cmp	r3, #254	@ 0xfe
 8005a7c:	d812      	bhi.n	8005aa4 <cmp_lfn+0x88>
 8005a7e:	89bb      	ldrh	r3, [r7, #12]
 8005a80:	4618      	mov	r0, r3
 8005a82:	f001 fd7b 	bl	800757c <ff_wtoupper>
 8005a86:	4603      	mov	r3, r0
 8005a88:	461c      	mov	r4, r3
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	1c5a      	adds	r2, r3, #1
 8005a8e:	617a      	str	r2, [r7, #20]
 8005a90:	005b      	lsls	r3, r3, #1
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	4413      	add	r3, r2
 8005a96:	881b      	ldrh	r3, [r3, #0]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f001 fd6f 	bl	800757c <ff_wtoupper>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	429c      	cmp	r4, r3
 8005aa2:	d001      	beq.n	8005aa8 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	e022      	b.n	8005aee <cmp_lfn+0xd2>
			}
			wc = uc;
 8005aa8:	89bb      	ldrh	r3, [r7, #12]
 8005aaa:	81fb      	strh	r3, [r7, #14]
 8005aac:	e006      	b.n	8005abc <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8005aae:	89bb      	ldrh	r3, [r7, #12]
 8005ab0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d001      	beq.n	8005abc <cmp_lfn+0xa0>
 8005ab8:	2300      	movs	r3, #0
 8005aba:	e018      	b.n	8005aee <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	3301      	adds	r3, #1
 8005ac0:	613b      	str	r3, [r7, #16]
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	2b0c      	cmp	r3, #12
 8005ac6:	d9c8      	bls.n	8005a5a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	781b      	ldrb	r3, [r3, #0]
 8005acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00b      	beq.n	8005aec <cmp_lfn+0xd0>
 8005ad4:	89fb      	ldrh	r3, [r7, #14]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d008      	beq.n	8005aec <cmp_lfn+0xd0>
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	005b      	lsls	r3, r3, #1
 8005ade:	687a      	ldr	r2, [r7, #4]
 8005ae0:	4413      	add	r3, r2
 8005ae2:	881b      	ldrh	r3, [r3, #0]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d001      	beq.n	8005aec <cmp_lfn+0xd0>
 8005ae8:	2300      	movs	r3, #0
 8005aea:	e000      	b.n	8005aee <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8005aec:	2301      	movs	r3, #1
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	371c      	adds	r7, #28
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd90      	pop	{r4, r7, pc}
 8005af6:	bf00      	nop
 8005af8:	080079c4 	.word	0x080079c4

08005afc <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b088      	sub	sp, #32
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	4611      	mov	r1, r2
 8005b08:	461a      	mov	r2, r3
 8005b0a:	460b      	mov	r3, r1
 8005b0c:	71fb      	strb	r3, [r7, #7]
 8005b0e:	4613      	mov	r3, r2
 8005b10:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	330d      	adds	r3, #13
 8005b16:	79ba      	ldrb	r2, [r7, #6]
 8005b18:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	330b      	adds	r3, #11
 8005b1e:	220f      	movs	r2, #15
 8005b20:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	330c      	adds	r3, #12
 8005b26:	2200      	movs	r2, #0
 8005b28:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	331a      	adds	r3, #26
 8005b2e:	2100      	movs	r1, #0
 8005b30:	4618      	mov	r0, r3
 8005b32:	f7fe ff39 	bl	80049a8 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8005b36:	79fb      	ldrb	r3, [r7, #7]
 8005b38:	1e5a      	subs	r2, r3, #1
 8005b3a:	4613      	mov	r3, r2
 8005b3c:	005b      	lsls	r3, r3, #1
 8005b3e:	4413      	add	r3, r2
 8005b40:	009b      	lsls	r3, r3, #2
 8005b42:	4413      	add	r3, r2
 8005b44:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8005b46:	2300      	movs	r3, #0
 8005b48:	82fb      	strh	r3, [r7, #22]
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8005b4e:	8afb      	ldrh	r3, [r7, #22]
 8005b50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d007      	beq.n	8005b68 <put_lfn+0x6c>
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	1c5a      	adds	r2, r3, #1
 8005b5c:	61fa      	str	r2, [r7, #28]
 8005b5e:	005b      	lsls	r3, r3, #1
 8005b60:	68fa      	ldr	r2, [r7, #12]
 8005b62:	4413      	add	r3, r2
 8005b64:	881b      	ldrh	r3, [r3, #0]
 8005b66:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8005b68:	4a17      	ldr	r2, [pc, #92]	@ (8005bc8 <put_lfn+0xcc>)
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	4413      	add	r3, r2
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	461a      	mov	r2, r3
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	4413      	add	r3, r2
 8005b76:	8afa      	ldrh	r2, [r7, #22]
 8005b78:	4611      	mov	r1, r2
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7fe ff14 	bl	80049a8 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8005b80:	8afb      	ldrh	r3, [r7, #22]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d102      	bne.n	8005b8c <put_lfn+0x90>
 8005b86:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005b8a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	3301      	adds	r3, #1
 8005b90:	61bb      	str	r3, [r7, #24]
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	2b0c      	cmp	r3, #12
 8005b96:	d9da      	bls.n	8005b4e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8005b98:	8afb      	ldrh	r3, [r7, #22]
 8005b9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d006      	beq.n	8005bb0 <put_lfn+0xb4>
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	005b      	lsls	r3, r3, #1
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	4413      	add	r3, r2
 8005baa:	881b      	ldrh	r3, [r3, #0]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d103      	bne.n	8005bb8 <put_lfn+0xbc>
 8005bb0:	79fb      	ldrb	r3, [r7, #7]
 8005bb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bb6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	79fa      	ldrb	r2, [r7, #7]
 8005bbc:	701a      	strb	r2, [r3, #0]
}
 8005bbe:	bf00      	nop
 8005bc0:	3720      	adds	r7, #32
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	080079c4 	.word	0x080079c4

08005bcc <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b08c      	sub	sp, #48	@ 0x30
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	607a      	str	r2, [r7, #4]
 8005bd8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8005bda:	220b      	movs	r2, #11
 8005bdc:	68b9      	ldr	r1, [r7, #8]
 8005bde:	68f8      	ldr	r0, [r7, #12]
 8005be0:	f7fe ff29 	bl	8004a36 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	2b05      	cmp	r3, #5
 8005be8:	d92b      	bls.n	8005c42 <gen_numname+0x76>
		sr = seq;
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8005bee:	e022      	b.n	8005c36 <gen_numname+0x6a>
			wc = *lfn++;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	1c9a      	adds	r2, r3, #2
 8005bf4:	607a      	str	r2, [r7, #4]
 8005bf6:	881b      	ldrh	r3, [r3, #0]
 8005bf8:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005bfe:	e017      	b.n	8005c30 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8005c00:	69fb      	ldr	r3, [r7, #28]
 8005c02:	005a      	lsls	r2, r3, #1
 8005c04:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005c06:	f003 0301 	and.w	r3, r3, #1
 8005c0a:	4413      	add	r3, r2
 8005c0c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8005c0e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005c10:	085b      	lsrs	r3, r3, #1
 8005c12:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d005      	beq.n	8005c2a <gen_numname+0x5e>
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8005c24:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8005c28:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8005c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2c:	3301      	adds	r3, #1
 8005c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c32:	2b0f      	cmp	r3, #15
 8005c34:	d9e4      	bls.n	8005c00 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	881b      	ldrh	r3, [r3, #0]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d1d8      	bne.n	8005bf0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8005c42:	2307      	movs	r3, #7
 8005c44:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	f003 030f 	and.w	r3, r3, #15
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	3330      	adds	r3, #48	@ 0x30
 8005c52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8005c56:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c5a:	2b39      	cmp	r3, #57	@ 0x39
 8005c5c:	d904      	bls.n	8005c68 <gen_numname+0x9c>
 8005c5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c62:	3307      	adds	r3, #7
 8005c64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8005c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c6a:	1e5a      	subs	r2, r3, #1
 8005c6c:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005c6e:	3330      	adds	r3, #48	@ 0x30
 8005c70:	443b      	add	r3, r7
 8005c72:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005c76:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	091b      	lsrs	r3, r3, #4
 8005c7e:	603b      	str	r3, [r7, #0]
	} while (seq);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d1df      	bne.n	8005c46 <gen_numname+0x7a>
	ns[i] = '~';
 8005c86:	f107 0214 	add.w	r2, r7, #20
 8005c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c8c:	4413      	add	r3, r2
 8005c8e:	227e      	movs	r2, #126	@ 0x7e
 8005c90:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8005c92:	2300      	movs	r3, #0
 8005c94:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c96:	e002      	b.n	8005c9e <gen_numname+0xd2>
 8005c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d205      	bcs.n	8005cb2 <gen_numname+0xe6>
 8005ca6:	68fa      	ldr	r2, [r7, #12]
 8005ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005caa:	4413      	add	r3, r2
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	2b20      	cmp	r3, #32
 8005cb0:	d1f2      	bne.n	8005c98 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8005cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb4:	2b07      	cmp	r3, #7
 8005cb6:	d807      	bhi.n	8005cc8 <gen_numname+0xfc>
 8005cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cba:	1c5a      	adds	r2, r3, #1
 8005cbc:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005cbe:	3330      	adds	r3, #48	@ 0x30
 8005cc0:	443b      	add	r3, r7
 8005cc2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8005cc6:	e000      	b.n	8005cca <gen_numname+0xfe>
 8005cc8:	2120      	movs	r1, #32
 8005cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ccc:	1c5a      	adds	r2, r3, #1
 8005cce:	627a      	str	r2, [r7, #36]	@ 0x24
 8005cd0:	68fa      	ldr	r2, [r7, #12]
 8005cd2:	4413      	add	r3, r2
 8005cd4:	460a      	mov	r2, r1
 8005cd6:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8005cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cda:	2b07      	cmp	r3, #7
 8005cdc:	d9e9      	bls.n	8005cb2 <gen_numname+0xe6>
}
 8005cde:	bf00      	nop
 8005ce0:	bf00      	nop
 8005ce2:	3730      	adds	r7, #48	@ 0x30
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8005cf4:	230b      	movs	r3, #11
 8005cf6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8005cf8:	7bfb      	ldrb	r3, [r7, #15]
 8005cfa:	b2da      	uxtb	r2, r3
 8005cfc:	0852      	lsrs	r2, r2, #1
 8005cfe:	01db      	lsls	r3, r3, #7
 8005d00:	4313      	orrs	r3, r2
 8005d02:	b2da      	uxtb	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	1c59      	adds	r1, r3, #1
 8005d08:	6079      	str	r1, [r7, #4]
 8005d0a:	781b      	ldrb	r3, [r3, #0]
 8005d0c:	4413      	add	r3, r2
 8005d0e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	3b01      	subs	r3, #1
 8005d14:	60bb      	str	r3, [r7, #8]
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d1ed      	bne.n	8005cf8 <sum_sfn+0x10>
	return sum;
 8005d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3714      	adds	r7, #20
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr

08005d2a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8005d2a:	b580      	push	{r7, lr}
 8005d2c:	b086      	sub	sp, #24
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8005d38:	2100      	movs	r1, #0
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7ff fc89 	bl	8005652 <dir_sdi>
 8005d40:	4603      	mov	r3, r0
 8005d42:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8005d44:	7dfb      	ldrb	r3, [r7, #23]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d001      	beq.n	8005d4e <dir_find+0x24>
 8005d4a:	7dfb      	ldrb	r3, [r7, #23]
 8005d4c:	e0a9      	b.n	8005ea2 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005d4e:	23ff      	movs	r3, #255	@ 0xff
 8005d50:	753b      	strb	r3, [r7, #20]
 8005d52:	7d3b      	ldrb	r3, [r7, #20]
 8005d54:	757b      	strb	r3, [r7, #21]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f04f 32ff 	mov.w	r2, #4294967295
 8005d5c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	4619      	mov	r1, r3
 8005d64:	6938      	ldr	r0, [r7, #16]
 8005d66:	f7ff f895 	bl	8004e94 <move_window>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8005d6e:	7dfb      	ldrb	r3, [r7, #23]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	f040 8090 	bne.w	8005e96 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a1b      	ldr	r3, [r3, #32]
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005d7e:	7dbb      	ldrb	r3, [r7, #22]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d102      	bne.n	8005d8a <dir_find+0x60>
 8005d84:	2304      	movs	r3, #4
 8005d86:	75fb      	strb	r3, [r7, #23]
 8005d88:	e08a      	b.n	8005ea0 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	330b      	adds	r3, #11
 8005d90:	781b      	ldrb	r3, [r3, #0]
 8005d92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d96:	73fb      	strb	r3, [r7, #15]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	7bfa      	ldrb	r2, [r7, #15]
 8005d9c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8005d9e:	7dbb      	ldrb	r3, [r7, #22]
 8005da0:	2be5      	cmp	r3, #229	@ 0xe5
 8005da2:	d007      	beq.n	8005db4 <dir_find+0x8a>
 8005da4:	7bfb      	ldrb	r3, [r7, #15]
 8005da6:	f003 0308 	and.w	r3, r3, #8
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d009      	beq.n	8005dc2 <dir_find+0x98>
 8005dae:	7bfb      	ldrb	r3, [r7, #15]
 8005db0:	2b0f      	cmp	r3, #15
 8005db2:	d006      	beq.n	8005dc2 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005db4:	23ff      	movs	r3, #255	@ 0xff
 8005db6:	757b      	strb	r3, [r7, #21]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f04f 32ff 	mov.w	r2, #4294967295
 8005dbe:	631a      	str	r2, [r3, #48]	@ 0x30
 8005dc0:	e05e      	b.n	8005e80 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8005dc2:	7bfb      	ldrb	r3, [r7, #15]
 8005dc4:	2b0f      	cmp	r3, #15
 8005dc6:	d136      	bne.n	8005e36 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005dce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d154      	bne.n	8005e80 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8005dd6:	7dbb      	ldrb	r3, [r7, #22]
 8005dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d00d      	beq.n	8005dfc <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6a1b      	ldr	r3, [r3, #32]
 8005de4:	7b5b      	ldrb	r3, [r3, #13]
 8005de6:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8005de8:	7dbb      	ldrb	r3, [r7, #22]
 8005dea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005dee:	75bb      	strb	r3, [r7, #22]
 8005df0:	7dbb      	ldrb	r3, [r7, #22]
 8005df2:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	695a      	ldr	r2, [r3, #20]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005dfc:	7dba      	ldrb	r2, [r7, #22]
 8005dfe:	7d7b      	ldrb	r3, [r7, #21]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d115      	bne.n	8005e30 <dir_find+0x106>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6a1b      	ldr	r3, [r3, #32]
 8005e08:	330d      	adds	r3, #13
 8005e0a:	781b      	ldrb	r3, [r3, #0]
 8005e0c:	7d3a      	ldrb	r2, [r7, #20]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d10e      	bne.n	8005e30 <dir_find+0x106>
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	691a      	ldr	r2, [r3, #16]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a1b      	ldr	r3, [r3, #32]
 8005e1a:	4619      	mov	r1, r3
 8005e1c:	4610      	mov	r0, r2
 8005e1e:	f7ff fdfd 	bl	8005a1c <cmp_lfn>
 8005e22:	4603      	mov	r3, r0
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d003      	beq.n	8005e30 <dir_find+0x106>
 8005e28:	7d7b      	ldrb	r3, [r7, #21]
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	e000      	b.n	8005e32 <dir_find+0x108>
 8005e30:	23ff      	movs	r3, #255	@ 0xff
 8005e32:	757b      	strb	r3, [r7, #21]
 8005e34:	e024      	b.n	8005e80 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8005e36:	7d7b      	ldrb	r3, [r7, #21]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d109      	bne.n	8005e50 <dir_find+0x126>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a1b      	ldr	r3, [r3, #32]
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7ff ff51 	bl	8005ce8 <sum_sfn>
 8005e46:	4603      	mov	r3, r0
 8005e48:	461a      	mov	r2, r3
 8005e4a:	7d3b      	ldrb	r3, [r7, #20]
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d024      	beq.n	8005e9a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005e56:	f003 0301 	and.w	r3, r3, #1
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10a      	bne.n	8005e74 <dir_find+0x14a>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a18      	ldr	r0, [r3, #32]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	3324      	adds	r3, #36	@ 0x24
 8005e66:	220b      	movs	r2, #11
 8005e68:	4619      	mov	r1, r3
 8005e6a:	f7fe fe20 	bl	8004aae <mem_cmp>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d014      	beq.n	8005e9e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005e74:	23ff      	movs	r3, #255	@ 0xff
 8005e76:	757b      	strb	r3, [r7, #21]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8005e7e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8005e80:	2100      	movs	r1, #0
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f7ff fc6e 	bl	8005764 <dir_next>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8005e8c:	7dfb      	ldrb	r3, [r7, #23]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	f43f af65 	beq.w	8005d5e <dir_find+0x34>
 8005e94:	e004      	b.n	8005ea0 <dir_find+0x176>
		if (res != FR_OK) break;
 8005e96:	bf00      	nop
 8005e98:	e002      	b.n	8005ea0 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8005e9a:	bf00      	nop
 8005e9c:	e000      	b.n	8005ea0 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8005e9e:	bf00      	nop

	return res;
 8005ea0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3718      	adds	r7, #24
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
	...

08005eac <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b08c      	sub	sp, #48	@ 0x30
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005ec0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d001      	beq.n	8005ecc <dir_register+0x20>
 8005ec8:	2306      	movs	r3, #6
 8005eca:	e0e0      	b.n	800608e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8005ecc:	2300      	movs	r3, #0
 8005ece:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ed0:	e002      	b.n	8005ed8 <dir_register+0x2c>
 8005ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed4:	3301      	adds	r3, #1
 8005ed6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	691a      	ldr	r2, [r3, #16]
 8005edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ede:	005b      	lsls	r3, r3, #1
 8005ee0:	4413      	add	r3, r2
 8005ee2:	881b      	ldrh	r3, [r3, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d1f4      	bne.n	8005ed2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8005eee:	f107 030c 	add.w	r3, r7, #12
 8005ef2:	220c      	movs	r2, #12
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f7fe fd9e 	bl	8004a36 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8005efa:	7dfb      	ldrb	r3, [r7, #23]
 8005efc:	f003 0301 	and.w	r3, r3, #1
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d032      	beq.n	8005f6a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2240      	movs	r2, #64	@ 0x40
 8005f08:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f10:	e016      	b.n	8005f40 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	691a      	ldr	r2, [r3, #16]
 8005f1c:	f107 010c 	add.w	r1, r7, #12
 8005f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f22:	f7ff fe53 	bl	8005bcc <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f7ff feff 	bl	8005d2a <dir_find>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8005f32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d106      	bne.n	8005f48 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8005f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f42:	2b63      	cmp	r3, #99	@ 0x63
 8005f44:	d9e5      	bls.n	8005f12 <dir_register+0x66>
 8005f46:	e000      	b.n	8005f4a <dir_register+0x9e>
			if (res != FR_OK) break;
 8005f48:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8005f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f4c:	2b64      	cmp	r3, #100	@ 0x64
 8005f4e:	d101      	bne.n	8005f54 <dir_register+0xa8>
 8005f50:	2307      	movs	r3, #7
 8005f52:	e09c      	b.n	800608e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8005f54:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f58:	2b04      	cmp	r3, #4
 8005f5a:	d002      	beq.n	8005f62 <dir_register+0xb6>
 8005f5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f60:	e095      	b.n	800608e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8005f62:	7dfa      	ldrb	r2, [r7, #23]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8005f6a:	7dfb      	ldrb	r3, [r7, #23]
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d007      	beq.n	8005f84 <dir_register+0xd8>
 8005f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f76:	330c      	adds	r3, #12
 8005f78:	4a47      	ldr	r2, [pc, #284]	@ (8006098 <dir_register+0x1ec>)
 8005f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f7e:	089b      	lsrs	r3, r3, #2
 8005f80:	3301      	adds	r3, #1
 8005f82:	e000      	b.n	8005f86 <dir_register+0xda>
 8005f84:	2301      	movs	r3, #1
 8005f86:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8005f88:	6a39      	ldr	r1, [r7, #32]
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f7ff fcc0 	bl	8005910 <dir_alloc>
 8005f90:	4603      	mov	r3, r0
 8005f92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8005f96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d148      	bne.n	8006030 <dir_register+0x184>
 8005f9e:	6a3b      	ldr	r3, [r7, #32]
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	623b      	str	r3, [r7, #32]
 8005fa4:	6a3b      	ldr	r3, [r7, #32]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d042      	beq.n	8006030 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	695a      	ldr	r2, [r3, #20]
 8005fae:	6a3b      	ldr	r3, [r7, #32]
 8005fb0:	015b      	lsls	r3, r3, #5
 8005fb2:	1ad3      	subs	r3, r2, r3
 8005fb4:	4619      	mov	r1, r3
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f7ff fb4b 	bl	8005652 <dir_sdi>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8005fc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d132      	bne.n	8006030 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	3324      	adds	r3, #36	@ 0x24
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f7ff fe8a 	bl	8005ce8 <sum_sfn>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	69db      	ldr	r3, [r3, #28]
 8005fdc:	4619      	mov	r1, r3
 8005fde:	69f8      	ldr	r0, [r7, #28]
 8005fe0:	f7fe ff58 	bl	8004e94 <move_window>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8005fea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d11d      	bne.n	800602e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8005ff2:	69fb      	ldr	r3, [r7, #28]
 8005ff4:	6918      	ldr	r0, [r3, #16]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6a19      	ldr	r1, [r3, #32]
 8005ffa:	6a3b      	ldr	r3, [r7, #32]
 8005ffc:	b2da      	uxtb	r2, r3
 8005ffe:	7efb      	ldrb	r3, [r7, #27]
 8006000:	f7ff fd7c 	bl	8005afc <put_lfn>
				fs->wflag = 1;
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	2201      	movs	r2, #1
 8006008:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800600a:	2100      	movs	r1, #0
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f7ff fba9 	bl	8005764 <dir_next>
 8006012:	4603      	mov	r3, r0
 8006014:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8006018:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800601c:	2b00      	cmp	r3, #0
 800601e:	d107      	bne.n	8006030 <dir_register+0x184>
 8006020:	6a3b      	ldr	r3, [r7, #32]
 8006022:	3b01      	subs	r3, #1
 8006024:	623b      	str	r3, [r7, #32]
 8006026:	6a3b      	ldr	r3, [r7, #32]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1d5      	bne.n	8005fd8 <dir_register+0x12c>
 800602c:	e000      	b.n	8006030 <dir_register+0x184>
				if (res != FR_OK) break;
 800602e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006030:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006034:	2b00      	cmp	r3, #0
 8006036:	d128      	bne.n	800608a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	69db      	ldr	r3, [r3, #28]
 800603c:	4619      	mov	r1, r3
 800603e:	69f8      	ldr	r0, [r7, #28]
 8006040:	f7fe ff28 	bl	8004e94 <move_window>
 8006044:	4603      	mov	r3, r0
 8006046:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800604a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800604e:	2b00      	cmp	r3, #0
 8006050:	d11b      	bne.n	800608a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	2220      	movs	r2, #32
 8006058:	2100      	movs	r1, #0
 800605a:	4618      	mov	r0, r3
 800605c:	f7fe fd0c 	bl	8004a78 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6a18      	ldr	r0, [r3, #32]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	3324      	adds	r3, #36	@ 0x24
 8006068:	220b      	movs	r2, #11
 800606a:	4619      	mov	r1, r3
 800606c:	f7fe fce3 	bl	8004a36 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a1b      	ldr	r3, [r3, #32]
 800607a:	330c      	adds	r3, #12
 800607c:	f002 0218 	and.w	r2, r2, #24
 8006080:	b2d2      	uxtb	r2, r2
 8006082:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	2201      	movs	r2, #1
 8006088:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800608a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800608e:	4618      	mov	r0, r3
 8006090:	3730      	adds	r7, #48	@ 0x30
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop
 8006098:	4ec4ec4f 	.word	0x4ec4ec4f

0800609c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b08a      	sub	sp, #40	@ 0x28
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	613b      	str	r3, [r7, #16]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	60fb      	str	r3, [r7, #12]
 80060b4:	2300      	movs	r3, #0
 80060b6:	617b      	str	r3, [r7, #20]
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80060bc:	69bb      	ldr	r3, [r7, #24]
 80060be:	1c5a      	adds	r2, r3, #1
 80060c0:	61ba      	str	r2, [r7, #24]
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	4413      	add	r3, r2
 80060c6:	781b      	ldrb	r3, [r3, #0]
 80060c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80060ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80060cc:	2b1f      	cmp	r3, #31
 80060ce:	d940      	bls.n	8006152 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80060d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80060d2:	2b2f      	cmp	r3, #47	@ 0x2f
 80060d4:	d006      	beq.n	80060e4 <create_name+0x48>
 80060d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80060d8:	2b5c      	cmp	r3, #92	@ 0x5c
 80060da:	d110      	bne.n	80060fe <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80060dc:	e002      	b.n	80060e4 <create_name+0x48>
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	3301      	adds	r3, #1
 80060e2:	61bb      	str	r3, [r7, #24]
 80060e4:	693a      	ldr	r2, [r7, #16]
 80060e6:	69bb      	ldr	r3, [r7, #24]
 80060e8:	4413      	add	r3, r2
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	2b2f      	cmp	r3, #47	@ 0x2f
 80060ee:	d0f6      	beq.n	80060de <create_name+0x42>
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	4413      	add	r3, r2
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	2b5c      	cmp	r3, #92	@ 0x5c
 80060fa:	d0f0      	beq.n	80060de <create_name+0x42>
			break;
 80060fc:	e02a      	b.n	8006154 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	2bfe      	cmp	r3, #254	@ 0xfe
 8006102:	d901      	bls.n	8006108 <create_name+0x6c>
 8006104:	2306      	movs	r3, #6
 8006106:	e17d      	b.n	8006404 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8006108:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800610a:	b2db      	uxtb	r3, r3
 800610c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800610e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006110:	2101      	movs	r1, #1
 8006112:	4618      	mov	r0, r3
 8006114:	f001 f9f6 	bl	8007504 <ff_convert>
 8006118:	4603      	mov	r3, r0
 800611a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800611c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800611e:	2b00      	cmp	r3, #0
 8006120:	d101      	bne.n	8006126 <create_name+0x8a>
 8006122:	2306      	movs	r3, #6
 8006124:	e16e      	b.n	8006404 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8006126:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006128:	2b7f      	cmp	r3, #127	@ 0x7f
 800612a:	d809      	bhi.n	8006140 <create_name+0xa4>
 800612c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800612e:	4619      	mov	r1, r3
 8006130:	488d      	ldr	r0, [pc, #564]	@ (8006368 <create_name+0x2cc>)
 8006132:	f7fe fce3 	bl	8004afc <chk_chr>
 8006136:	4603      	mov	r3, r0
 8006138:	2b00      	cmp	r3, #0
 800613a:	d001      	beq.n	8006140 <create_name+0xa4>
 800613c:	2306      	movs	r3, #6
 800613e:	e161      	b.n	8006404 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	1c5a      	adds	r2, r3, #1
 8006144:	617a      	str	r2, [r7, #20]
 8006146:	005b      	lsls	r3, r3, #1
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	4413      	add	r3, r2
 800614c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800614e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8006150:	e7b4      	b.n	80060bc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8006152:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006154:	693a      	ldr	r2, [r7, #16]
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	441a      	add	r2, r3
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800615e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006160:	2b1f      	cmp	r3, #31
 8006162:	d801      	bhi.n	8006168 <create_name+0xcc>
 8006164:	2304      	movs	r3, #4
 8006166:	e000      	b.n	800616a <create_name+0xce>
 8006168:	2300      	movs	r3, #0
 800616a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800616e:	e011      	b.n	8006194 <create_name+0xf8>
		w = lfn[di - 1];
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006176:	3b01      	subs	r3, #1
 8006178:	005b      	lsls	r3, r3, #1
 800617a:	68fa      	ldr	r2, [r7, #12]
 800617c:	4413      	add	r3, r2
 800617e:	881b      	ldrh	r3, [r3, #0]
 8006180:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8006182:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006184:	2b20      	cmp	r3, #32
 8006186:	d002      	beq.n	800618e <create_name+0xf2>
 8006188:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800618a:	2b2e      	cmp	r3, #46	@ 0x2e
 800618c:	d106      	bne.n	800619c <create_name+0x100>
		di--;
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	3b01      	subs	r3, #1
 8006192:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d1ea      	bne.n	8006170 <create_name+0xd4>
 800619a:	e000      	b.n	800619e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800619c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	005b      	lsls	r3, r3, #1
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	4413      	add	r3, r2
 80061a6:	2200      	movs	r2, #0
 80061a8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d101      	bne.n	80061b4 <create_name+0x118>
 80061b0:	2306      	movs	r3, #6
 80061b2:	e127      	b.n	8006404 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	3324      	adds	r3, #36	@ 0x24
 80061b8:	220b      	movs	r2, #11
 80061ba:	2120      	movs	r1, #32
 80061bc:	4618      	mov	r0, r3
 80061be:	f7fe fc5b 	bl	8004a78 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80061c2:	2300      	movs	r3, #0
 80061c4:	61bb      	str	r3, [r7, #24]
 80061c6:	e002      	b.n	80061ce <create_name+0x132>
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	3301      	adds	r3, #1
 80061cc:	61bb      	str	r3, [r7, #24]
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	005b      	lsls	r3, r3, #1
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	4413      	add	r3, r2
 80061d6:	881b      	ldrh	r3, [r3, #0]
 80061d8:	2b20      	cmp	r3, #32
 80061da:	d0f5      	beq.n	80061c8 <create_name+0x12c>
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	005b      	lsls	r3, r3, #1
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	4413      	add	r3, r2
 80061e4:	881b      	ldrh	r3, [r3, #0]
 80061e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80061e8:	d0ee      	beq.n	80061c8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d009      	beq.n	8006204 <create_name+0x168>
 80061f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061f4:	f043 0303 	orr.w	r3, r3, #3
 80061f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80061fc:	e002      	b.n	8006204 <create_name+0x168>
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	3b01      	subs	r3, #1
 8006202:	617b      	str	r3, [r7, #20]
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d009      	beq.n	800621e <create_name+0x182>
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006210:	3b01      	subs	r3, #1
 8006212:	005b      	lsls	r3, r3, #1
 8006214:	68fa      	ldr	r2, [r7, #12]
 8006216:	4413      	add	r3, r2
 8006218:	881b      	ldrh	r3, [r3, #0]
 800621a:	2b2e      	cmp	r3, #46	@ 0x2e
 800621c:	d1ef      	bne.n	80061fe <create_name+0x162>

	i = b = 0; ni = 8;
 800621e:	2300      	movs	r3, #0
 8006220:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006224:	2300      	movs	r3, #0
 8006226:	623b      	str	r3, [r7, #32]
 8006228:	2308      	movs	r3, #8
 800622a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	1c5a      	adds	r2, r3, #1
 8006230:	61ba      	str	r2, [r7, #24]
 8006232:	005b      	lsls	r3, r3, #1
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	4413      	add	r3, r2
 8006238:	881b      	ldrh	r3, [r3, #0]
 800623a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800623c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800623e:	2b00      	cmp	r3, #0
 8006240:	f000 8090 	beq.w	8006364 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8006244:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006246:	2b20      	cmp	r3, #32
 8006248:	d006      	beq.n	8006258 <create_name+0x1bc>
 800624a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800624c:	2b2e      	cmp	r3, #46	@ 0x2e
 800624e:	d10a      	bne.n	8006266 <create_name+0x1ca>
 8006250:	69ba      	ldr	r2, [r7, #24]
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	429a      	cmp	r2, r3
 8006256:	d006      	beq.n	8006266 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8006258:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800625c:	f043 0303 	orr.w	r3, r3, #3
 8006260:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006264:	e07d      	b.n	8006362 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8006266:	6a3a      	ldr	r2, [r7, #32]
 8006268:	69fb      	ldr	r3, [r7, #28]
 800626a:	429a      	cmp	r2, r3
 800626c:	d203      	bcs.n	8006276 <create_name+0x1da>
 800626e:	69ba      	ldr	r2, [r7, #24]
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	429a      	cmp	r2, r3
 8006274:	d123      	bne.n	80062be <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	2b0b      	cmp	r3, #11
 800627a:	d106      	bne.n	800628a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800627c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006280:	f043 0303 	orr.w	r3, r3, #3
 8006284:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006288:	e075      	b.n	8006376 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800628a:	69ba      	ldr	r2, [r7, #24]
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	429a      	cmp	r2, r3
 8006290:	d005      	beq.n	800629e <create_name+0x202>
 8006292:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006296:	f043 0303 	orr.w	r3, r3, #3
 800629a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800629e:	69ba      	ldr	r2, [r7, #24]
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d866      	bhi.n	8006374 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	61bb      	str	r3, [r7, #24]
 80062aa:	2308      	movs	r3, #8
 80062ac:	623b      	str	r3, [r7, #32]
 80062ae:	230b      	movs	r3, #11
 80062b0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80062b2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80062b6:	009b      	lsls	r3, r3, #2
 80062b8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80062bc:	e051      	b.n	8006362 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80062be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80062c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80062c2:	d914      	bls.n	80062ee <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80062c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80062c6:	2100      	movs	r1, #0
 80062c8:	4618      	mov	r0, r3
 80062ca:	f001 f91b 	bl	8007504 <ff_convert>
 80062ce:	4603      	mov	r3, r0
 80062d0:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80062d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d004      	beq.n	80062e2 <create_name+0x246>
 80062d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80062da:	3b80      	subs	r3, #128	@ 0x80
 80062dc:	4a23      	ldr	r2, [pc, #140]	@ (800636c <create_name+0x2d0>)
 80062de:	5cd3      	ldrb	r3, [r2, r3]
 80062e0:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80062e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062e6:	f043 0302 	orr.w	r3, r3, #2
 80062ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80062ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d007      	beq.n	8006304 <create_name+0x268>
 80062f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80062f6:	4619      	mov	r1, r3
 80062f8:	481d      	ldr	r0, [pc, #116]	@ (8006370 <create_name+0x2d4>)
 80062fa:	f7fe fbff 	bl	8004afc <chk_chr>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d008      	beq.n	8006316 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006304:	235f      	movs	r3, #95	@ 0x5f
 8006306:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006308:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800630c:	f043 0303 	orr.w	r3, r3, #3
 8006310:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006314:	e01b      	b.n	800634e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8006316:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006318:	2b40      	cmp	r3, #64	@ 0x40
 800631a:	d909      	bls.n	8006330 <create_name+0x294>
 800631c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800631e:	2b5a      	cmp	r3, #90	@ 0x5a
 8006320:	d806      	bhi.n	8006330 <create_name+0x294>
					b |= 2;
 8006322:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006326:	f043 0302 	orr.w	r3, r3, #2
 800632a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800632e:	e00e      	b.n	800634e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8006330:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006332:	2b60      	cmp	r3, #96	@ 0x60
 8006334:	d90b      	bls.n	800634e <create_name+0x2b2>
 8006336:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006338:	2b7a      	cmp	r3, #122	@ 0x7a
 800633a:	d808      	bhi.n	800634e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800633c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006340:	f043 0301 	orr.w	r3, r3, #1
 8006344:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006348:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800634a:	3b20      	subs	r3, #32
 800634c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800634e:	6a3b      	ldr	r3, [r7, #32]
 8006350:	1c5a      	adds	r2, r3, #1
 8006352:	623a      	str	r2, [r7, #32]
 8006354:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006356:	b2d1      	uxtb	r1, r2
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	4413      	add	r3, r2
 800635c:	460a      	mov	r2, r1
 800635e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8006362:	e763      	b.n	800622c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8006364:	bf00      	nop
 8006366:	e006      	b.n	8006376 <create_name+0x2da>
 8006368:	080078dc 	.word	0x080078dc
 800636c:	08007944 	.word	0x08007944
 8006370:	080078e8 	.word	0x080078e8
			if (si > di) break;			/* No extension */
 8006374:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800637c:	2be5      	cmp	r3, #229	@ 0xe5
 800637e:	d103      	bne.n	8006388 <create_name+0x2ec>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2205      	movs	r2, #5
 8006384:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	2b08      	cmp	r3, #8
 800638c:	d104      	bne.n	8006398 <create_name+0x2fc>
 800638e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8006398:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800639c:	f003 030c 	and.w	r3, r3, #12
 80063a0:	2b0c      	cmp	r3, #12
 80063a2:	d005      	beq.n	80063b0 <create_name+0x314>
 80063a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80063a8:	f003 0303 	and.w	r3, r3, #3
 80063ac:	2b03      	cmp	r3, #3
 80063ae:	d105      	bne.n	80063bc <create_name+0x320>
 80063b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80063b4:	f043 0302 	orr.w	r3, r3, #2
 80063b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80063bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80063c0:	f003 0302 	and.w	r3, r3, #2
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d117      	bne.n	80063f8 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80063c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80063cc:	f003 0303 	and.w	r3, r3, #3
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d105      	bne.n	80063e0 <create_name+0x344>
 80063d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80063d8:	f043 0310 	orr.w	r3, r3, #16
 80063dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80063e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80063e4:	f003 030c 	and.w	r3, r3, #12
 80063e8:	2b04      	cmp	r3, #4
 80063ea:	d105      	bne.n	80063f8 <create_name+0x35c>
 80063ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80063f0:	f043 0308 	orr.w	r3, r3, #8
 80063f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80063fe:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8006402:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8006404:	4618      	mov	r0, r3
 8006406:	3728      	adds	r7, #40	@ 0x28
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b086      	sub	sp, #24
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006420:	e002      	b.n	8006428 <follow_path+0x1c>
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	3301      	adds	r3, #1
 8006426:	603b      	str	r3, [r7, #0]
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	781b      	ldrb	r3, [r3, #0]
 800642c:	2b2f      	cmp	r3, #47	@ 0x2f
 800642e:	d0f8      	beq.n	8006422 <follow_path+0x16>
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	781b      	ldrb	r3, [r3, #0]
 8006434:	2b5c      	cmp	r3, #92	@ 0x5c
 8006436:	d0f4      	beq.n	8006422 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	2200      	movs	r2, #0
 800643c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	2b1f      	cmp	r3, #31
 8006444:	d80a      	bhi.n	800645c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2280      	movs	r2, #128	@ 0x80
 800644a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800644e:	2100      	movs	r1, #0
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f7ff f8fe 	bl	8005652 <dir_sdi>
 8006456:	4603      	mov	r3, r0
 8006458:	75fb      	strb	r3, [r7, #23]
 800645a:	e048      	b.n	80064ee <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800645c:	463b      	mov	r3, r7
 800645e:	4619      	mov	r1, r3
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f7ff fe1b 	bl	800609c <create_name>
 8006466:	4603      	mov	r3, r0
 8006468:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800646a:	7dfb      	ldrb	r3, [r7, #23]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d139      	bne.n	80064e4 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f7ff fc5a 	bl	8005d2a <dir_find>
 8006476:	4603      	mov	r3, r0
 8006478:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006480:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006482:	7dfb      	ldrb	r3, [r7, #23]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d00a      	beq.n	800649e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006488:	7dfb      	ldrb	r3, [r7, #23]
 800648a:	2b04      	cmp	r3, #4
 800648c:	d12c      	bne.n	80064e8 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800648e:	7afb      	ldrb	r3, [r7, #11]
 8006490:	f003 0304 	and.w	r3, r3, #4
 8006494:	2b00      	cmp	r3, #0
 8006496:	d127      	bne.n	80064e8 <follow_path+0xdc>
 8006498:	2305      	movs	r3, #5
 800649a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800649c:	e024      	b.n	80064e8 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800649e:	7afb      	ldrb	r3, [r7, #11]
 80064a0:	f003 0304 	and.w	r3, r3, #4
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d121      	bne.n	80064ec <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	799b      	ldrb	r3, [r3, #6]
 80064ac:	f003 0310 	and.w	r3, r3, #16
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d102      	bne.n	80064ba <follow_path+0xae>
				res = FR_NO_PATH; break;
 80064b4:	2305      	movs	r3, #5
 80064b6:	75fb      	strb	r3, [r7, #23]
 80064b8:	e019      	b.n	80064ee <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	695b      	ldr	r3, [r3, #20]
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	8992      	ldrh	r2, [r2, #12]
 80064c8:	fbb3 f0f2 	udiv	r0, r3, r2
 80064cc:	fb00 f202 	mul.w	r2, r0, r2
 80064d0:	1a9b      	subs	r3, r3, r2
 80064d2:	440b      	add	r3, r1
 80064d4:	4619      	mov	r1, r3
 80064d6:	68f8      	ldr	r0, [r7, #12]
 80064d8:	f7ff fa61 	bl	800599e <ld_clust>
 80064dc:	4602      	mov	r2, r0
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80064e2:	e7bb      	b.n	800645c <follow_path+0x50>
			if (res != FR_OK) break;
 80064e4:	bf00      	nop
 80064e6:	e002      	b.n	80064ee <follow_path+0xe2>
				break;
 80064e8:	bf00      	nop
 80064ea:	e000      	b.n	80064ee <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80064ec:	bf00      	nop
			}
		}
	}

	return res;
 80064ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3718      	adds	r7, #24
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b087      	sub	sp, #28
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006500:	f04f 33ff 	mov.w	r3, #4294967295
 8006504:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d031      	beq.n	8006572 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	617b      	str	r3, [r7, #20]
 8006514:	e002      	b.n	800651c <get_ldnumber+0x24>
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	3301      	adds	r3, #1
 800651a:	617b      	str	r3, [r7, #20]
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	2b1f      	cmp	r3, #31
 8006522:	d903      	bls.n	800652c <get_ldnumber+0x34>
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	2b3a      	cmp	r3, #58	@ 0x3a
 800652a:	d1f4      	bne.n	8006516 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	781b      	ldrb	r3, [r3, #0]
 8006530:	2b3a      	cmp	r3, #58	@ 0x3a
 8006532:	d11c      	bne.n	800656e <get_ldnumber+0x76>
			tp = *path;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	1c5a      	adds	r2, r3, #1
 800653e:	60fa      	str	r2, [r7, #12]
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	3b30      	subs	r3, #48	@ 0x30
 8006544:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	2b09      	cmp	r3, #9
 800654a:	d80e      	bhi.n	800656a <get_ldnumber+0x72>
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	429a      	cmp	r2, r3
 8006552:	d10a      	bne.n	800656a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d107      	bne.n	800656a <get_ldnumber+0x72>
					vol = (int)i;
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	3301      	adds	r3, #1
 8006562:	617b      	str	r3, [r7, #20]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	697a      	ldr	r2, [r7, #20]
 8006568:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	e002      	b.n	8006574 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800656e:	2300      	movs	r3, #0
 8006570:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006572:	693b      	ldr	r3, [r7, #16]
}
 8006574:	4618      	mov	r0, r3
 8006576:	371c      	adds	r7, #28
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b082      	sub	sp, #8
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
 8006588:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	70da      	strb	r2, [r3, #3]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f04f 32ff 	mov.w	r2, #4294967295
 8006596:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006598:	6839      	ldr	r1, [r7, #0]
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f7fe fc7a 	bl	8004e94 <move_window>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d001      	beq.n	80065aa <check_fs+0x2a>
 80065a6:	2304      	movs	r3, #4
 80065a8:	e038      	b.n	800661c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	3338      	adds	r3, #56	@ 0x38
 80065ae:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80065b2:	4618      	mov	r0, r3
 80065b4:	f7fe f9bc 	bl	8004930 <ld_word>
 80065b8:	4603      	mov	r3, r0
 80065ba:	461a      	mov	r2, r3
 80065bc:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d001      	beq.n	80065c8 <check_fs+0x48>
 80065c4:	2303      	movs	r3, #3
 80065c6:	e029      	b.n	800661c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80065ce:	2be9      	cmp	r3, #233	@ 0xe9
 80065d0:	d009      	beq.n	80065e6 <check_fs+0x66>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80065d8:	2beb      	cmp	r3, #235	@ 0xeb
 80065da:	d11e      	bne.n	800661a <check_fs+0x9a>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80065e2:	2b90      	cmp	r3, #144	@ 0x90
 80065e4:	d119      	bne.n	800661a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	3338      	adds	r3, #56	@ 0x38
 80065ea:	3336      	adds	r3, #54	@ 0x36
 80065ec:	4618      	mov	r0, r3
 80065ee:	f7fe f9b8 	bl	8004962 <ld_dword>
 80065f2:	4603      	mov	r3, r0
 80065f4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80065f8:	4a0a      	ldr	r2, [pc, #40]	@ (8006624 <check_fs+0xa4>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d101      	bne.n	8006602 <check_fs+0x82>
 80065fe:	2300      	movs	r3, #0
 8006600:	e00c      	b.n	800661c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	3338      	adds	r3, #56	@ 0x38
 8006606:	3352      	adds	r3, #82	@ 0x52
 8006608:	4618      	mov	r0, r3
 800660a:	f7fe f9aa 	bl	8004962 <ld_dword>
 800660e:	4603      	mov	r3, r0
 8006610:	4a05      	ldr	r2, [pc, #20]	@ (8006628 <check_fs+0xa8>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d101      	bne.n	800661a <check_fs+0x9a>
 8006616:	2300      	movs	r3, #0
 8006618:	e000      	b.n	800661c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800661a:	2302      	movs	r3, #2
}
 800661c:	4618      	mov	r0, r3
 800661e:	3708      	adds	r7, #8
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	00544146 	.word	0x00544146
 8006628:	33544146 	.word	0x33544146

0800662c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b096      	sub	sp, #88	@ 0x58
 8006630:	af00      	add	r7, sp, #0
 8006632:	60f8      	str	r0, [r7, #12]
 8006634:	60b9      	str	r1, [r7, #8]
 8006636:	4613      	mov	r3, r2
 8006638:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	2200      	movs	r2, #0
 800663e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006640:	68f8      	ldr	r0, [r7, #12]
 8006642:	f7ff ff59 	bl	80064f8 <get_ldnumber>
 8006646:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006648:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800664a:	2b00      	cmp	r3, #0
 800664c:	da01      	bge.n	8006652 <find_volume+0x26>
 800664e:	230b      	movs	r3, #11
 8006650:	e265      	b.n	8006b1e <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006652:	4a9f      	ldr	r2, [pc, #636]	@ (80068d0 <find_volume+0x2a4>)
 8006654:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800665a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800665c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800665e:	2b00      	cmp	r3, #0
 8006660:	d101      	bne.n	8006666 <find_volume+0x3a>
 8006662:	230c      	movs	r3, #12
 8006664:	e25b      	b.n	8006b1e <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800666a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800666c:	79fb      	ldrb	r3, [r7, #7]
 800666e:	f023 0301 	bic.w	r3, r3, #1
 8006672:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006676:	781b      	ldrb	r3, [r3, #0]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d01a      	beq.n	80066b2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800667c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800667e:	785b      	ldrb	r3, [r3, #1]
 8006680:	4618      	mov	r0, r3
 8006682:	f7fe f8b5 	bl	80047f0 <disk_status>
 8006686:	4603      	mov	r3, r0
 8006688:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800668c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006690:	f003 0301 	and.w	r3, r3, #1
 8006694:	2b00      	cmp	r3, #0
 8006696:	d10c      	bne.n	80066b2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006698:	79fb      	ldrb	r3, [r7, #7]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d007      	beq.n	80066ae <find_volume+0x82>
 800669e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80066a2:	f003 0304 	and.w	r3, r3, #4
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d001      	beq.n	80066ae <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80066aa:	230a      	movs	r3, #10
 80066ac:	e237      	b.n	8006b1e <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 80066ae:	2300      	movs	r3, #0
 80066b0:	e235      	b.n	8006b1e <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80066b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066b4:	2200      	movs	r2, #0
 80066b6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80066b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ba:	b2da      	uxtb	r2, r3
 80066bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066be:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80066c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066c2:	785b      	ldrb	r3, [r3, #1]
 80066c4:	4618      	mov	r0, r3
 80066c6:	f7fe f8ad 	bl	8004824 <disk_initialize>
 80066ca:	4603      	mov	r3, r0
 80066cc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80066d0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80066d4:	f003 0301 	and.w	r3, r3, #1
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d001      	beq.n	80066e0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80066dc:	2303      	movs	r3, #3
 80066de:	e21e      	b.n	8006b1e <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80066e0:	79fb      	ldrb	r3, [r7, #7]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d007      	beq.n	80066f6 <find_volume+0xca>
 80066e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80066ea:	f003 0304 	and.w	r3, r3, #4
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d001      	beq.n	80066f6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80066f2:	230a      	movs	r3, #10
 80066f4:	e213      	b.n	8006b1e <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80066f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f8:	7858      	ldrb	r0, [r3, #1]
 80066fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066fc:	330c      	adds	r3, #12
 80066fe:	461a      	mov	r2, r3
 8006700:	2102      	movs	r1, #2
 8006702:	f7fe f8f7 	bl	80048f4 <disk_ioctl>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	d001      	beq.n	8006710 <find_volume+0xe4>
 800670c:	2301      	movs	r3, #1
 800670e:	e206      	b.n	8006b1e <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8006710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006712:	899b      	ldrh	r3, [r3, #12]
 8006714:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006718:	d80d      	bhi.n	8006736 <find_volume+0x10a>
 800671a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800671c:	899b      	ldrh	r3, [r3, #12]
 800671e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006722:	d308      	bcc.n	8006736 <find_volume+0x10a>
 8006724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006726:	899b      	ldrh	r3, [r3, #12]
 8006728:	461a      	mov	r2, r3
 800672a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800672c:	899b      	ldrh	r3, [r3, #12]
 800672e:	3b01      	subs	r3, #1
 8006730:	4013      	ands	r3, r2
 8006732:	2b00      	cmp	r3, #0
 8006734:	d001      	beq.n	800673a <find_volume+0x10e>
 8006736:	2301      	movs	r3, #1
 8006738:	e1f1      	b.n	8006b1e <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800673a:	2300      	movs	r3, #0
 800673c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800673e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006740:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006742:	f7ff ff1d 	bl	8006580 <check_fs>
 8006746:	4603      	mov	r3, r0
 8006748:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800674c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006750:	2b02      	cmp	r3, #2
 8006752:	d149      	bne.n	80067e8 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006754:	2300      	movs	r3, #0
 8006756:	643b      	str	r3, [r7, #64]	@ 0x40
 8006758:	e01e      	b.n	8006798 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800675a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800675c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006760:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006762:	011b      	lsls	r3, r3, #4
 8006764:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8006768:	4413      	add	r3, r2
 800676a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800676c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800676e:	3304      	adds	r3, #4
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d006      	beq.n	8006784 <find_volume+0x158>
 8006776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006778:	3308      	adds	r3, #8
 800677a:	4618      	mov	r0, r3
 800677c:	f7fe f8f1 	bl	8004962 <ld_dword>
 8006780:	4602      	mov	r2, r0
 8006782:	e000      	b.n	8006786 <find_volume+0x15a>
 8006784:	2200      	movs	r2, #0
 8006786:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	3358      	adds	r3, #88	@ 0x58
 800678c:	443b      	add	r3, r7
 800678e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006792:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006794:	3301      	adds	r3, #1
 8006796:	643b      	str	r3, [r7, #64]	@ 0x40
 8006798:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800679a:	2b03      	cmp	r3, #3
 800679c:	d9dd      	bls.n	800675a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800679e:	2300      	movs	r3, #0
 80067a0:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80067a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d002      	beq.n	80067ae <find_volume+0x182>
 80067a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067aa:	3b01      	subs	r3, #1
 80067ac:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80067ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	3358      	adds	r3, #88	@ 0x58
 80067b4:	443b      	add	r3, r7
 80067b6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80067ba:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80067bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d005      	beq.n	80067ce <find_volume+0x1a2>
 80067c2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80067c4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80067c6:	f7ff fedb 	bl	8006580 <check_fs>
 80067ca:	4603      	mov	r3, r0
 80067cc:	e000      	b.n	80067d0 <find_volume+0x1a4>
 80067ce:	2303      	movs	r3, #3
 80067d0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80067d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80067d8:	2b01      	cmp	r3, #1
 80067da:	d905      	bls.n	80067e8 <find_volume+0x1bc>
 80067dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067de:	3301      	adds	r3, #1
 80067e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80067e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067e4:	2b03      	cmp	r3, #3
 80067e6:	d9e2      	bls.n	80067ae <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80067e8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80067ec:	2b04      	cmp	r3, #4
 80067ee:	d101      	bne.n	80067f4 <find_volume+0x1c8>
 80067f0:	2301      	movs	r3, #1
 80067f2:	e194      	b.n	8006b1e <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80067f4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d901      	bls.n	8006800 <find_volume+0x1d4>
 80067fc:	230d      	movs	r3, #13
 80067fe:	e18e      	b.n	8006b1e <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006802:	3338      	adds	r3, #56	@ 0x38
 8006804:	330b      	adds	r3, #11
 8006806:	4618      	mov	r0, r3
 8006808:	f7fe f892 	bl	8004930 <ld_word>
 800680c:	4603      	mov	r3, r0
 800680e:	461a      	mov	r2, r3
 8006810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006812:	899b      	ldrh	r3, [r3, #12]
 8006814:	429a      	cmp	r2, r3
 8006816:	d001      	beq.n	800681c <find_volume+0x1f0>
 8006818:	230d      	movs	r3, #13
 800681a:	e180      	b.n	8006b1e <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800681c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800681e:	3338      	adds	r3, #56	@ 0x38
 8006820:	3316      	adds	r3, #22
 8006822:	4618      	mov	r0, r3
 8006824:	f7fe f884 	bl	8004930 <ld_word>
 8006828:	4603      	mov	r3, r0
 800682a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800682c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800682e:	2b00      	cmp	r3, #0
 8006830:	d106      	bne.n	8006840 <find_volume+0x214>
 8006832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006834:	3338      	adds	r3, #56	@ 0x38
 8006836:	3324      	adds	r3, #36	@ 0x24
 8006838:	4618      	mov	r0, r3
 800683a:	f7fe f892 	bl	8004962 <ld_dword>
 800683e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8006840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006842:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006844:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006848:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800684c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800684e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006852:	789b      	ldrb	r3, [r3, #2]
 8006854:	2b01      	cmp	r3, #1
 8006856:	d005      	beq.n	8006864 <find_volume+0x238>
 8006858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800685a:	789b      	ldrb	r3, [r3, #2]
 800685c:	2b02      	cmp	r3, #2
 800685e:	d001      	beq.n	8006864 <find_volume+0x238>
 8006860:	230d      	movs	r3, #13
 8006862:	e15c      	b.n	8006b1e <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006866:	789b      	ldrb	r3, [r3, #2]
 8006868:	461a      	mov	r2, r3
 800686a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800686c:	fb02 f303 	mul.w	r3, r2, r3
 8006870:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006874:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006878:	461a      	mov	r2, r3
 800687a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800687e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006880:	895b      	ldrh	r3, [r3, #10]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d008      	beq.n	8006898 <find_volume+0x26c>
 8006886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006888:	895b      	ldrh	r3, [r3, #10]
 800688a:	461a      	mov	r2, r3
 800688c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800688e:	895b      	ldrh	r3, [r3, #10]
 8006890:	3b01      	subs	r3, #1
 8006892:	4013      	ands	r3, r2
 8006894:	2b00      	cmp	r3, #0
 8006896:	d001      	beq.n	800689c <find_volume+0x270>
 8006898:	230d      	movs	r3, #13
 800689a:	e140      	b.n	8006b1e <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800689c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800689e:	3338      	adds	r3, #56	@ 0x38
 80068a0:	3311      	adds	r3, #17
 80068a2:	4618      	mov	r0, r3
 80068a4:	f7fe f844 	bl	8004930 <ld_word>
 80068a8:	4603      	mov	r3, r0
 80068aa:	461a      	mov	r2, r3
 80068ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ae:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80068b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b2:	891b      	ldrh	r3, [r3, #8]
 80068b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80068b6:	8992      	ldrh	r2, [r2, #12]
 80068b8:	0952      	lsrs	r2, r2, #5
 80068ba:	b292      	uxth	r2, r2
 80068bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80068c0:	fb01 f202 	mul.w	r2, r1, r2
 80068c4:	1a9b      	subs	r3, r3, r2
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d003      	beq.n	80068d4 <find_volume+0x2a8>
 80068cc:	230d      	movs	r3, #13
 80068ce:	e126      	b.n	8006b1e <find_volume+0x4f2>
 80068d0:	20002288 	.word	0x20002288

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80068d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068d6:	3338      	adds	r3, #56	@ 0x38
 80068d8:	3313      	adds	r3, #19
 80068da:	4618      	mov	r0, r3
 80068dc:	f7fe f828 	bl	8004930 <ld_word>
 80068e0:	4603      	mov	r3, r0
 80068e2:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80068e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d106      	bne.n	80068f8 <find_volume+0x2cc>
 80068ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ec:	3338      	adds	r3, #56	@ 0x38
 80068ee:	3320      	adds	r3, #32
 80068f0:	4618      	mov	r0, r3
 80068f2:	f7fe f836 	bl	8004962 <ld_dword>
 80068f6:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80068f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068fa:	3338      	adds	r3, #56	@ 0x38
 80068fc:	330e      	adds	r3, #14
 80068fe:	4618      	mov	r0, r3
 8006900:	f7fe f816 	bl	8004930 <ld_word>
 8006904:	4603      	mov	r3, r0
 8006906:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006908:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800690a:	2b00      	cmp	r3, #0
 800690c:	d101      	bne.n	8006912 <find_volume+0x2e6>
 800690e:	230d      	movs	r3, #13
 8006910:	e105      	b.n	8006b1e <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006912:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006914:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006916:	4413      	add	r3, r2
 8006918:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800691a:	8911      	ldrh	r1, [r2, #8]
 800691c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800691e:	8992      	ldrh	r2, [r2, #12]
 8006920:	0952      	lsrs	r2, r2, #5
 8006922:	b292      	uxth	r2, r2
 8006924:	fbb1 f2f2 	udiv	r2, r1, r2
 8006928:	b292      	uxth	r2, r2
 800692a:	4413      	add	r3, r2
 800692c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800692e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006932:	429a      	cmp	r2, r3
 8006934:	d201      	bcs.n	800693a <find_volume+0x30e>
 8006936:	230d      	movs	r3, #13
 8006938:	e0f1      	b.n	8006b1e <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800693a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800693c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006942:	8952      	ldrh	r2, [r2, #10]
 8006944:	fbb3 f3f2 	udiv	r3, r3, r2
 8006948:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800694a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694c:	2b00      	cmp	r3, #0
 800694e:	d101      	bne.n	8006954 <find_volume+0x328>
 8006950:	230d      	movs	r3, #13
 8006952:	e0e4      	b.n	8006b1e <find_volume+0x4f2>
		fmt = FS_FAT32;
 8006954:	2303      	movs	r3, #3
 8006956:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800695a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8006960:	4293      	cmp	r3, r2
 8006962:	d802      	bhi.n	800696a <find_volume+0x33e>
 8006964:	2302      	movs	r3, #2
 8006966:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800696a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800696c:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8006970:	4293      	cmp	r3, r2
 8006972:	d802      	bhi.n	800697a <find_volume+0x34e>
 8006974:	2301      	movs	r3, #1
 8006976:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800697a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697c:	1c9a      	adds	r2, r3, #2
 800697e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006980:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8006982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006984:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006986:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006988:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800698a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800698c:	441a      	add	r2, r3
 800698e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006990:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8006992:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006996:	441a      	add	r2, r3
 8006998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800699a:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800699c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80069a0:	2b03      	cmp	r3, #3
 80069a2:	d11e      	bne.n	80069e2 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80069a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a6:	3338      	adds	r3, #56	@ 0x38
 80069a8:	332a      	adds	r3, #42	@ 0x2a
 80069aa:	4618      	mov	r0, r3
 80069ac:	f7fd ffc0 	bl	8004930 <ld_word>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d001      	beq.n	80069ba <find_volume+0x38e>
 80069b6:	230d      	movs	r3, #13
 80069b8:	e0b1      	b.n	8006b1e <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80069ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069bc:	891b      	ldrh	r3, [r3, #8]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d001      	beq.n	80069c6 <find_volume+0x39a>
 80069c2:	230d      	movs	r3, #13
 80069c4:	e0ab      	b.n	8006b1e <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80069c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069c8:	3338      	adds	r3, #56	@ 0x38
 80069ca:	332c      	adds	r3, #44	@ 0x2c
 80069cc:	4618      	mov	r0, r3
 80069ce:	f7fd ffc8 	bl	8004962 <ld_dword>
 80069d2:	4602      	mov	r2, r0
 80069d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d6:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80069d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069da:	69db      	ldr	r3, [r3, #28]
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	647b      	str	r3, [r7, #68]	@ 0x44
 80069e0:	e01f      	b.n	8006a22 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80069e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e4:	891b      	ldrh	r3, [r3, #8]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d101      	bne.n	80069ee <find_volume+0x3c2>
 80069ea:	230d      	movs	r3, #13
 80069ec:	e097      	b.n	8006b1e <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80069ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80069f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069f4:	441a      	add	r2, r3
 80069f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069f8:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80069fa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	d103      	bne.n	8006a0a <find_volume+0x3de>
 8006a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a04:	69db      	ldr	r3, [r3, #28]
 8006a06:	005b      	lsls	r3, r3, #1
 8006a08:	e00a      	b.n	8006a20 <find_volume+0x3f4>
 8006a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a0c:	69da      	ldr	r2, [r3, #28]
 8006a0e:	4613      	mov	r3, r2
 8006a10:	005b      	lsls	r3, r3, #1
 8006a12:	4413      	add	r3, r2
 8006a14:	085a      	lsrs	r2, r3, #1
 8006a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a18:	69db      	ldr	r3, [r3, #28]
 8006a1a:	f003 0301 	and.w	r3, r3, #1
 8006a1e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8006a20:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a24:	6a1a      	ldr	r2, [r3, #32]
 8006a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a28:	899b      	ldrh	r3, [r3, #12]
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a2e:	440b      	add	r3, r1
 8006a30:	3b01      	subs	r3, #1
 8006a32:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006a34:	8989      	ldrh	r1, [r1, #12]
 8006a36:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d201      	bcs.n	8006a42 <find_volume+0x416>
 8006a3e:	230d      	movs	r3, #13
 8006a40:	e06d      	b.n	8006b1e <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a44:	f04f 32ff 	mov.w	r2, #4294967295
 8006a48:	619a      	str	r2, [r3, #24]
 8006a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a4c:	699a      	ldr	r2, [r3, #24]
 8006a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a50:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8006a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a54:	2280      	movs	r2, #128	@ 0x80
 8006a56:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8006a58:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006a5c:	2b03      	cmp	r3, #3
 8006a5e:	d149      	bne.n	8006af4 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8006a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a62:	3338      	adds	r3, #56	@ 0x38
 8006a64:	3330      	adds	r3, #48	@ 0x30
 8006a66:	4618      	mov	r0, r3
 8006a68:	f7fd ff62 	bl	8004930 <ld_word>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d140      	bne.n	8006af4 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8006a72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a74:	3301      	adds	r3, #1
 8006a76:	4619      	mov	r1, r3
 8006a78:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006a7a:	f7fe fa0b 	bl	8004e94 <move_window>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d137      	bne.n	8006af4 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8006a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a86:	2200      	movs	r2, #0
 8006a88:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a8c:	3338      	adds	r3, #56	@ 0x38
 8006a8e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006a92:	4618      	mov	r0, r3
 8006a94:	f7fd ff4c 	bl	8004930 <ld_word>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d127      	bne.n	8006af4 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8006aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa6:	3338      	adds	r3, #56	@ 0x38
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7fd ff5a 	bl	8004962 <ld_dword>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	4a1d      	ldr	r2, [pc, #116]	@ (8006b28 <find_volume+0x4fc>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d11e      	bne.n	8006af4 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8006ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ab8:	3338      	adds	r3, #56	@ 0x38
 8006aba:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f7fd ff4f 	bl	8004962 <ld_dword>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	4a19      	ldr	r2, [pc, #100]	@ (8006b2c <find_volume+0x500>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d113      	bne.n	8006af4 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8006acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ace:	3338      	adds	r3, #56	@ 0x38
 8006ad0:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f7fd ff44 	bl	8004962 <ld_dword>
 8006ada:	4602      	mov	r2, r0
 8006adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ade:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8006ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae2:	3338      	adds	r3, #56	@ 0x38
 8006ae4:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f7fd ff3a 	bl	8004962 <ld_dword>
 8006aee:	4602      	mov	r2, r0
 8006af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af2:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8006af4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af6:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8006afa:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8006afc:	4b0c      	ldr	r3, [pc, #48]	@ (8006b30 <find_volume+0x504>)
 8006afe:	881b      	ldrh	r3, [r3, #0]
 8006b00:	3301      	adds	r3, #1
 8006b02:	b29a      	uxth	r2, r3
 8006b04:	4b0a      	ldr	r3, [pc, #40]	@ (8006b30 <find_volume+0x504>)
 8006b06:	801a      	strh	r2, [r3, #0]
 8006b08:	4b09      	ldr	r3, [pc, #36]	@ (8006b30 <find_volume+0x504>)
 8006b0a:	881a      	ldrh	r2, [r3, #0]
 8006b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b0e:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8006b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b12:	4a08      	ldr	r2, [pc, #32]	@ (8006b34 <find_volume+0x508>)
 8006b14:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8006b16:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006b18:	f7fe f954 	bl	8004dc4 <clear_lock>
#endif
	return FR_OK;
 8006b1c:	2300      	movs	r3, #0
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3758      	adds	r7, #88	@ 0x58
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}
 8006b26:	bf00      	nop
 8006b28:	41615252 	.word	0x41615252
 8006b2c:	61417272 	.word	0x61417272
 8006b30:	2000228c 	.word	0x2000228c
 8006b34:	200022b0 	.word	0x200022b0

08006b38 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8006b42:	2309      	movs	r3, #9
 8006b44:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d01c      	beq.n	8006b86 <validate+0x4e>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d018      	beq.n	8006b86 <validate+0x4e>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d013      	beq.n	8006b86 <validate+0x4e>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	889a      	ldrh	r2, [r3, #4]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	88db      	ldrh	r3, [r3, #6]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d10c      	bne.n	8006b86 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	785b      	ldrb	r3, [r3, #1]
 8006b72:	4618      	mov	r0, r3
 8006b74:	f7fd fe3c 	bl	80047f0 <disk_status>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	f003 0301 	and.w	r3, r3, #1
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d101      	bne.n	8006b86 <validate+0x4e>
			res = FR_OK;
 8006b82:	2300      	movs	r3, #0
 8006b84:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8006b86:	7bfb      	ldrb	r3, [r7, #15]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d102      	bne.n	8006b92 <validate+0x5a>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	e000      	b.n	8006b94 <validate+0x5c>
 8006b92:	2300      	movs	r3, #0
 8006b94:	683a      	ldr	r2, [r7, #0]
 8006b96:	6013      	str	r3, [r2, #0]
	return res;
 8006b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3710      	adds	r7, #16
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
	...

08006ba4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b088      	sub	sp, #32
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	60f8      	str	r0, [r7, #12]
 8006bac:	60b9      	str	r1, [r7, #8]
 8006bae:	4613      	mov	r3, r2
 8006bb0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8006bb6:	f107 0310 	add.w	r3, r7, #16
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f7ff fc9c 	bl	80064f8 <get_ldnumber>
 8006bc0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8006bc2:	69fb      	ldr	r3, [r7, #28]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	da01      	bge.n	8006bcc <f_mount+0x28>
 8006bc8:	230b      	movs	r3, #11
 8006bca:	e02b      	b.n	8006c24 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8006bcc:	4a17      	ldr	r2, [pc, #92]	@ (8006c2c <f_mount+0x88>)
 8006bce:	69fb      	ldr	r3, [r7, #28]
 8006bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bd4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8006bd6:	69bb      	ldr	r3, [r7, #24]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d005      	beq.n	8006be8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8006bdc:	69b8      	ldr	r0, [r7, #24]
 8006bde:	f7fe f8f1 	bl	8004dc4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8006be2:	69bb      	ldr	r3, [r7, #24]
 8006be4:	2200      	movs	r2, #0
 8006be6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d002      	beq.n	8006bf4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8006bf4:	68fa      	ldr	r2, [r7, #12]
 8006bf6:	490d      	ldr	r1, [pc, #52]	@ (8006c2c <f_mount+0x88>)
 8006bf8:	69fb      	ldr	r3, [r7, #28]
 8006bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d002      	beq.n	8006c0a <f_mount+0x66>
 8006c04:	79fb      	ldrb	r3, [r7, #7]
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d001      	beq.n	8006c0e <f_mount+0x6a>
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	e00a      	b.n	8006c24 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8006c0e:	f107 010c 	add.w	r1, r7, #12
 8006c12:	f107 0308 	add.w	r3, r7, #8
 8006c16:	2200      	movs	r2, #0
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f7ff fd07 	bl	800662c <find_volume>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8006c22:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3720      	adds	r7, #32
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}
 8006c2c:	20002288 	.word	0x20002288

08006c30 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b09a      	sub	sp, #104	@ 0x68
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	60f8      	str	r0, [r7, #12]
 8006c38:	60b9      	str	r1, [r7, #8]
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d101      	bne.n	8006c48 <f_open+0x18>
 8006c44:	2309      	movs	r3, #9
 8006c46:	e1b7      	b.n	8006fb8 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8006c48:	79fb      	ldrb	r3, [r7, #7]
 8006c4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c4e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8006c50:	79fa      	ldrb	r2, [r7, #7]
 8006c52:	f107 0114 	add.w	r1, r7, #20
 8006c56:	f107 0308 	add.w	r3, r7, #8
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	f7ff fce6 	bl	800662c <find_volume>
 8006c60:	4603      	mov	r3, r0
 8006c62:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8006c66:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f040 819b 	bne.w	8006fa6 <f_open+0x376>
		dj.obj.fs = fs;
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8006c74:	68ba      	ldr	r2, [r7, #8]
 8006c76:	f107 0318 	add.w	r3, r7, #24
 8006c7a:	4611      	mov	r1, r2
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f7ff fbc5 	bl	800640c <follow_path>
 8006c82:	4603      	mov	r3, r0
 8006c84:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8006c88:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d118      	bne.n	8006cc2 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8006c90:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006c94:	b25b      	sxtb	r3, r3
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	da03      	bge.n	8006ca2 <f_open+0x72>
				res = FR_INVALID_NAME;
 8006c9a:	2306      	movs	r3, #6
 8006c9c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8006ca0:	e00f      	b.n	8006cc2 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006ca2:	79fb      	ldrb	r3, [r7, #7]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	bf8c      	ite	hi
 8006ca8:	2301      	movhi	r3, #1
 8006caa:	2300      	movls	r3, #0
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	461a      	mov	r2, r3
 8006cb0:	f107 0318 	add.w	r3, r7, #24
 8006cb4:	4611      	mov	r1, r2
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7fd ff3c 	bl	8004b34 <chk_lock>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8006cc2:	79fb      	ldrb	r3, [r7, #7]
 8006cc4:	f003 031c 	and.w	r3, r3, #28
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d07f      	beq.n	8006dcc <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8006ccc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d017      	beq.n	8006d04 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8006cd4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006cd8:	2b04      	cmp	r3, #4
 8006cda:	d10e      	bne.n	8006cfa <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006cdc:	f7fd ff86 	bl	8004bec <enq_lock>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d006      	beq.n	8006cf4 <f_open+0xc4>
 8006ce6:	f107 0318 	add.w	r3, r7, #24
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7ff f8de 	bl	8005eac <dir_register>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	e000      	b.n	8006cf6 <f_open+0xc6>
 8006cf4:	2312      	movs	r3, #18
 8006cf6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8006cfa:	79fb      	ldrb	r3, [r7, #7]
 8006cfc:	f043 0308 	orr.w	r3, r3, #8
 8006d00:	71fb      	strb	r3, [r7, #7]
 8006d02:	e010      	b.n	8006d26 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8006d04:	7fbb      	ldrb	r3, [r7, #30]
 8006d06:	f003 0311 	and.w	r3, r3, #17
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d003      	beq.n	8006d16 <f_open+0xe6>
					res = FR_DENIED;
 8006d0e:	2307      	movs	r3, #7
 8006d10:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8006d14:	e007      	b.n	8006d26 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8006d16:	79fb      	ldrb	r3, [r7, #7]
 8006d18:	f003 0304 	and.w	r3, r3, #4
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d002      	beq.n	8006d26 <f_open+0xf6>
 8006d20:	2308      	movs	r3, #8
 8006d22:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8006d26:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d168      	bne.n	8006e00 <f_open+0x1d0>
 8006d2e:	79fb      	ldrb	r3, [r7, #7]
 8006d30:	f003 0308 	and.w	r3, r3, #8
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d063      	beq.n	8006e00 <f_open+0x1d0>
				dw = GET_FATTIME();
 8006d38:	f7fd fd00 	bl	800473c <get_fattime>
 8006d3c:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8006d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d40:	330e      	adds	r3, #14
 8006d42:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7fd fe4a 	bl	80049de <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8006d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d4c:	3316      	adds	r3, #22
 8006d4e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006d50:	4618      	mov	r0, r3
 8006d52:	f7fd fe44 	bl	80049de <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8006d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d58:	330b      	adds	r3, #11
 8006d5a:	2220      	movs	r2, #32
 8006d5c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d62:	4611      	mov	r1, r2
 8006d64:	4618      	mov	r0, r3
 8006d66:	f7fe fe1a 	bl	800599e <ld_clust>
 8006d6a:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006d70:	2200      	movs	r2, #0
 8006d72:	4618      	mov	r0, r3
 8006d74:	f7fe fe32 	bl	80059dc <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8006d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d7a:	331c      	adds	r3, #28
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7fd fe2d 	bl	80049de <st_dword>
					fs->wflag = 1;
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	2201      	movs	r2, #1
 8006d88:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8006d8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d037      	beq.n	8006e00 <f_open+0x1d0>
						dw = fs->winsect;
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d94:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8006d96:	f107 0318 	add.w	r3, r7, #24
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f7fe fb22 	bl	80053e8 <remove_chain>
 8006da4:	4603      	mov	r3, r0
 8006da6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8006daa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d126      	bne.n	8006e00 <f_open+0x1d0>
							res = move_window(fs, dw);
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006db6:	4618      	mov	r0, r3
 8006db8:	f7fe f86c 	bl	8004e94 <move_window>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006dc6:	3a01      	subs	r2, #1
 8006dc8:	615a      	str	r2, [r3, #20]
 8006dca:	e019      	b.n	8006e00 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8006dcc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d115      	bne.n	8006e00 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8006dd4:	7fbb      	ldrb	r3, [r7, #30]
 8006dd6:	f003 0310 	and.w	r3, r3, #16
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d003      	beq.n	8006de6 <f_open+0x1b6>
					res = FR_NO_FILE;
 8006dde:	2304      	movs	r3, #4
 8006de0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8006de4:	e00c      	b.n	8006e00 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8006de6:	79fb      	ldrb	r3, [r7, #7]
 8006de8:	f003 0302 	and.w	r3, r3, #2
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d007      	beq.n	8006e00 <f_open+0x1d0>
 8006df0:	7fbb      	ldrb	r3, [r7, #30]
 8006df2:	f003 0301 	and.w	r3, r3, #1
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d002      	beq.n	8006e00 <f_open+0x1d0>
						res = FR_DENIED;
 8006dfa:	2307      	movs	r3, #7
 8006dfc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8006e00:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d126      	bne.n	8006e56 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8006e08:	79fb      	ldrb	r3, [r7, #7]
 8006e0a:	f003 0308 	and.w	r3, r3, #8
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d003      	beq.n	8006e1a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8006e12:	79fb      	ldrb	r3, [r7, #7]
 8006e14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e18:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8006e22:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006e28:	79fb      	ldrb	r3, [r7, #7]
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	bf8c      	ite	hi
 8006e2e:	2301      	movhi	r3, #1
 8006e30:	2300      	movls	r3, #0
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	461a      	mov	r2, r3
 8006e36:	f107 0318 	add.w	r3, r7, #24
 8006e3a:	4611      	mov	r1, r2
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f7fd fef7 	bl	8004c30 <inc_lock>
 8006e42:	4602      	mov	r2, r0
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	691b      	ldr	r3, [r3, #16]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d102      	bne.n	8006e56 <f_open+0x226>
 8006e50:	2302      	movs	r3, #2
 8006e52:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8006e56:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	f040 80a3 	bne.w	8006fa6 <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006e64:	4611      	mov	r1, r2
 8006e66:	4618      	mov	r0, r3
 8006e68:	f7fe fd99 	bl	800599e <ld_clust>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8006e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e74:	331c      	adds	r3, #28
 8006e76:	4618      	mov	r0, r3
 8006e78:	f7fd fd73 	bl	8004962 <ld_dword>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2200      	movs	r2, #0
 8006e86:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8006e88:	697a      	ldr	r2, [r7, #20]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	88da      	ldrh	r2, [r3, #6]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	79fa      	ldrb	r2, [r7, #7]
 8006e9a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	3330      	adds	r3, #48	@ 0x30
 8006eb2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006eb6:	2100      	movs	r1, #0
 8006eb8:	4618      	mov	r0, r3
 8006eba:	f7fd fddd 	bl	8004a78 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8006ebe:	79fb      	ldrb	r3, [r7, #7]
 8006ec0:	f003 0320 	and.w	r3, r3, #32
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d06e      	beq.n	8006fa6 <f_open+0x376>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d06a      	beq.n	8006fa6 <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	68da      	ldr	r2, [r3, #12]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	895b      	ldrh	r3, [r3, #10]
 8006edc:	461a      	mov	r2, r3
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	899b      	ldrh	r3, [r3, #12]
 8006ee2:	fb02 f303 	mul.w	r3, r2, r3
 8006ee6:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	68db      	ldr	r3, [r3, #12]
 8006ef2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ef4:	e016      	b.n	8006f24 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006efa:	4618      	mov	r0, r3
 8006efc:	f7fe f887 	bl	800500e <get_fat>
 8006f00:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8006f02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d802      	bhi.n	8006f0e <f_open+0x2de>
 8006f08:	2302      	movs	r3, #2
 8006f0a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8006f0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f14:	d102      	bne.n	8006f1c <f_open+0x2ec>
 8006f16:	2301      	movs	r3, #1
 8006f18:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006f1c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006f1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f20:	1ad3      	subs	r3, r2, r3
 8006f22:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f24:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d103      	bne.n	8006f34 <f_open+0x304>
 8006f2c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006f2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d8e0      	bhi.n	8006ef6 <f_open+0x2c6>
				}
				fp->clust = clst;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006f38:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8006f3a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d131      	bne.n	8006fa6 <f_open+0x376>
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	899b      	ldrh	r3, [r3, #12]
 8006f46:	461a      	mov	r2, r3
 8006f48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f4a:	fbb3 f1f2 	udiv	r1, r3, r2
 8006f4e:	fb01 f202 	mul.w	r2, r1, r2
 8006f52:	1a9b      	subs	r3, r3, r2
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d026      	beq.n	8006fa6 <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7fe f837 	bl	8004fd0 <clust2sect>
 8006f62:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8006f64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d103      	bne.n	8006f72 <f_open+0x342>
						res = FR_INT_ERR;
 8006f6a:	2302      	movs	r3, #2
 8006f6c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8006f70:	e019      	b.n	8006fa6 <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	899b      	ldrh	r3, [r3, #12]
 8006f76:	461a      	mov	r2, r3
 8006f78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f7a:	fbb3 f2f2 	udiv	r2, r3, r2
 8006f7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f80:	441a      	add	r2, r3
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	7858      	ldrb	r0, [r3, #1]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6a1a      	ldr	r2, [r3, #32]
 8006f94:	2301      	movs	r3, #1
 8006f96:	f7fd fc6d 	bl	8004874 <disk_read>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d002      	beq.n	8006fa6 <f_open+0x376>
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8006fa6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d002      	beq.n	8006fb4 <f_open+0x384>
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8006fb4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3768      	adds	r7, #104	@ 0x68
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b08e      	sub	sp, #56	@ 0x38
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	607a      	str	r2, [r7, #4]
 8006fcc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f107 0214 	add.w	r2, r7, #20
 8006fde:	4611      	mov	r1, r2
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f7ff fda9 	bl	8006b38 <validate>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8006fec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d107      	bne.n	8007004 <f_read+0x44>
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	7d5b      	ldrb	r3, [r3, #21]
 8006ff8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8006ffc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007000:	2b00      	cmp	r3, #0
 8007002:	d002      	beq.n	800700a <f_read+0x4a>
 8007004:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007008:	e135      	b.n	8007276 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	7d1b      	ldrb	r3, [r3, #20]
 800700e:	f003 0301 	and.w	r3, r3, #1
 8007012:	2b00      	cmp	r3, #0
 8007014:	d101      	bne.n	800701a <f_read+0x5a>
 8007016:	2307      	movs	r3, #7
 8007018:	e12d      	b.n	8007276 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	68da      	ldr	r2, [r3, #12]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	699b      	ldr	r3, [r3, #24]
 8007022:	1ad3      	subs	r3, r2, r3
 8007024:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	6a3b      	ldr	r3, [r7, #32]
 800702a:	429a      	cmp	r2, r3
 800702c:	f240 811e 	bls.w	800726c <f_read+0x2ac>
 8007030:	6a3b      	ldr	r3, [r7, #32]
 8007032:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8007034:	e11a      	b.n	800726c <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	699b      	ldr	r3, [r3, #24]
 800703a:	697a      	ldr	r2, [r7, #20]
 800703c:	8992      	ldrh	r2, [r2, #12]
 800703e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007042:	fb01 f202 	mul.w	r2, r1, r2
 8007046:	1a9b      	subs	r3, r3, r2
 8007048:	2b00      	cmp	r3, #0
 800704a:	f040 80d5 	bne.w	80071f8 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	699b      	ldr	r3, [r3, #24]
 8007052:	697a      	ldr	r2, [r7, #20]
 8007054:	8992      	ldrh	r2, [r2, #12]
 8007056:	fbb3 f3f2 	udiv	r3, r3, r2
 800705a:	697a      	ldr	r2, [r7, #20]
 800705c:	8952      	ldrh	r2, [r2, #10]
 800705e:	3a01      	subs	r2, #1
 8007060:	4013      	ands	r3, r2
 8007062:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8007064:	69fb      	ldr	r3, [r7, #28]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d12f      	bne.n	80070ca <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	699b      	ldr	r3, [r3, #24]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d103      	bne.n	800707a <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	633b      	str	r3, [r7, #48]	@ 0x30
 8007078:	e013      	b.n	80070a2 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800707e:	2b00      	cmp	r3, #0
 8007080:	d007      	beq.n	8007092 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	699b      	ldr	r3, [r3, #24]
 8007086:	4619      	mov	r1, r3
 8007088:	68f8      	ldr	r0, [r7, #12]
 800708a:	f7fe faaa 	bl	80055e2 <clmt_clust>
 800708e:	6338      	str	r0, [r7, #48]	@ 0x30
 8007090:	e007      	b.n	80070a2 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8007092:	68fa      	ldr	r2, [r7, #12]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	69db      	ldr	r3, [r3, #28]
 8007098:	4619      	mov	r1, r3
 800709a:	4610      	mov	r0, r2
 800709c:	f7fd ffb7 	bl	800500e <get_fat>
 80070a0:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80070a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d804      	bhi.n	80070b2 <f_read+0xf2>
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2202      	movs	r2, #2
 80070ac:	755a      	strb	r2, [r3, #21]
 80070ae:	2302      	movs	r3, #2
 80070b0:	e0e1      	b.n	8007276 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80070b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070b8:	d104      	bne.n	80070c4 <f_read+0x104>
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2201      	movs	r2, #1
 80070be:	755a      	strb	r2, [r3, #21]
 80070c0:	2301      	movs	r3, #1
 80070c2:	e0d8      	b.n	8007276 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070c8:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80070ca:	697a      	ldr	r2, [r7, #20]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	69db      	ldr	r3, [r3, #28]
 80070d0:	4619      	mov	r1, r3
 80070d2:	4610      	mov	r0, r2
 80070d4:	f7fd ff7c 	bl	8004fd0 <clust2sect>
 80070d8:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d104      	bne.n	80070ea <f_read+0x12a>
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2202      	movs	r2, #2
 80070e4:	755a      	strb	r2, [r3, #21]
 80070e6:	2302      	movs	r3, #2
 80070e8:	e0c5      	b.n	8007276 <f_read+0x2b6>
			sect += csect;
 80070ea:	69ba      	ldr	r2, [r7, #24]
 80070ec:	69fb      	ldr	r3, [r7, #28]
 80070ee:	4413      	add	r3, r2
 80070f0:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	899b      	ldrh	r3, [r3, #12]
 80070f6:	461a      	mov	r2, r3
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80070fe:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007102:	2b00      	cmp	r3, #0
 8007104:	d041      	beq.n	800718a <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007106:	69fa      	ldr	r2, [r7, #28]
 8007108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800710a:	4413      	add	r3, r2
 800710c:	697a      	ldr	r2, [r7, #20]
 800710e:	8952      	ldrh	r2, [r2, #10]
 8007110:	4293      	cmp	r3, r2
 8007112:	d905      	bls.n	8007120 <f_read+0x160>
					cc = fs->csize - csect;
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	895b      	ldrh	r3, [r3, #10]
 8007118:	461a      	mov	r2, r3
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	7858      	ldrb	r0, [r3, #1]
 8007124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007126:	69ba      	ldr	r2, [r7, #24]
 8007128:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800712a:	f7fd fba3 	bl	8004874 <disk_read>
 800712e:	4603      	mov	r3, r0
 8007130:	2b00      	cmp	r3, #0
 8007132:	d004      	beq.n	800713e <f_read+0x17e>
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2201      	movs	r2, #1
 8007138:	755a      	strb	r2, [r3, #21]
 800713a:	2301      	movs	r3, #1
 800713c:	e09b      	b.n	8007276 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	7d1b      	ldrb	r3, [r3, #20]
 8007142:	b25b      	sxtb	r3, r3
 8007144:	2b00      	cmp	r3, #0
 8007146:	da18      	bge.n	800717a <f_read+0x1ba>
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6a1a      	ldr	r2, [r3, #32]
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	1ad3      	subs	r3, r2, r3
 8007150:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007152:	429a      	cmp	r2, r3
 8007154:	d911      	bls.n	800717a <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6a1a      	ldr	r2, [r3, #32]
 800715a:	69bb      	ldr	r3, [r7, #24]
 800715c:	1ad3      	subs	r3, r2, r3
 800715e:	697a      	ldr	r2, [r7, #20]
 8007160:	8992      	ldrh	r2, [r2, #12]
 8007162:	fb02 f303 	mul.w	r3, r2, r3
 8007166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007168:	18d0      	adds	r0, r2, r3
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	899b      	ldrh	r3, [r3, #12]
 8007174:	461a      	mov	r2, r3
 8007176:	f7fd fc5e 	bl	8004a36 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	899b      	ldrh	r3, [r3, #12]
 800717e:	461a      	mov	r2, r3
 8007180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007182:	fb02 f303 	mul.w	r3, r2, r3
 8007186:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8007188:	e05c      	b.n	8007244 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6a1b      	ldr	r3, [r3, #32]
 800718e:	69ba      	ldr	r2, [r7, #24]
 8007190:	429a      	cmp	r2, r3
 8007192:	d02e      	beq.n	80071f2 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	7d1b      	ldrb	r3, [r3, #20]
 8007198:	b25b      	sxtb	r3, r3
 800719a:	2b00      	cmp	r3, #0
 800719c:	da18      	bge.n	80071d0 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	7858      	ldrb	r0, [r3, #1]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	6a1a      	ldr	r2, [r3, #32]
 80071ac:	2301      	movs	r3, #1
 80071ae:	f7fd fb81 	bl	80048b4 <disk_write>
 80071b2:	4603      	mov	r3, r0
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d004      	beq.n	80071c2 <f_read+0x202>
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2201      	movs	r2, #1
 80071bc:	755a      	strb	r2, [r3, #21]
 80071be:	2301      	movs	r3, #1
 80071c0:	e059      	b.n	8007276 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	7d1b      	ldrb	r3, [r3, #20]
 80071c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80071ca:	b2da      	uxtb	r2, r3
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	7858      	ldrb	r0, [r3, #1]
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80071da:	2301      	movs	r3, #1
 80071dc:	69ba      	ldr	r2, [r7, #24]
 80071de:	f7fd fb49 	bl	8004874 <disk_read>
 80071e2:	4603      	mov	r3, r0
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d004      	beq.n	80071f2 <f_read+0x232>
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2201      	movs	r2, #1
 80071ec:	755a      	strb	r2, [r3, #21]
 80071ee:	2301      	movs	r3, #1
 80071f0:	e041      	b.n	8007276 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	69ba      	ldr	r2, [r7, #24]
 80071f6:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	899b      	ldrh	r3, [r3, #12]
 80071fc:	4618      	mov	r0, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	699b      	ldr	r3, [r3, #24]
 8007202:	697a      	ldr	r2, [r7, #20]
 8007204:	8992      	ldrh	r2, [r2, #12]
 8007206:	fbb3 f1f2 	udiv	r1, r3, r2
 800720a:	fb01 f202 	mul.w	r2, r1, r2
 800720e:	1a9b      	subs	r3, r3, r2
 8007210:	1ac3      	subs	r3, r0, r3
 8007212:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8007214:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	429a      	cmp	r2, r3
 800721a:	d901      	bls.n	8007220 <f_read+0x260>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	699b      	ldr	r3, [r3, #24]
 800722a:	697a      	ldr	r2, [r7, #20]
 800722c:	8992      	ldrh	r2, [r2, #12]
 800722e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007232:	fb00 f202 	mul.w	r2, r0, r2
 8007236:	1a9b      	subs	r3, r3, r2
 8007238:	440b      	add	r3, r1
 800723a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800723c:	4619      	mov	r1, r3
 800723e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007240:	f7fd fbf9 	bl	8004a36 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007244:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007248:	4413      	add	r3, r2
 800724a:	627b      	str	r3, [r7, #36]	@ 0x24
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	699a      	ldr	r2, [r3, #24]
 8007250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007252:	441a      	add	r2, r3
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	619a      	str	r2, [r3, #24]
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800725e:	441a      	add	r2, r3
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	601a      	str	r2, [r3, #0]
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007268:	1ad3      	subs	r3, r2, r3
 800726a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2b00      	cmp	r3, #0
 8007270:	f47f aee1 	bne.w	8007036 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8007274:	2300      	movs	r3, #0
}
 8007276:	4618      	mov	r0, r3
 8007278:	3738      	adds	r7, #56	@ 0x38
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}

0800727e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b086      	sub	sp, #24
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f107 0208 	add.w	r2, r7, #8
 800728c:	4611      	mov	r1, r2
 800728e:	4618      	mov	r0, r3
 8007290:	f7ff fc52 	bl	8006b38 <validate>
 8007294:	4603      	mov	r3, r0
 8007296:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007298:	7dfb      	ldrb	r3, [r7, #23]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d168      	bne.n	8007370 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	7d1b      	ldrb	r3, [r3, #20]
 80072a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d062      	beq.n	8007370 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	7d1b      	ldrb	r3, [r3, #20]
 80072ae:	b25b      	sxtb	r3, r3
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	da15      	bge.n	80072e0 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	7858      	ldrb	r0, [r3, #1]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6a1a      	ldr	r2, [r3, #32]
 80072c2:	2301      	movs	r3, #1
 80072c4:	f7fd faf6 	bl	80048b4 <disk_write>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d001      	beq.n	80072d2 <f_sync+0x54>
 80072ce:	2301      	movs	r3, #1
 80072d0:	e04f      	b.n	8007372 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	7d1b      	ldrb	r3, [r3, #20]
 80072d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072da:	b2da      	uxtb	r2, r3
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80072e0:	f7fd fa2c 	bl	800473c <get_fattime>
 80072e4:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80072e6:	68ba      	ldr	r2, [r7, #8]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072ec:	4619      	mov	r1, r3
 80072ee:	4610      	mov	r0, r2
 80072f0:	f7fd fdd0 	bl	8004e94 <move_window>
 80072f4:	4603      	mov	r3, r0
 80072f6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80072f8:	7dfb      	ldrb	r3, [r7, #23]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d138      	bne.n	8007370 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007302:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	330b      	adds	r3, #11
 8007308:	781a      	ldrb	r2, [r3, #0]
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	330b      	adds	r3, #11
 800730e:	f042 0220 	orr.w	r2, r2, #32
 8007312:	b2d2      	uxtb	r2, r2
 8007314:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6818      	ldr	r0, [r3, #0]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	689b      	ldr	r3, [r3, #8]
 800731e:	461a      	mov	r2, r3
 8007320:	68f9      	ldr	r1, [r7, #12]
 8007322:	f7fe fb5b 	bl	80059dc <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	f103 021c 	add.w	r2, r3, #28
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	4619      	mov	r1, r3
 8007332:	4610      	mov	r0, r2
 8007334:	f7fd fb53 	bl	80049de <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	3316      	adds	r3, #22
 800733c:	6939      	ldr	r1, [r7, #16]
 800733e:	4618      	mov	r0, r3
 8007340:	f7fd fb4d 	bl	80049de <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	3312      	adds	r3, #18
 8007348:	2100      	movs	r1, #0
 800734a:	4618      	mov	r0, r3
 800734c:	f7fd fb2c 	bl	80049a8 <st_word>
					fs->wflag = 1;
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	2201      	movs	r2, #1
 8007354:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	4618      	mov	r0, r3
 800735a:	f7fd fdc9 	bl	8004ef0 <sync_fs>
 800735e:	4603      	mov	r3, r0
 8007360:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	7d1b      	ldrb	r3, [r3, #20]
 8007366:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800736a:	b2da      	uxtb	r2, r3
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007370:	7dfb      	ldrb	r3, [r7, #23]
}
 8007372:	4618      	mov	r0, r3
 8007374:	3718      	adds	r7, #24
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}

0800737a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800737a:	b580      	push	{r7, lr}
 800737c:	b084      	sub	sp, #16
 800737e:	af00      	add	r7, sp, #0
 8007380:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f7ff ff7b 	bl	800727e <f_sync>
 8007388:	4603      	mov	r3, r0
 800738a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800738c:	7bfb      	ldrb	r3, [r7, #15]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d118      	bne.n	80073c4 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f107 0208 	add.w	r2, r7, #8
 8007398:	4611      	mov	r1, r2
 800739a:	4618      	mov	r0, r3
 800739c:	f7ff fbcc 	bl	8006b38 <validate>
 80073a0:	4603      	mov	r3, r0
 80073a2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80073a4:	7bfb      	ldrb	r3, [r7, #15]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d10c      	bne.n	80073c4 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	4618      	mov	r0, r3
 80073b0:	f7fd fccc 	bl	8004d4c <dec_lock>
 80073b4:	4603      	mov	r3, r0
 80073b6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80073b8:	7bfb      	ldrb	r3, [r7, #15]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d102      	bne.n	80073c4 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80073c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3710      	adds	r7, #16
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}

080073ce <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80073ce:	b580      	push	{r7, lr}
 80073d0:	b088      	sub	sp, #32
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	60f8      	str	r0, [r7, #12]
 80073d6:	60b9      	str	r1, [r7, #8]
 80073d8:	607a      	str	r2, [r7, #4]
	int n = 0;
 80073da:	2300      	movs	r3, #0
 80073dc:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80073e2:	e01c      	b.n	800741e <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80073e4:	f107 0310 	add.w	r3, r7, #16
 80073e8:	f107 0114 	add.w	r1, r7, #20
 80073ec:	2201      	movs	r2, #1
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f7ff fde6 	bl	8006fc0 <f_read>
		if (rc != 1) break;
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d117      	bne.n	800742a <f_gets+0x5c>
		c = s[0];
 80073fa:	7d3b      	ldrb	r3, [r7, #20]
 80073fc:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 80073fe:	7dfb      	ldrb	r3, [r7, #23]
 8007400:	2b0d      	cmp	r3, #13
 8007402:	d00b      	beq.n	800741c <f_gets+0x4e>
		*p++ = c;
 8007404:	69bb      	ldr	r3, [r7, #24]
 8007406:	1c5a      	adds	r2, r3, #1
 8007408:	61ba      	str	r2, [r7, #24]
 800740a:	7dfa      	ldrb	r2, [r7, #23]
 800740c:	701a      	strb	r2, [r3, #0]
		n++;
 800740e:	69fb      	ldr	r3, [r7, #28]
 8007410:	3301      	adds	r3, #1
 8007412:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8007414:	7dfb      	ldrb	r3, [r7, #23]
 8007416:	2b0a      	cmp	r3, #10
 8007418:	d009      	beq.n	800742e <f_gets+0x60>
 800741a:	e000      	b.n	800741e <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800741c:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	3b01      	subs	r3, #1
 8007422:	69fa      	ldr	r2, [r7, #28]
 8007424:	429a      	cmp	r2, r3
 8007426:	dbdd      	blt.n	80073e4 <f_gets+0x16>
 8007428:	e002      	b.n	8007430 <f_gets+0x62>
		if (rc != 1) break;
 800742a:	bf00      	nop
 800742c:	e000      	b.n	8007430 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 800742e:	bf00      	nop
	}
	*p = 0;
 8007430:	69bb      	ldr	r3, [r7, #24]
 8007432:	2200      	movs	r2, #0
 8007434:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8007436:	69fb      	ldr	r3, [r7, #28]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d001      	beq.n	8007440 <f_gets+0x72>
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	e000      	b.n	8007442 <f_gets+0x74>
 8007440:	2300      	movs	r3, #0
}
 8007442:	4618      	mov	r0, r3
 8007444:	3720      	adds	r7, #32
 8007446:	46bd      	mov	sp, r7
 8007448:	bd80      	pop	{r7, pc}
	...

0800744c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800744c:	b480      	push	{r7}
 800744e:	b087      	sub	sp, #28
 8007450:	af00      	add	r7, sp, #0
 8007452:	60f8      	str	r0, [r7, #12]
 8007454:	60b9      	str	r1, [r7, #8]
 8007456:	4613      	mov	r3, r2
 8007458:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800745a:	2301      	movs	r3, #1
 800745c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800745e:	2300      	movs	r3, #0
 8007460:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007462:	4b1f      	ldr	r3, [pc, #124]	@ (80074e0 <FATFS_LinkDriverEx+0x94>)
 8007464:	7a5b      	ldrb	r3, [r3, #9]
 8007466:	b2db      	uxtb	r3, r3
 8007468:	2b00      	cmp	r3, #0
 800746a:	d131      	bne.n	80074d0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800746c:	4b1c      	ldr	r3, [pc, #112]	@ (80074e0 <FATFS_LinkDriverEx+0x94>)
 800746e:	7a5b      	ldrb	r3, [r3, #9]
 8007470:	b2db      	uxtb	r3, r3
 8007472:	461a      	mov	r2, r3
 8007474:	4b1a      	ldr	r3, [pc, #104]	@ (80074e0 <FATFS_LinkDriverEx+0x94>)
 8007476:	2100      	movs	r1, #0
 8007478:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800747a:	4b19      	ldr	r3, [pc, #100]	@ (80074e0 <FATFS_LinkDriverEx+0x94>)
 800747c:	7a5b      	ldrb	r3, [r3, #9]
 800747e:	b2db      	uxtb	r3, r3
 8007480:	4a17      	ldr	r2, [pc, #92]	@ (80074e0 <FATFS_LinkDriverEx+0x94>)
 8007482:	009b      	lsls	r3, r3, #2
 8007484:	4413      	add	r3, r2
 8007486:	68fa      	ldr	r2, [r7, #12]
 8007488:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800748a:	4b15      	ldr	r3, [pc, #84]	@ (80074e0 <FATFS_LinkDriverEx+0x94>)
 800748c:	7a5b      	ldrb	r3, [r3, #9]
 800748e:	b2db      	uxtb	r3, r3
 8007490:	461a      	mov	r2, r3
 8007492:	4b13      	ldr	r3, [pc, #76]	@ (80074e0 <FATFS_LinkDriverEx+0x94>)
 8007494:	4413      	add	r3, r2
 8007496:	79fa      	ldrb	r2, [r7, #7]
 8007498:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800749a:	4b11      	ldr	r3, [pc, #68]	@ (80074e0 <FATFS_LinkDriverEx+0x94>)
 800749c:	7a5b      	ldrb	r3, [r3, #9]
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	1c5a      	adds	r2, r3, #1
 80074a2:	b2d1      	uxtb	r1, r2
 80074a4:	4a0e      	ldr	r2, [pc, #56]	@ (80074e0 <FATFS_LinkDriverEx+0x94>)
 80074a6:	7251      	strb	r1, [r2, #9]
 80074a8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80074aa:	7dbb      	ldrb	r3, [r7, #22]
 80074ac:	3330      	adds	r3, #48	@ 0x30
 80074ae:	b2da      	uxtb	r2, r3
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	3301      	adds	r3, #1
 80074b8:	223a      	movs	r2, #58	@ 0x3a
 80074ba:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	3302      	adds	r3, #2
 80074c0:	222f      	movs	r2, #47	@ 0x2f
 80074c2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	3303      	adds	r3, #3
 80074c8:	2200      	movs	r2, #0
 80074ca:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80074cc:	2300      	movs	r3, #0
 80074ce:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80074d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	371c      	adds	r7, #28
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	200024b0 	.word	0x200024b0

080074e4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b082      	sub	sp, #8
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80074ee:	2200      	movs	r2, #0
 80074f0:	6839      	ldr	r1, [r7, #0]
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f7ff ffaa 	bl	800744c <FATFS_LinkDriverEx>
 80074f8:	4603      	mov	r3, r0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3708      	adds	r7, #8
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
	...

08007504 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8007504:	b480      	push	{r7}
 8007506:	b085      	sub	sp, #20
 8007508:	af00      	add	r7, sp, #0
 800750a:	4603      	mov	r3, r0
 800750c:	6039      	str	r1, [r7, #0]
 800750e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8007510:	88fb      	ldrh	r3, [r7, #6]
 8007512:	2b7f      	cmp	r3, #127	@ 0x7f
 8007514:	d802      	bhi.n	800751c <ff_convert+0x18>
		c = chr;
 8007516:	88fb      	ldrh	r3, [r7, #6]
 8007518:	81fb      	strh	r3, [r7, #14]
 800751a:	e025      	b.n	8007568 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d00b      	beq.n	800753a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8007522:	88fb      	ldrh	r3, [r7, #6]
 8007524:	2bff      	cmp	r3, #255	@ 0xff
 8007526:	d805      	bhi.n	8007534 <ff_convert+0x30>
 8007528:	88fb      	ldrh	r3, [r7, #6]
 800752a:	3b80      	subs	r3, #128	@ 0x80
 800752c:	4a12      	ldr	r2, [pc, #72]	@ (8007578 <ff_convert+0x74>)
 800752e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007532:	e000      	b.n	8007536 <ff_convert+0x32>
 8007534:	2300      	movs	r3, #0
 8007536:	81fb      	strh	r3, [r7, #14]
 8007538:	e016      	b.n	8007568 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800753a:	2300      	movs	r3, #0
 800753c:	81fb      	strh	r3, [r7, #14]
 800753e:	e009      	b.n	8007554 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8007540:	89fb      	ldrh	r3, [r7, #14]
 8007542:	4a0d      	ldr	r2, [pc, #52]	@ (8007578 <ff_convert+0x74>)
 8007544:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007548:	88fa      	ldrh	r2, [r7, #6]
 800754a:	429a      	cmp	r2, r3
 800754c:	d006      	beq.n	800755c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800754e:	89fb      	ldrh	r3, [r7, #14]
 8007550:	3301      	adds	r3, #1
 8007552:	81fb      	strh	r3, [r7, #14]
 8007554:	89fb      	ldrh	r3, [r7, #14]
 8007556:	2b7f      	cmp	r3, #127	@ 0x7f
 8007558:	d9f2      	bls.n	8007540 <ff_convert+0x3c>
 800755a:	e000      	b.n	800755e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800755c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800755e:	89fb      	ldrh	r3, [r7, #14]
 8007560:	3380      	adds	r3, #128	@ 0x80
 8007562:	b29b      	uxth	r3, r3
 8007564:	b2db      	uxtb	r3, r3
 8007566:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8007568:	89fb      	ldrh	r3, [r7, #14]
}
 800756a:	4618      	mov	r0, r3
 800756c:	3714      	adds	r7, #20
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr
 8007576:	bf00      	nop
 8007578:	080079d4 	.word	0x080079d4

0800757c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800757c:	b480      	push	{r7}
 800757e:	b087      	sub	sp, #28
 8007580:	af00      	add	r7, sp, #0
 8007582:	4603      	mov	r3, r0
 8007584:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8007586:	88fb      	ldrh	r3, [r7, #6]
 8007588:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800758c:	d201      	bcs.n	8007592 <ff_wtoupper+0x16>
 800758e:	4b3e      	ldr	r3, [pc, #248]	@ (8007688 <ff_wtoupper+0x10c>)
 8007590:	e000      	b.n	8007594 <ff_wtoupper+0x18>
 8007592:	4b3e      	ldr	r3, [pc, #248]	@ (800768c <ff_wtoupper+0x110>)
 8007594:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	1c9a      	adds	r2, r3, #2
 800759a:	617a      	str	r2, [r7, #20]
 800759c:	881b      	ldrh	r3, [r3, #0]
 800759e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80075a0:	8a7b      	ldrh	r3, [r7, #18]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d068      	beq.n	8007678 <ff_wtoupper+0xfc>
 80075a6:	88fa      	ldrh	r2, [r7, #6]
 80075a8:	8a7b      	ldrh	r3, [r7, #18]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	d364      	bcc.n	8007678 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	1c9a      	adds	r2, r3, #2
 80075b2:	617a      	str	r2, [r7, #20]
 80075b4:	881b      	ldrh	r3, [r3, #0]
 80075b6:	823b      	strh	r3, [r7, #16]
 80075b8:	8a3b      	ldrh	r3, [r7, #16]
 80075ba:	0a1b      	lsrs	r3, r3, #8
 80075bc:	81fb      	strh	r3, [r7, #14]
 80075be:	8a3b      	ldrh	r3, [r7, #16]
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 80075c4:	88fa      	ldrh	r2, [r7, #6]
 80075c6:	8a79      	ldrh	r1, [r7, #18]
 80075c8:	8a3b      	ldrh	r3, [r7, #16]
 80075ca:	440b      	add	r3, r1
 80075cc:	429a      	cmp	r2, r3
 80075ce:	da49      	bge.n	8007664 <ff_wtoupper+0xe8>
			switch (cmd) {
 80075d0:	89fb      	ldrh	r3, [r7, #14]
 80075d2:	2b08      	cmp	r3, #8
 80075d4:	d84f      	bhi.n	8007676 <ff_wtoupper+0xfa>
 80075d6:	a201      	add	r2, pc, #4	@ (adr r2, 80075dc <ff_wtoupper+0x60>)
 80075d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075dc:	08007601 	.word	0x08007601
 80075e0:	08007613 	.word	0x08007613
 80075e4:	08007629 	.word	0x08007629
 80075e8:	08007631 	.word	0x08007631
 80075ec:	08007639 	.word	0x08007639
 80075f0:	08007641 	.word	0x08007641
 80075f4:	08007649 	.word	0x08007649
 80075f8:	08007651 	.word	0x08007651
 80075fc:	08007659 	.word	0x08007659
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8007600:	88fa      	ldrh	r2, [r7, #6]
 8007602:	8a7b      	ldrh	r3, [r7, #18]
 8007604:	1ad3      	subs	r3, r2, r3
 8007606:	005b      	lsls	r3, r3, #1
 8007608:	697a      	ldr	r2, [r7, #20]
 800760a:	4413      	add	r3, r2
 800760c:	881b      	ldrh	r3, [r3, #0]
 800760e:	80fb      	strh	r3, [r7, #6]
 8007610:	e027      	b.n	8007662 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8007612:	88fa      	ldrh	r2, [r7, #6]
 8007614:	8a7b      	ldrh	r3, [r7, #18]
 8007616:	1ad3      	subs	r3, r2, r3
 8007618:	b29b      	uxth	r3, r3
 800761a:	f003 0301 	and.w	r3, r3, #1
 800761e:	b29b      	uxth	r3, r3
 8007620:	88fa      	ldrh	r2, [r7, #6]
 8007622:	1ad3      	subs	r3, r2, r3
 8007624:	80fb      	strh	r3, [r7, #6]
 8007626:	e01c      	b.n	8007662 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8007628:	88fb      	ldrh	r3, [r7, #6]
 800762a:	3b10      	subs	r3, #16
 800762c:	80fb      	strh	r3, [r7, #6]
 800762e:	e018      	b.n	8007662 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8007630:	88fb      	ldrh	r3, [r7, #6]
 8007632:	3b20      	subs	r3, #32
 8007634:	80fb      	strh	r3, [r7, #6]
 8007636:	e014      	b.n	8007662 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8007638:	88fb      	ldrh	r3, [r7, #6]
 800763a:	3b30      	subs	r3, #48	@ 0x30
 800763c:	80fb      	strh	r3, [r7, #6]
 800763e:	e010      	b.n	8007662 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8007640:	88fb      	ldrh	r3, [r7, #6]
 8007642:	3b1a      	subs	r3, #26
 8007644:	80fb      	strh	r3, [r7, #6]
 8007646:	e00c      	b.n	8007662 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8007648:	88fb      	ldrh	r3, [r7, #6]
 800764a:	3308      	adds	r3, #8
 800764c:	80fb      	strh	r3, [r7, #6]
 800764e:	e008      	b.n	8007662 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8007650:	88fb      	ldrh	r3, [r7, #6]
 8007652:	3b50      	subs	r3, #80	@ 0x50
 8007654:	80fb      	strh	r3, [r7, #6]
 8007656:	e004      	b.n	8007662 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8007658:	88fb      	ldrh	r3, [r7, #6]
 800765a:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800765e:	80fb      	strh	r3, [r7, #6]
 8007660:	bf00      	nop
			}
			break;
 8007662:	e008      	b.n	8007676 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8007664:	89fb      	ldrh	r3, [r7, #14]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d195      	bne.n	8007596 <ff_wtoupper+0x1a>
 800766a:	8a3b      	ldrh	r3, [r7, #16]
 800766c:	005b      	lsls	r3, r3, #1
 800766e:	697a      	ldr	r2, [r7, #20]
 8007670:	4413      	add	r3, r2
 8007672:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8007674:	e78f      	b.n	8007596 <ff_wtoupper+0x1a>
			break;
 8007676:	bf00      	nop
	}

	return chr;
 8007678:	88fb      	ldrh	r3, [r7, #6]
}
 800767a:	4618      	mov	r0, r3
 800767c:	371c      	adds	r7, #28
 800767e:	46bd      	mov	sp, r7
 8007680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007684:	4770      	bx	lr
 8007686:	bf00      	nop
 8007688:	08007ad4 	.word	0x08007ad4
 800768c:	08007cc8 	.word	0x08007cc8

08007690 <memset>:
 8007690:	4402      	add	r2, r0
 8007692:	4603      	mov	r3, r0
 8007694:	4293      	cmp	r3, r2
 8007696:	d100      	bne.n	800769a <memset+0xa>
 8007698:	4770      	bx	lr
 800769a:	f803 1b01 	strb.w	r1, [r3], #1
 800769e:	e7f9      	b.n	8007694 <memset+0x4>

080076a0 <__libc_init_array>:
 80076a0:	b570      	push	{r4, r5, r6, lr}
 80076a2:	4d0d      	ldr	r5, [pc, #52]	@ (80076d8 <__libc_init_array+0x38>)
 80076a4:	4c0d      	ldr	r4, [pc, #52]	@ (80076dc <__libc_init_array+0x3c>)
 80076a6:	1b64      	subs	r4, r4, r5
 80076a8:	10a4      	asrs	r4, r4, #2
 80076aa:	2600      	movs	r6, #0
 80076ac:	42a6      	cmp	r6, r4
 80076ae:	d109      	bne.n	80076c4 <__libc_init_array+0x24>
 80076b0:	4d0b      	ldr	r5, [pc, #44]	@ (80076e0 <__libc_init_array+0x40>)
 80076b2:	4c0c      	ldr	r4, [pc, #48]	@ (80076e4 <__libc_init_array+0x44>)
 80076b4:	f000 f818 	bl	80076e8 <_init>
 80076b8:	1b64      	subs	r4, r4, r5
 80076ba:	10a4      	asrs	r4, r4, #2
 80076bc:	2600      	movs	r6, #0
 80076be:	42a6      	cmp	r6, r4
 80076c0:	d105      	bne.n	80076ce <__libc_init_array+0x2e>
 80076c2:	bd70      	pop	{r4, r5, r6, pc}
 80076c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80076c8:	4798      	blx	r3
 80076ca:	3601      	adds	r6, #1
 80076cc:	e7ee      	b.n	80076ac <__libc_init_array+0xc>
 80076ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80076d2:	4798      	blx	r3
 80076d4:	3601      	adds	r6, #1
 80076d6:	e7f2      	b.n	80076be <__libc_init_array+0x1e>
 80076d8:	08007d8c 	.word	0x08007d8c
 80076dc:	08007d8c 	.word	0x08007d8c
 80076e0:	08007d8c 	.word	0x08007d8c
 80076e4:	08007d90 	.word	0x08007d90

080076e8 <_init>:
 80076e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ea:	bf00      	nop
 80076ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076ee:	bc08      	pop	{r3}
 80076f0:	469e      	mov	lr, r3
 80076f2:	4770      	bx	lr

080076f4 <_fini>:
 80076f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076f6:	bf00      	nop
 80076f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076fa:	bc08      	pop	{r3}
 80076fc:	469e      	mov	lr, r3
 80076fe:	4770      	bx	lr
