// Seed: 4258609567
module module_0 (
    output tri0  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  tri   id_6
);
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output wire id_2,
    output wor id_3,
    input wor id_4,
    output supply0 id_5,
    input wor id_6,
    output wor id_7
);
  logic [(  1 'b0 ) : -1] id_9;
  always @(-1 * -1 or posedge id_9[1]) begin : LABEL_0
    $signed(4);
    ;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_4,
      id_1,
      id_6
  );
  logic id_10;
  ;
endmodule
