{"vcs1":{"timestamp_begin":1700226748.568189934, "rt":9.93, "ut":9.07, "st":0.51}}
{"vcselab":{"timestamp_begin":1700226758.565992169, "rt":1.20, "ut":0.34, "st":0.16}}
{"link":{"timestamp_begin":1700226759.821295039, "rt":0.36, "ut":0.12, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700226747.986296439}
{"VCS_COMP_START_TIME": 1700226747.986296439}
{"VCS_COMP_END_TIME": 1700226768.049558208}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370208}}
{"stitch_vcselab": {"peak_mem": 240016}}
