


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************** (C) COPYRIGHT 2008 STMicroelectro
                       nics ********************
    2 00000000         ;* File Name          : 91x_init.s
    3 00000000         ;* Author             : MCD Application Team
    4 00000000         ;/* <<< Use Configuration Wizard in Context Menu >>> 
    5 00000000         ;* Version            : V2.0.0
    6 00000000         ;* Date               : 09/29/2008
    7 00000000         ;* Description        : This module performs:
    8 00000000         ;*                      - FLASH/RAM initialization,
    9 00000000         ;*                      - Stack pointer initialization f
                       or each mode ,
   10 00000000         ;*                      - Branches to ?main in the C lib
                       rary (which eventually 
   11 00000000         ;*                        calls main()).
   12 00000000         ;*        On reset, the ARM core starts up in Supervisor
                        (SVC) mode,
   13 00000000         ;*        in ARM state,with IRQ and FIQ disabled.
   14 00000000         ;*******************************************************
                       *************************
   15 00000000         ;
   16 00000000         ;*******************************************************
                       *************************
   17 00000000         ;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS 
                       AT PROVIDING CUSTOMERS WITH
   18 00000000         ;* CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER 
                       FOR THEM TO SAVE TIME. AS
   19 00000000         ;* A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE
                        FOR ANY DIRECT, INDIRECT
   20 00000000         ;* OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS A
                       RISING FROM THE CONTENT
   21 00000000         ;* OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF 
                       THE CODING INFORMATION
   22 00000000         ;* CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
   23 00000000         ;*******************************************************
                       ************************/
   24 00000000         
   25 00000000         ;Uncomment Only ONE of the following lines to select you
                       r STR91xFA Flash size 
   26 00000000         ;and the Boot bank (Bank0 or Bank1).You have also to unc
                       omment the appropriate 
   27 00000000         ;defines in "91x_conf.h" file.
   28 00000000         ;In this File/library the default size is 512Kbytes  and
                        the boot bank is Bank0
   29 00000000         
   30 00000000         ; Uncomment the following define when working in debug m
                       ode you have also to 
   31 00000000         ; Uncomment the same define in "91x_conf.h" file
   32 00000000 00000001 
                       Debug_Mode
                               EQU              1
   33 00000000         
   34 00000000         ; --- Standard definitions of mode bits and interrupt (I
                        & F) flags in PSRs
   35 00000000         
   36 00000000 00000010 
                       Mode_USR
                               EQU              0x10
   37 00000000 00000011 
                       Mode_FIQ



ARM Macro Assembler    Page 2 


                               EQU              0x11
   38 00000000 00000012 
                       Mode_IRQ
                               EQU              0x12
   39 00000000 00000013 
                       Mode_SVC
                               EQU              0x13
   40 00000000 00000017 
                       Mode_ABT
                               EQU              0x17
   41 00000000 0000001B 
                       Mode_UND
                               EQU              0x1B
   42 00000000 0000001F 
                       Mode_SYS
                               EQU              0x1F        ; available on ARM 
                                                            Arch 4 and later
   43 00000000         
   44 00000000 00000080 
                       I_Bit   EQU              0x80        ; when I bit is set
                                                            , IRQ is disabled
   45 00000000 00000040 
                       F_Bit   EQU              0x40        ; when F bit is set
                                                            , FIQ is disabled
   46 00000000         
   47 00000000         ; --- Initialize Stack pointer registers
   48 00000000         ;// <h> Stack Configuration (Stack Sizes in Bytes)
   49 00000000         ;//   <o0> Undefined Mode      <0x0-0xFFFFFFFF:8>
   50 00000000         ;//   <o1> Supervisor Mode     <0x0-0xFFFFFFFF:8>
   51 00000000         ;//   <o2> Abort Mode          <0x0-0xFFFFFFFF:8>
   52 00000000         ;//   <o3> Fast Interrupt Mode <0x0-0xFFFFFFFF:8>
   53 00000000         ;//   <o4> Interrupt Mode      <0x0-0xFFFFFFFF:8>
   54 00000000         ;//   <o5> User/System Mode    <0x0-0xFFFFFFFF:8>
   55 00000000         ;// </h> Stack Configuration
   56 00000000         
   57 00000000 00000000 
                       UND_Stack_Size
                               EQU              0x00000000
   58 00000000 00000008 
                       SVC_Stack_Size
                               EQU              0x00000008
   59 00000000 00000000 
                       ABT_Stack_Size
                               EQU              0x00000000
   60 00000000 00000020 
                       FIQ_Stack_Size
                               EQU              0x00000020
   61 00000000 00000100 
                       IRQ_Stack_Size
                               EQU              0x00000100
   62 00000000 00000400 
                       USR_Stack_Size
                               EQU              0x00000400
   63 00000000         
   65 00000000 00000128 
                       ISR_Stack_Size
                               EQU              (UND_Stack_Size + SVC_Stack_Siz
e + ABT_Stack_Size +                           FIQ_Stack_Size + IRQ_Stack_Size
)



ARM Macro Assembler    Page 3 


   66 00000000         
   67 00000000                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3
   68 00000000         
   69 00000000         Stack_Mem
                               SPACE            USR_Stack_Size
   70 00000400         __initial_sp
                               SPACE            ISR_Stack_Size
   71 00000528         Stack_Top
   72 00000528         
   73 00000528         
   74 00000528         ;// <h> Heap Configuration
   75 00000528         ;//   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF>
   76 00000528         ;// </h>
   77 00000528         
   78 00000528 00000200 
                       Heap_Size
                               EQU              0x00000200
   79 00000528         
   80 00000528                 AREA             HEAP, NOINIT, READWRITE, ALIGN=
3
   81 00000000         __heap_base
   82 00000000         Heap_Mem
                               SPACE            Heap_Size
   83 00000200         __heap_limit
   84 00000200         
   85 00000200         ; --- STR9X SCU specific definitions
   86 00000200         
   87 00000200 5C002000 
                       SCU_BASE_Address
                               EQU              0x5C002000  ; SCU Base Address 
                                                            
   88 00000200 00000034 
                       SCU_SCR0_OFST
                               EQU              0x00000034  ; System Configurat
                                                            ion Register 0 Offs
                                                            et
   89 00000200         
   90 00000200         ; --- STR9X FMI specific definitions
   91 00000200         
   92 00000200 54000000 
                       FMI_BASE_Address
                               EQU              0x54000000  ; FMI Base Address
   93 00000200 00000000 
                       FMI_BBSR_OFST
                               EQU              0x00000000  ; Boot Bank Size Re
                                                            gister offset
   94 00000200 00000004 
                       FMI_NBBSR_OFST
                               EQU              0x00000004  ; Non-boot Bank Siz
                                                            e Register offset
   95 00000200 0000000C 
                       FMI_BBADR_OFST
                               EQU              0x0000000C  ; Boot Bank Base Ad
                                                            dress Register offs
                                                            et
   96 00000200 00000010 
                       FMI_NBBADR_OFST
                               EQU              0x00000010  ; Non-boot Bank Bas



ARM Macro Assembler    Page 4 


                                                            e Address Register 
                                                            offset
   97 00000200 00000018 
                       FMI_CR_OFST
                               EQU              0x00000018  ; Control Register 
                                                            offset
   98 00000200         
   99 00000200         ;// <e0> Flash Memory Interface (FMI)
  100 00000200         ;//   <e1.3> Flash BOOT Bank Enable
  101 00000200         ;//   <h> BOOT Bank Size Configuration (BBSR)
  102 00000200         ;//     <o2.0..3>  BBSIZE: Memory size 
  103 00000200         ;//       <i> Default 32KB
  104 00000200         ;//                     <0=>   32KB
  105 00000200         ;//                     <1=>   64KB
  106 00000200         ;//                     <2=>  128KB
  107 00000200         ;//                     <3=>  256KB
  108 00000200         ;//                     <4=>  512KB
  109 00000200         ;//                     <5=>    1MB
  110 00000200         ;//                     <6=>    2MB
  111 00000200         ;//   </h>
  112 00000200         ;//   <h> BOOT Bank Base Address Configuration (BBADR)
  113 00000200         ;//     <o3.0..23> BBADDR: Address <0x0-0xFFFFFF>
  114 00000200         ;//       <i> Default: 0x000000
  115 00000200         ;//   </h>
  116 00000200         ;//   </e>
  117 00000200         ;//   <e1.4> Flash Bank 1 Enable
  118 00000200         ;//   <h> Non-BOOT Bank Size Configuration (NBBSR)
  119 00000200         ;//     <o4.0..3>  NBBSIZE: Memory size 
  120 00000200         ;//       <i> Default 32KB
  121 00000200         ;//                     <2=>   32KB
  122 00000200         ;//                     <3=>   64KB
  123 00000200         ;//                     <4=>  128KB
  124 00000200         ;//                     <5=>  256KB
  125 00000200         ;//                     <6=>  512KB
  126 00000200         ;//                     <7=>    1MB
  127 00000200         ;//                     <8=>    2MB
  128 00000200         ;//   </h>
  129 00000200         ;//   <h> BOOT Bank Base Address Configuration (NBBADR)
  130 00000200         ;//     <o5.0..23> NBBADDR: Address <0x0-0xFFFFFF>
  131 00000200         ;//       <i> Default: 0x000000
  132 00000200         ;//   </h>
  133 00000200         ;// </e0> End of FMI
  134 00000200 00000001 
                       FMI_SETUP
                               EQU              1
  135 00000200 00000018 
                       FMI_CR_Val
                               EQU              0x00000018
  136 00000200 00000004 
                       FMI_BBSR_Val
                               EQU              0x00000004
  137 00000200 00000000 
                       FMI_BBADR_Val
                               EQU              0x00000000
  138 00000200 00000002 
                       FMI_NBBSR_Val
                               EQU              0x00000002
  139 00000200 00080000 
                       FMI_NBBADR_Val



ARM Macro Assembler    Page 5 


                               EQU              0x00080000
  140 00000200 00000000 
                       FLASH_CFG_Val
                               EQU              0x00000000
  141 00000200         
  142 00000200         ;-------------------------------------------------------
                       --------
  143 00000200         ; Reset Handler
  144 00000200         ;-------------------------------------------------------
                       --------
  145 00000200         
  146 00000200                 PRESERVE8
  147 00000200         
  148 00000200         
  149 00000200         ; Area Definition and Entry Point
  150 00000200         ;  Startup Code must be linked first at Address at which
                        it expects to run.
  151 00000200         
  152 00000200                 AREA             Init, CODE, READONLY
  153 00000000                 ARM
  154 00000000                 EXPORT           Reset_Handler
  155 00000000         Reset_Handler
  156 00000000 E59FF0C0        LDR              pc, =NextInst
  157 00000004         NextInst
  158 00000004         ; ------------------------------------------------------
                       ------------------------
  159 00000004         ; Description  : This delay is added to let JTAG debugge
                       rs able to connect
  160 00000004         ;                to STR91x micro then load the program e
                       ven if a previously 
  161 00000004         ;                flash code is halting the CPU core. Thi
                       s may happen when the
  162 00000004         ;                flash content is corrupt by containing 
                       a "bad" code like entering
  163 00000004         ;                soon to IDLE or SLEEP Low power modes.
  164 00000004         ;                When going to production/Release code a
                       nd to remove this Start-up
  165 00000004         ;                delay, Please comment the "Debug_mode" 
                       define above.
  166 00000004         ; ------------------------------------------------------
                       ------------------------
  167 00000004                 IF               Debug_Mode = 1
  168 00000004 E3A00901        MOV              r0, #0x4000
  169 00000008         Loop
  170 00000008 E2500001        SUBS             r0,r0, #1
  171 0000000C E2500001        SUBS             r0,r0, #1
  172 00000010 E2500001        SUBS             r0,r0, #1
  173 00000014 E2500001        SUBS             r0,r0, #1
  174 00000018 E2500001        SUBS             r0,r0, #1
  175 0000001C E2500001        SUBS             r0,r0, #1
  176 00000020 E2500001        SUBS             r0,r0, #1
  177 00000024 E2500001        SUBS             r0,r0, #1
  178 00000028 1AFFFFF6        BNE              Loop
  179 0000002C                 ENDIF
  180 0000002C         
  181 0000002C         ; ------------------------------------------------------
                       ------------------------
  182 0000002C         ; Description  :  Enable the Buffered mode.
  183 0000002C         ;                 To use buffered mode access you have t



ARM Macro Assembler    Page 6 


                       o uncomment Buffered  
  184 0000002C         ;                 define on the 91x_conf.h file
  185 0000002C         ; ------------------------------------------------------
                       ------------------------
  186 0000002C         
  187 0000002C EE110F10        MRC              p15, 0, r0, c1, c0, 0 ; Read CP
                                                            15 register 1 into 
                                                            r0
  188 00000030 E3800008        ORR              r0, r0, #0x8 ; Enable Write Buf
                                                            fer on AHB
  189 00000034 EE010F10        MCR              p15, 0, r0, c1, c0, 0 ; Write C
                                                            P15 register 1  
  190 00000038         ;-------------------------------------------------------
                       -----------------------
  191 00000038         ; Description  :  Write Buffer in ITCM may cause the Fla
                       sh “write then read”    
  192 00000038         ;                 command order reversed and cause flash
                        error.
  193 00000038         ;                 To maintain the right order, bit 18 (I
                       nstruction TCM order bit)
  194 00000038         ;                 in the Configuration Registers of the 
                       ARM966E-S core must be set.          
  195 00000038         ; ------------------------------------------------------
                       ------------------------
  196 00000038         
  197 00000038 E3A00701        MOV              r0, #0x40000
  198 0000003C EE2F0F11        MCR              p15,0x1,r0,c15,c1,0
  199 00000040         
  200 00000040         ;-------------------------------------------------------
                       -----------------------
  201 00000040         ; Description  : FMI Registers configuration depending o
                       n the Flash size selected, 
  202 00000040         ;                and the boot bank.
  203 00000040         ;
  204 00000040         ;     After reset, the application program has to write 
                       the size and start
  205 00000040         ;     address of Bank 1 in the FMI_BBSR and FMI_BBADR re
                       gisters and the size and 
  206 00000040         ;     start address of Bank 0 in the FMI_NBBSR and FMI_N
                       BBADR registers.
  207 00000040         ; ------------------------------------------------------
                       ------------------------
  208 00000040         
  209 00000040 E3A06315        LDR              R6, =FMI_BASE_Address
  210 00000044 E3A07004        LDR              R7, = FMI_BBSR_Val 
                                                            ; BOOT BANK Size=
  211 00000048 E5867000        STR              R7, [R6, #FMI_BBSR_OFST] ; (2^B
                                                            OOT_BANK_Size) * 32
                                                            KBytes       
  212 0000004C E3A07002        LDR              R7, = FMI_NBBSR_Val ; NON BOOT 
                                                            BANK Size =
  213 00000050 E5867004        STR              R7, [R6, #FMI_NBBSR_OFST] ; (2^
                                                            NON_BOOT_BANK_Size)
                                                             * 8KBytes
  214 00000054 E3A07000        LDR              R7, =FMI_BBADR_Val 
                                                            ; BOOT BANK Address
                                                            
  215 00000058 E1A07127        MOV              R7, R7 ,LSR #0x2
  216 0000005C E586700C        STR              R7, [R6, #FMI_BBADR_OFST]



ARM Macro Assembler    Page 7 


  217 00000060 E3A07702        LDR              R7, =FMI_NBBADR_Val 
                                                            ; BOOT BANK Address
                                                            
  218 00000064 E1A07127        MOV              R7, R7 ,LSR #0x2
  219 00000068 E5867010        STR              R7, [R6, #FMI_NBBADR_OFST]
  220 0000006C         
  221 0000006C         
  222 0000006C E3A07019        LDR              R7, = 0x19  ; Enable Both banks
                                                            
  223 00000070 E5867018        STR              R7, [R6, #FMI_CR_OFST]
  224 00000074         
  225 00000074         
  226 00000074         ; --- Enable 96K of RAM  & Disable DTCM & AHB wait-state
                       s
  227 00000074         
  228 00000074 E59F0050        LDR              R0, = SCU_BASE_Address
  229 00000078 E59F1050        LDR              R1, = 0x0191
  230 0000007C E5801034        STR              R1, [R0, #SCU_SCR0_OFST]
  231 00000080         
  232 00000080         ; Setup Stack for each mode
  233 00000080         
  234 00000080 E59F004C        LDR              R0, =Stack_Top
  235 00000084         
  236 00000084         ;  Enter Undefined Instruction Mode and set its Stack Po
                       inter
  237 00000084 E321F0DB        MSR              CPSR_c, #Mode_UND:OR:I_Bit:OR:F
_Bit
  238 00000088 E1A0D000        MOV              SP, R0
  239 0000008C E2400000        SUB              R0, R0, #UND_Stack_Size
  240 00000090         
  241 00000090         ;  Enter Abort Mode and set its Stack Pointer
  242 00000090 E321F0D7        MSR              CPSR_c, #Mode_ABT:OR:I_Bit:OR:F
_Bit
  243 00000094 E1A0D000        MOV              SP, R0
  244 00000098 E2400000        SUB              R0, R0, #ABT_Stack_Size
  245 0000009C         
  246 0000009C         ;  Enter FIQ Mode and set its Stack Pointer
  247 0000009C E321F0D1        MSR              CPSR_c, #Mode_FIQ:OR:I_Bit:OR:F
_Bit
  248 000000A0 E1A0D000        MOV              SP, R0
  249 000000A4 E2400020        SUB              R0, R0, #FIQ_Stack_Size
  250 000000A8         
  251 000000A8         ;  Enter IRQ Mode and set its Stack Pointer
  252 000000A8 E321F0D2        MSR              CPSR_c, #Mode_IRQ:OR:I_Bit:OR:F
_Bit
  253 000000AC E1A0D000        MOV              SP, R0
  254 000000B0 E2400C01        SUB              R0, R0, #IRQ_Stack_Size
  255 000000B4         
  256 000000B4         ;  Enter Supervisor Mode and set its Stack Pointer
  257 000000B4 E321F0D3        MSR              CPSR_c, #Mode_SVC:OR:I_Bit:OR:F
_Bit
  258 000000B8 E1A0D000        MOV              SP, R0
  259 000000BC E2400008        SUB              R0, R0, #SVC_Stack_Size
  260 000000C0         
  261 000000C0         ;  Enter User Mode and set its Stack Pointer
  262 000000C0 E321F01F        MSR              CPSR_c, #Mode_SYS
  263 000000C4                 IF               :DEF:__MICROLIB
  264 000000C4         
  265 000000C4                 EXPORT           __initial_sp



ARM Macro Assembler    Page 8 


  266 000000C4         
  267 000000C4                 ELSE
  272                          ENDIF
  273 000000C4         
  274 000000C4         
  275 000000C4         ; Enter the C code
  276 000000C4         
  277 000000C4                 IMPORT           __main
  278 000000C4 EAFFFFFE        B                __main
  279 000000C8         
  280 000000C8                 IF               :DEF:__MICROLIB
  281 000000C8         
  282 000000C8                 EXPORT           __heap_base
  283 000000C8                 EXPORT           __heap_limit
  284 000000C8         
  285 000000C8                 ELSE
  298                          ENDIF
  299 000000C8         
  300 000000C8         
  301 000000C8                 END
              00000000 
              5C002000 
              00000191 
              00000000 
Command Line: --debug --xref --device=DARMST9 -o.\Obj\91x_init.o -IC:\Keil\ARM\
INC\ST\91x --predefine="__MICROLIB SETA 1" --list=.\List\91x_init.lst 91x_init.
s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

STACK 00000000

Symbol: STACK
   Definitions
      At line 67 in file 91x_init.s
   Uses
      None
Comment: STACK unused
Stack_Mem 00000000

Symbol: Stack_Mem
   Definitions
      At line 69 in file 91x_init.s
   Uses
      None
Comment: Stack_Mem unused
Stack_Top 00000528

Symbol: Stack_Top
   Definitions
      At line 71 in file 91x_init.s
   Uses
      At line 234 in file 91x_init.s
Comment: Stack_Top used once
__initial_sp 00000400

Symbol: __initial_sp
   Definitions
      At line 70 in file 91x_init.s
   Uses
      At line 265 in file 91x_init.s
Comment: __initial_sp used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

HEAP 00000000

Symbol: HEAP
   Definitions
      At line 80 in file 91x_init.s
   Uses
      None
Comment: HEAP unused
Heap_Mem 00000000

Symbol: Heap_Mem
   Definitions
      At line 82 in file 91x_init.s
   Uses
      None
Comment: Heap_Mem unused
__heap_base 00000000

Symbol: __heap_base
   Definitions
      At line 81 in file 91x_init.s
   Uses
      At line 282 in file 91x_init.s
Comment: __heap_base used once
__heap_limit 00000200

Symbol: __heap_limit
   Definitions
      At line 83 in file 91x_init.s
   Uses
      At line 283 in file 91x_init.s
Comment: __heap_limit used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

Init 00000000

Symbol: Init
   Definitions
      At line 152 in file 91x_init.s
   Uses
      None
Comment: Init unused
Loop 00000008

Symbol: Loop
   Definitions
      At line 169 in file 91x_init.s
   Uses
      At line 178 in file 91x_init.s
Comment: Loop used once
NextInst 00000004

Symbol: NextInst
   Definitions
      At line 157 in file 91x_init.s
   Uses
      At line 156 in file 91x_init.s
Comment: NextInst used once
Reset_Handler 00000000

Symbol: Reset_Handler
   Definitions
      At line 155 in file 91x_init.s
   Uses
      At line 154 in file 91x_init.s
Comment: Reset_Handler used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.debug_info$$$Init 00000000

Symbol: .debug_info$$$Init
   Definitions
      None
   Uses
      None
Warning: .debug_info$$$Init undefinedComment: .debug_info$$$Init unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.debug_line$$$Init 00000000

Symbol: .debug_line$$$Init
   Definitions
      None
   Uses
      None
Warning: .debug_line$$$Init undefinedComment: .debug_line$$$Init unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.debug_abbrev 00000000

Symbol: .debug_abbrev
   Definitions
      None
   Uses
      None
Warning: .debug_abbrev undefinedComment: .debug_abbrev unused
__ARM_asm.debug_abbrev 00000000

Symbol: __ARM_asm.debug_abbrev
   Definitions
      None
   Uses
      None
Warning: __ARM_asm.debug_abbrev undefinedComment: __ARM_asm.debug_abbrev unused
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABT_Stack_Size 00000000

Symbol: ABT_Stack_Size
   Definitions
      At line 59 in file 91x_init.s
   Uses
      At line 65 in file 91x_init.s
      At line 244 in file 91x_init.s

Debug_Mode 00000001

Symbol: Debug_Mode
   Definitions
      At line 32 in file 91x_init.s
   Uses
      At line 167 in file 91x_init.s
Comment: Debug_Mode used once
FIQ_Stack_Size 00000020

Symbol: FIQ_Stack_Size
   Definitions
      At line 60 in file 91x_init.s
   Uses
      At line 65 in file 91x_init.s
      At line 249 in file 91x_init.s

FLASH_CFG_Val 00000000

Symbol: FLASH_CFG_Val
   Definitions
      At line 140 in file 91x_init.s
   Uses
      None
Comment: FLASH_CFG_Val unused
FMI_BASE_Address 54000000

Symbol: FMI_BASE_Address
   Definitions
      At line 92 in file 91x_init.s
   Uses
      At line 209 in file 91x_init.s
Comment: FMI_BASE_Address used once
FMI_BBADR_OFST 0000000C

Symbol: FMI_BBADR_OFST
   Definitions
      At line 95 in file 91x_init.s
   Uses
      At line 216 in file 91x_init.s
Comment: FMI_BBADR_OFST used once
FMI_BBADR_Val 00000000

Symbol: FMI_BBADR_Val
   Definitions
      At line 137 in file 91x_init.s
   Uses
      At line 214 in file 91x_init.s
Comment: FMI_BBADR_Val used once
FMI_BBSR_OFST 00000000



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols


Symbol: FMI_BBSR_OFST
   Definitions
      At line 93 in file 91x_init.s
   Uses
      At line 211 in file 91x_init.s
Comment: FMI_BBSR_OFST used once
FMI_BBSR_Val 00000004

Symbol: FMI_BBSR_Val
   Definitions
      At line 136 in file 91x_init.s
   Uses
      At line 210 in file 91x_init.s
Comment: FMI_BBSR_Val used once
FMI_CR_OFST 00000018

Symbol: FMI_CR_OFST
   Definitions
      At line 97 in file 91x_init.s
   Uses
      At line 223 in file 91x_init.s
Comment: FMI_CR_OFST used once
FMI_CR_Val 00000018

Symbol: FMI_CR_Val
   Definitions
      At line 135 in file 91x_init.s
   Uses
      None
Comment: FMI_CR_Val unused
FMI_NBBADR_OFST 00000010

Symbol: FMI_NBBADR_OFST
   Definitions
      At line 96 in file 91x_init.s
   Uses
      At line 219 in file 91x_init.s
Comment: FMI_NBBADR_OFST used once
FMI_NBBADR_Val 00080000

Symbol: FMI_NBBADR_Val
   Definitions
      At line 139 in file 91x_init.s
   Uses
      At line 217 in file 91x_init.s
Comment: FMI_NBBADR_Val used once
FMI_NBBSR_OFST 00000004

Symbol: FMI_NBBSR_OFST
   Definitions
      At line 94 in file 91x_init.s
   Uses
      At line 213 in file 91x_init.s
Comment: FMI_NBBSR_OFST used once
FMI_NBBSR_Val 00000002

Symbol: FMI_NBBSR_Val
   Definitions



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 138 in file 91x_init.s
   Uses
      At line 212 in file 91x_init.s
Comment: FMI_NBBSR_Val used once
FMI_SETUP 00000001

Symbol: FMI_SETUP
   Definitions
      At line 134 in file 91x_init.s
   Uses
      None
Comment: FMI_SETUP unused
F_Bit 00000040

Symbol: F_Bit
   Definitions
      At line 45 in file 91x_init.s
   Uses
      At line 237 in file 91x_init.s
      At line 242 in file 91x_init.s
      At line 247 in file 91x_init.s
      At line 252 in file 91x_init.s
      At line 257 in file 91x_init.s

Heap_Size 00000200

Symbol: Heap_Size
   Definitions
      At line 78 in file 91x_init.s
   Uses
      At line 82 in file 91x_init.s
Comment: Heap_Size used once
IRQ_Stack_Size 00000100

Symbol: IRQ_Stack_Size
   Definitions
      At line 61 in file 91x_init.s
   Uses
      At line 65 in file 91x_init.s
      At line 254 in file 91x_init.s

ISR_Stack_Size 00000128

Symbol: ISR_Stack_Size
   Definitions
      At line 65 in file 91x_init.s
   Uses
      At line 70 in file 91x_init.s
Comment: ISR_Stack_Size used once
I_Bit 00000080

Symbol: I_Bit
   Definitions
      At line 44 in file 91x_init.s
   Uses
      At line 237 in file 91x_init.s
      At line 242 in file 91x_init.s
      At line 247 in file 91x_init.s
      At line 252 in file 91x_init.s



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

      At line 257 in file 91x_init.s

Mode_ABT 00000017

Symbol: Mode_ABT
   Definitions
      At line 40 in file 91x_init.s
   Uses
      At line 242 in file 91x_init.s
Comment: Mode_ABT used once
Mode_FIQ 00000011

Symbol: Mode_FIQ
   Definitions
      At line 37 in file 91x_init.s
   Uses
      At line 247 in file 91x_init.s
Comment: Mode_FIQ used once
Mode_IRQ 00000012

Symbol: Mode_IRQ
   Definitions
      At line 38 in file 91x_init.s
   Uses
      At line 252 in file 91x_init.s
Comment: Mode_IRQ used once
Mode_SVC 00000013

Symbol: Mode_SVC
   Definitions
      At line 39 in file 91x_init.s
   Uses
      At line 257 in file 91x_init.s
Comment: Mode_SVC used once
Mode_SYS 0000001F

Symbol: Mode_SYS
   Definitions
      At line 42 in file 91x_init.s
   Uses
      At line 262 in file 91x_init.s
Comment: Mode_SYS used once
Mode_UND 0000001B

Symbol: Mode_UND
   Definitions
      At line 41 in file 91x_init.s
   Uses
      At line 237 in file 91x_init.s
Comment: Mode_UND used once
Mode_USR 00000010

Symbol: Mode_USR
   Definitions
      At line 36 in file 91x_init.s
   Uses
      None
Comment: Mode_USR unused
SCU_BASE_Address 5C002000



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols


Symbol: SCU_BASE_Address
   Definitions
      At line 87 in file 91x_init.s
   Uses
      At line 228 in file 91x_init.s
Comment: SCU_BASE_Address used once
SCU_SCR0_OFST 00000034

Symbol: SCU_SCR0_OFST
   Definitions
      At line 88 in file 91x_init.s
   Uses
      At line 230 in file 91x_init.s
Comment: SCU_SCR0_OFST used once
SVC_Stack_Size 00000008

Symbol: SVC_Stack_Size
   Definitions
      At line 58 in file 91x_init.s
   Uses
      At line 65 in file 91x_init.s
      At line 259 in file 91x_init.s

UND_Stack_Size 00000000

Symbol: UND_Stack_Size
   Definitions
      At line 57 in file 91x_init.s
   Uses
      At line 65 in file 91x_init.s
      At line 239 in file 91x_init.s

USR_Stack_Size 00000400

Symbol: USR_Stack_Size
   Definitions
      At line 62 in file 91x_init.s
   Uses
      At line 69 in file 91x_init.s
Comment: USR_Stack_Size used once
33 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

__main 00000000

Symbol: __main
   Definitions
      At line 277 in file 91x_init.s
   Uses
      At line 278 in file 91x_init.s
Comment: __main used once
1 symbol
372 symbols in table
