FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 23;
0"NC";
1"S7_FPGA_7511_INT";
2"S7_7511_SPDIF_OUT";
3"S7_7511_VSYNC";
4"S7_7511_SPDIF";
5"S7_7511_HSYNC";
6"S7_7511_DE";
7"S7_FPGA_7511_SDA";
8"S7_SFP_SOUT_P";
9"S7_7511_D17";
10"S7_7511_D16";
11"S7_SFP_SIN_N";
12"S7_7511_D0";
13"S7_7511_D1";
14"S7_7511_D2";
15"S7_7511_D3";
16"S7_7511_D4";
17"S7_7511_D5";
18"S7_7511_D6";
19"S7_7511_D7";
20"S7_7511_CLK";
21"S7_FPGA_7511_CEC_CLK";
22"S7_7511_D34";
23"S7_7511_D20";
24"S7_7511_D21";
25"S7_7511_D22";
26"S7_7511_D35";
27"S7_7511_D18";
28"S7_SFP_SIN_P";
29"S7_SFP_SOUT_N";
30"S7_FPGA_7511_SCL";
31"S7_7511_D8";
32"S7_7511_D9";
33"S7_7511_D10";
34"S7_7511_D11";
35"S7_7511_D12";
36"S7_7511_D13";
37"S7_7511_D14";
38"S7_7511_D15";
39"S7_7511_D19";
40"S7_7511_D23";
41"S7_7511_D24";
42"S7_7511_D25";
43"S7_7511_D33";
44"S7_7511_D32";
45"S7_7511_D31";
46"S7_7511_D30";
47"S7_7511_D29";
48"S7_7511_D28";
49"S7_7511_D27";
50"S7_7511_D26";
%"XC7S50FGGA484"
"5","(-5800,4050)","0","kvm_matrix_lib","I1";
;
VALUE"XC7S50FGGA484"
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-125,1250,625,-100";
"G13"26;
"G15"22;
"D19"43;
"E19"44;
"A20"45;
"B20"46;
"E18"47;
"E17"48;
"A19"49;
"A18"50;
"B19"42;
"C19"41;
"C18"40;
"D18"25;
"A17"24;
"A16"23;
"A14"39;
"B14"38;
"E16"37;
"E15"36;
"C17"35;
"D16"34;
"B16"33;
"B15"32;
"C16"31;
"C15"21;
"C12"27;
"D12"9;
"D15"10;
"D14"20;
"C11"19;
"C10"18;
"A13"17;
"B13"16;
"A12"15;
"A11"14;
"C13"13;
"D13"12;
"F15"3;
"G14"2;
"E12"4;
"F12"1;
"F14"5;
"F13"6;
"D11"7;
"E11"30;
"F10"29;
"G10"8;
"F11"11;
"G11"28;
END.
