<def f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='342' ll='347' type='unsigned int llvm::CCState::getFirstUnallocated(ArrayRef&lt;MCPhysReg&gt; Regs) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='370' u='c' c='_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='411' u='c' c='_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEEPKt'/>
<doc f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='340'>/// getFirstUnallocated - Return the index of the first unallocated register
  /// in the set, or Regs.size() if they are all allocated.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1569' u='c' c='_ZL19allocateVGPR32InputRN4llvm7CCStateE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1590' u='c' c='_ZL23allocateSGPR32InputImplRN4llvm7CCStateEPKNS_19TargetRegisterClassEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallingConv.cpp' l='203' u='c' c='_ZL29CC_ARM_AAPCS_Custom_AggregateRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallingConv.cpp' l='247' u='c' c='_ZL29CC_ARM_AAPCS_Custom_AggregateRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='5564' u='c' c='_ZNK4llvm18MipsTargetLowering15writeVarArgRegsERSt6vectorINS_7SDValueESaIS2_EES2_RKNS_5SDLocERNS_12SelectionDAGERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='5637' u='c' c='_ZNK4llvm18MipsTargetLowering11HandleByValEPNS_7CCStateERjj'/>
<use f='llvm/llvm/lib/Target/X86/X86CallingConv.cpp' l='277' u='c' c='_ZL18CC_X86_32_MCUInRegRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3319' u='c' c='_ZNK4llvm17X86TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3320' u='c' c='_ZNK4llvm17X86TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
