Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 14:33:02 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 100 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.198        0.000                      0                24624        0.044        0.000                      0                24624        3.225        0.000                       0                 12069  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.198        0.000                      0                24624        0.044        0.000                      0                24624        3.225        0.000                       0                 12069  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[7][10][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 1.717ns (25.317%)  route 5.065ns (74.683%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.036     0.036    fsm18/clk
    SLICE_X13Y45         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[2]/Q
                         net (fo=11, routed)          0.305     0.438    fsm18/fsm18_out[2]
    SLICE_X14Y48         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     0.585 f  fsm18/out[0]_i_2__11/O
                         net (fo=11, routed)          0.353     0.938    fsm11/out_reg[0]_9
    SLICE_X15Y48         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     0.977 r  fsm11/out[31]_i_3__1/O
                         net (fo=3, routed)           0.272     1.249    fsm9/out_reg[0]_7
    SLICE_X16Y56         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     1.366 r  fsm9/out[31]_i_1__6/O
                         net (fo=38, routed)          0.344     1.710    R0_0/R_read1_0_write_en
    SLICE_X16Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     1.810 f  R0_0/mem[11][11][31]_i_13/O
                         net (fo=26, routed)          0.443     2.253    fsm12/mem_reg[11][1][31]
    SLICE_X17Y39         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     2.315 r  fsm12/mem[11][11][31]_i_6/O
                         net (fo=108, routed)         0.675     2.990    R0_0/out[13]_i_6_0
    SLICE_X24Y20         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.104 r  R0_0/out[0]_i_41/O
                         net (fo=1, routed)           0.027     3.131    R0_0/out[0]_i_41_n_0
    SLICE_X24Y20         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.221 r  R0_0/out_reg[0]_i_18/O
                         net (fo=1, routed)           0.290     3.511    R0_0/out_reg[0]_i_18_n_0
    SLICE_X24Y27         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     3.624 r  R0_0/out[0]_i_6/O
                         net (fo=1, routed)           0.023     3.647    R0_0/out[0]_i_6_n_0
    SLICE_X24Y27         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.736 r  R0_0/out_reg[0]_i_2__1/O
                         net (fo=1, routed)           0.385     4.121    R0_0/out_reg[0]_i_2__1_n_0
    SLICE_X19Y28         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.300 r  R0_0/out[0]_i_1__1/O
                         net (fo=5, routed)           0.385     4.685    R0_0/R0_0_read_data[0]
    SLICE_X18Y42         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.833 r  R0_0/mem[11][11][7]_i_11/O
                         net (fo=1, routed)           0.320     5.153    add4/left[0]
    SLICE_X17Y42         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     5.320 r  add4/mem_reg[11][11][7]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.348    add4/mem_reg[11][11][7]_i_3_n_0
    SLICE_X17Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.371 r  add4/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     5.399    add4/mem_reg[11][11][15]_i_4_n_0
    SLICE_X17Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.422 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.450    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X17Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.596 r  add4/mem_reg[11][11][31]_i_9/O[7]
                         net (fo=2, routed)           0.221     5.817    R0_0/out[15]
    SLICE_X17Y40         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.063     5.880 r  R0_0/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.938     6.818    R0_0/mem[11][11][31]_i_2_n_0
    SLICE_X22Y21         FDRE                                         r  R0_0/mem_reg[7][10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.024     7.024    R0_0/clk
    SLICE_X22Y21         FDRE                                         r  R0_0/mem_reg[7][10][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y21         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[7][10][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[1][10][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.717ns (25.437%)  route 5.033ns (74.563%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.036     0.036    fsm18/clk
    SLICE_X13Y45         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[2]/Q
                         net (fo=11, routed)          0.305     0.438    fsm18/fsm18_out[2]
    SLICE_X14Y48         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     0.585 f  fsm18/out[0]_i_2__11/O
                         net (fo=11, routed)          0.353     0.938    fsm11/out_reg[0]_9
    SLICE_X15Y48         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     0.977 r  fsm11/out[31]_i_3__1/O
                         net (fo=3, routed)           0.272     1.249    fsm9/out_reg[0]_7
    SLICE_X16Y56         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     1.366 r  fsm9/out[31]_i_1__6/O
                         net (fo=38, routed)          0.344     1.710    R0_0/R_read1_0_write_en
    SLICE_X16Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     1.810 f  R0_0/mem[11][11][31]_i_13/O
                         net (fo=26, routed)          0.443     2.253    fsm12/mem_reg[11][1][31]
    SLICE_X17Y39         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     2.315 r  fsm12/mem[11][11][31]_i_6/O
                         net (fo=108, routed)         0.675     2.990    R0_0/out[13]_i_6_0
    SLICE_X24Y20         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.104 r  R0_0/out[0]_i_41/O
                         net (fo=1, routed)           0.027     3.131    R0_0/out[0]_i_41_n_0
    SLICE_X24Y20         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.221 r  R0_0/out_reg[0]_i_18/O
                         net (fo=1, routed)           0.290     3.511    R0_0/out_reg[0]_i_18_n_0
    SLICE_X24Y27         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     3.624 r  R0_0/out[0]_i_6/O
                         net (fo=1, routed)           0.023     3.647    R0_0/out[0]_i_6_n_0
    SLICE_X24Y27         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.736 r  R0_0/out_reg[0]_i_2__1/O
                         net (fo=1, routed)           0.385     4.121    R0_0/out_reg[0]_i_2__1_n_0
    SLICE_X19Y28         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.300 r  R0_0/out[0]_i_1__1/O
                         net (fo=5, routed)           0.385     4.685    R0_0/R0_0_read_data[0]
    SLICE_X18Y42         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.833 r  R0_0/mem[11][11][7]_i_11/O
                         net (fo=1, routed)           0.320     5.153    add4/left[0]
    SLICE_X17Y42         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     5.320 r  add4/mem_reg[11][11][7]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.348    add4/mem_reg[11][11][7]_i_3_n_0
    SLICE_X17Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.371 r  add4/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     5.399    add4/mem_reg[11][11][15]_i_4_n_0
    SLICE_X17Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.422 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.450    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X17Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.596 r  add4/mem_reg[11][11][31]_i_9/O[7]
                         net (fo=2, routed)           0.221     5.817    R0_0/out[15]
    SLICE_X17Y40         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.063     5.880 r  R0_0/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.906     6.786    R0_0/mem[11][11][31]_i_2_n_0
    SLICE_X22Y21         FDRE                                         r  R0_0/mem_reg[1][10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.024     7.024    R0_0/clk
    SLICE_X22Y21         FDRE                                         r  R0_0/mem_reg[1][10][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y21         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[1][10][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[7][10][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 1.634ns (24.211%)  route 5.115ns (75.789%))
  Logic Levels:           14  (CARRY8=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.036     0.036    fsm18/clk
    SLICE_X13Y45         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[2]/Q
                         net (fo=11, routed)          0.305     0.438    fsm18/fsm18_out[2]
    SLICE_X14Y48         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     0.585 f  fsm18/out[0]_i_2__11/O
                         net (fo=11, routed)          0.353     0.938    fsm11/out_reg[0]_9
    SLICE_X15Y48         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     0.977 r  fsm11/out[31]_i_3__1/O
                         net (fo=3, routed)           0.272     1.249    fsm9/out_reg[0]_7
    SLICE_X16Y56         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     1.366 r  fsm9/out[31]_i_1__6/O
                         net (fo=38, routed)          0.344     1.710    R0_0/R_read1_0_write_en
    SLICE_X16Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     1.810 f  R0_0/mem[11][11][31]_i_13/O
                         net (fo=26, routed)          0.443     2.253    fsm12/mem_reg[11][1][31]
    SLICE_X17Y39         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     2.315 r  fsm12/mem[11][11][31]_i_6/O
                         net (fo=108, routed)         0.675     2.990    R0_0/out[13]_i_6_0
    SLICE_X24Y20         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.104 r  R0_0/out[0]_i_41/O
                         net (fo=1, routed)           0.027     3.131    R0_0/out[0]_i_41_n_0
    SLICE_X24Y20         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.221 r  R0_0/out_reg[0]_i_18/O
                         net (fo=1, routed)           0.290     3.511    R0_0/out_reg[0]_i_18_n_0
    SLICE_X24Y27         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     3.624 r  R0_0/out[0]_i_6/O
                         net (fo=1, routed)           0.023     3.647    R0_0/out[0]_i_6_n_0
    SLICE_X24Y27         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.736 r  R0_0/out_reg[0]_i_2__1/O
                         net (fo=1, routed)           0.385     4.121    R0_0/out_reg[0]_i_2__1_n_0
    SLICE_X19Y28         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.300 r  R0_0/out[0]_i_1__1/O
                         net (fo=5, routed)           0.385     4.685    R0_0/R0_0_read_data[0]
    SLICE_X18Y42         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.833 r  R0_0/mem[11][11][7]_i_11/O
                         net (fo=1, routed)           0.320     5.153    add4/left[0]
    SLICE_X17Y42         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     5.320 r  add4/mem_reg[11][11][7]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.348    add4/mem_reg[11][11][7]_i_3_n_0
    SLICE_X17Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     5.457 r  add4/mem_reg[11][11][15]_i_4/O[4]
                         net (fo=2, routed)           0.336     5.793    sqrt0/out[12]
    SLICE_X17Y28         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.856 r  sqrt0/mem[11][11][12]_i_1/O
                         net (fo=144, routed)         0.929     6.785    R0_0/D[12]
    SLICE_X24Y17         FDRE                                         r  R0_0/mem_reg[7][10][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X24Y17         FDRE                                         r  R0_0/mem_reg[7][10][12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y17         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[7][10][12]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[7][4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.634ns (24.225%)  route 5.111ns (75.775%))
  Logic Levels:           14  (CARRY8=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.036     0.036    fsm18/clk
    SLICE_X13Y45         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[2]/Q
                         net (fo=11, routed)          0.305     0.438    fsm18/fsm18_out[2]
    SLICE_X14Y48         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     0.585 f  fsm18/out[0]_i_2__11/O
                         net (fo=11, routed)          0.353     0.938    fsm11/out_reg[0]_9
    SLICE_X15Y48         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     0.977 r  fsm11/out[31]_i_3__1/O
                         net (fo=3, routed)           0.272     1.249    fsm9/out_reg[0]_7
    SLICE_X16Y56         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     1.366 r  fsm9/out[31]_i_1__6/O
                         net (fo=38, routed)          0.344     1.710    R0_0/R_read1_0_write_en
    SLICE_X16Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     1.810 f  R0_0/mem[11][11][31]_i_13/O
                         net (fo=26, routed)          0.443     2.253    fsm12/mem_reg[11][1][31]
    SLICE_X17Y39         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     2.315 r  fsm12/mem[11][11][31]_i_6/O
                         net (fo=108, routed)         0.675     2.990    R0_0/out[13]_i_6_0
    SLICE_X24Y20         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.104 r  R0_0/out[0]_i_41/O
                         net (fo=1, routed)           0.027     3.131    R0_0/out[0]_i_41_n_0
    SLICE_X24Y20         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.221 r  R0_0/out_reg[0]_i_18/O
                         net (fo=1, routed)           0.290     3.511    R0_0/out_reg[0]_i_18_n_0
    SLICE_X24Y27         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     3.624 r  R0_0/out[0]_i_6/O
                         net (fo=1, routed)           0.023     3.647    R0_0/out[0]_i_6_n_0
    SLICE_X24Y27         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.736 r  R0_0/out_reg[0]_i_2__1/O
                         net (fo=1, routed)           0.385     4.121    R0_0/out_reg[0]_i_2__1_n_0
    SLICE_X19Y28         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.300 r  R0_0/out[0]_i_1__1/O
                         net (fo=5, routed)           0.385     4.685    R0_0/R0_0_read_data[0]
    SLICE_X18Y42         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.833 r  R0_0/mem[11][11][7]_i_11/O
                         net (fo=1, routed)           0.320     5.153    add4/left[0]
    SLICE_X17Y42         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     5.320 r  add4/mem_reg[11][11][7]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.348    add4/mem_reg[11][11][7]_i_3_n_0
    SLICE_X17Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     5.457 r  add4/mem_reg[11][11][15]_i_4/O[4]
                         net (fo=2, routed)           0.336     5.793    sqrt0/out[12]
    SLICE_X17Y28         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.856 r  sqrt0/mem[11][11][12]_i_1/O
                         net (fo=144, routed)         0.925     6.781    R0_0/D[12]
    SLICE_X22Y19         FDRE                                         r  R0_0/mem_reg[7][4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.024     7.024    R0_0/clk
    SLICE_X22Y19         FDRE                                         r  R0_0/mem_reg[7][4][12]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y19         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[7][4][12]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[4][9][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 1.617ns (23.980%)  route 5.126ns (76.020%))
  Logic Levels:           13  (CARRY8=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.036     0.036    fsm18/clk
    SLICE_X13Y45         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[2]/Q
                         net (fo=11, routed)          0.305     0.438    fsm18/fsm18_out[2]
    SLICE_X14Y48         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     0.585 f  fsm18/out[0]_i_2__11/O
                         net (fo=11, routed)          0.353     0.938    fsm11/out_reg[0]_9
    SLICE_X15Y48         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     0.977 r  fsm11/out[31]_i_3__1/O
                         net (fo=3, routed)           0.272     1.249    fsm9/out_reg[0]_7
    SLICE_X16Y56         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     1.366 r  fsm9/out[31]_i_1__6/O
                         net (fo=38, routed)          0.344     1.710    R0_0/R_read1_0_write_en
    SLICE_X16Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     1.810 f  R0_0/mem[11][11][31]_i_13/O
                         net (fo=26, routed)          0.443     2.253    fsm12/mem_reg[11][1][31]
    SLICE_X17Y39         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     2.315 r  fsm12/mem[11][11][31]_i_6/O
                         net (fo=108, routed)         0.675     2.990    R0_0/out[13]_i_6_0
    SLICE_X24Y20         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.104 r  R0_0/out[0]_i_41/O
                         net (fo=1, routed)           0.027     3.131    R0_0/out[0]_i_41_n_0
    SLICE_X24Y20         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.221 r  R0_0/out_reg[0]_i_18/O
                         net (fo=1, routed)           0.290     3.511    R0_0/out_reg[0]_i_18_n_0
    SLICE_X24Y27         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     3.624 r  R0_0/out[0]_i_6/O
                         net (fo=1, routed)           0.023     3.647    R0_0/out[0]_i_6_n_0
    SLICE_X24Y27         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.736 r  R0_0/out_reg[0]_i_2__1/O
                         net (fo=1, routed)           0.385     4.121    R0_0/out_reg[0]_i_2__1_n_0
    SLICE_X19Y28         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.300 r  R0_0/out[0]_i_1__1/O
                         net (fo=5, routed)           0.385     4.685    R0_0/R0_0_read_data[0]
    SLICE_X18Y42         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.833 r  R0_0/mem[11][11][7]_i_11/O
                         net (fo=1, routed)           0.320     5.153    add4/left[0]
    SLICE_X17Y42         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.259     5.412 r  add4/mem_reg[11][11][7]_i_3/O[5]
                         net (fo=2, routed)           0.379     5.791    sqrt0/out[5]
    SLICE_X17Y30         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.854 r  sqrt0/mem[11][11][5]_i_1/O
                         net (fo=144, routed)         0.925     6.779    R0_0/D[5]
    SLICE_X20Y21         FDRE                                         r  R0_0/mem_reg[4][9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X20Y21         FDRE                                         r  R0_0/mem_reg[4][9][5]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y21         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[4][9][5]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[9][6][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.693ns (25.111%)  route 5.049ns (74.889%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.036     0.036    fsm18/clk
    SLICE_X13Y45         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[2]/Q
                         net (fo=11, routed)          0.305     0.438    fsm18/fsm18_out[2]
    SLICE_X14Y48         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     0.585 f  fsm18/out[0]_i_2__11/O
                         net (fo=11, routed)          0.353     0.938    fsm11/out_reg[0]_9
    SLICE_X15Y48         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     0.977 r  fsm11/out[31]_i_3__1/O
                         net (fo=3, routed)           0.272     1.249    fsm9/out_reg[0]_7
    SLICE_X16Y56         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     1.366 r  fsm9/out[31]_i_1__6/O
                         net (fo=38, routed)          0.344     1.710    R0_0/R_read1_0_write_en
    SLICE_X16Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     1.810 f  R0_0/mem[11][11][31]_i_13/O
                         net (fo=26, routed)          0.443     2.253    fsm12/mem_reg[11][1][31]
    SLICE_X17Y39         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     2.315 r  fsm12/mem[11][11][31]_i_6/O
                         net (fo=108, routed)         0.675     2.990    R0_0/out[13]_i_6_0
    SLICE_X24Y20         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.104 r  R0_0/out[0]_i_41/O
                         net (fo=1, routed)           0.027     3.131    R0_0/out[0]_i_41_n_0
    SLICE_X24Y20         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.221 r  R0_0/out_reg[0]_i_18/O
                         net (fo=1, routed)           0.290     3.511    R0_0/out_reg[0]_i_18_n_0
    SLICE_X24Y27         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     3.624 r  R0_0/out[0]_i_6/O
                         net (fo=1, routed)           0.023     3.647    R0_0/out[0]_i_6_n_0
    SLICE_X24Y27         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.736 r  R0_0/out_reg[0]_i_2__1/O
                         net (fo=1, routed)           0.385     4.121    R0_0/out_reg[0]_i_2__1_n_0
    SLICE_X19Y28         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.300 r  R0_0/out[0]_i_1__1/O
                         net (fo=5, routed)           0.385     4.685    R0_0/R0_0_read_data[0]
    SLICE_X18Y42         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.833 r  R0_0/mem[11][11][7]_i_11/O
                         net (fo=1, routed)           0.320     5.153    add4/left[0]
    SLICE_X17Y42         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     5.320 r  add4/mem_reg[11][11][7]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.348    add4/mem_reg[11][11][7]_i_3_n_0
    SLICE_X17Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.371 r  add4/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     5.399    add4/mem_reg[11][11][15]_i_4_n_0
    SLICE_X17Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.422 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.450    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X17Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.595 r  add4/mem_reg[11][11][31]_i_9/O[5]
                         net (fo=2, routed)           0.255     5.850    R0_0/out[13]
    SLICE_X18Y43         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.890 r  R0_0/mem[11][11][29]_i_1/O
                         net (fo=144, routed)         0.888     6.778    R0_0/mem[11][11][29]_i_1_n_0
    SLICE_X19Y30         FDRE                                         r  R0_0/mem_reg[9][6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X19Y30         FDRE                                         r  R0_0/mem_reg[9][6][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y30         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[9][6][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[9][8][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 1.717ns (25.520%)  route 5.011ns (74.480%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.036     0.036    fsm18/clk
    SLICE_X13Y45         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[2]/Q
                         net (fo=11, routed)          0.305     0.438    fsm18/fsm18_out[2]
    SLICE_X14Y48         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     0.585 f  fsm18/out[0]_i_2__11/O
                         net (fo=11, routed)          0.353     0.938    fsm11/out_reg[0]_9
    SLICE_X15Y48         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     0.977 r  fsm11/out[31]_i_3__1/O
                         net (fo=3, routed)           0.272     1.249    fsm9/out_reg[0]_7
    SLICE_X16Y56         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     1.366 r  fsm9/out[31]_i_1__6/O
                         net (fo=38, routed)          0.344     1.710    R0_0/R_read1_0_write_en
    SLICE_X16Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     1.810 f  R0_0/mem[11][11][31]_i_13/O
                         net (fo=26, routed)          0.443     2.253    fsm12/mem_reg[11][1][31]
    SLICE_X17Y39         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     2.315 r  fsm12/mem[11][11][31]_i_6/O
                         net (fo=108, routed)         0.675     2.990    R0_0/out[13]_i_6_0
    SLICE_X24Y20         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.104 r  R0_0/out[0]_i_41/O
                         net (fo=1, routed)           0.027     3.131    R0_0/out[0]_i_41_n_0
    SLICE_X24Y20         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.221 r  R0_0/out_reg[0]_i_18/O
                         net (fo=1, routed)           0.290     3.511    R0_0/out_reg[0]_i_18_n_0
    SLICE_X24Y27         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     3.624 r  R0_0/out[0]_i_6/O
                         net (fo=1, routed)           0.023     3.647    R0_0/out[0]_i_6_n_0
    SLICE_X24Y27         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.736 r  R0_0/out_reg[0]_i_2__1/O
                         net (fo=1, routed)           0.385     4.121    R0_0/out_reg[0]_i_2__1_n_0
    SLICE_X19Y28         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.300 r  R0_0/out[0]_i_1__1/O
                         net (fo=5, routed)           0.385     4.685    R0_0/R0_0_read_data[0]
    SLICE_X18Y42         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.833 r  R0_0/mem[11][11][7]_i_11/O
                         net (fo=1, routed)           0.320     5.153    add4/left[0]
    SLICE_X17Y42         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     5.320 r  add4/mem_reg[11][11][7]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.348    add4/mem_reg[11][11][7]_i_3_n_0
    SLICE_X17Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.371 r  add4/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     5.399    add4/mem_reg[11][11][15]_i_4_n_0
    SLICE_X17Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.422 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.450    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X17Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.596 r  add4/mem_reg[11][11][31]_i_9/O[7]
                         net (fo=2, routed)           0.221     5.817    R0_0/out[15]
    SLICE_X17Y40         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.063     5.880 r  R0_0/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.884     6.764    R0_0/mem[11][11][31]_i_2_n_0
    SLICE_X22Y20         FDRE                                         r  R0_0/mem_reg[9][8][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.024     7.024    R0_0/clk
    SLICE_X22Y20         FDRE                                         r  R0_0/mem_reg[9][8][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y20         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[9][8][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[1][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 1.717ns (25.532%)  route 5.008ns (74.468%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.036     0.036    fsm18/clk
    SLICE_X13Y45         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[2]/Q
                         net (fo=11, routed)          0.305     0.438    fsm18/fsm18_out[2]
    SLICE_X14Y48         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     0.585 f  fsm18/out[0]_i_2__11/O
                         net (fo=11, routed)          0.353     0.938    fsm11/out_reg[0]_9
    SLICE_X15Y48         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     0.977 r  fsm11/out[31]_i_3__1/O
                         net (fo=3, routed)           0.272     1.249    fsm9/out_reg[0]_7
    SLICE_X16Y56         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     1.366 r  fsm9/out[31]_i_1__6/O
                         net (fo=38, routed)          0.344     1.710    R0_0/R_read1_0_write_en
    SLICE_X16Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     1.810 f  R0_0/mem[11][11][31]_i_13/O
                         net (fo=26, routed)          0.443     2.253    fsm12/mem_reg[11][1][31]
    SLICE_X17Y39         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     2.315 r  fsm12/mem[11][11][31]_i_6/O
                         net (fo=108, routed)         0.675     2.990    R0_0/out[13]_i_6_0
    SLICE_X24Y20         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.104 r  R0_0/out[0]_i_41/O
                         net (fo=1, routed)           0.027     3.131    R0_0/out[0]_i_41_n_0
    SLICE_X24Y20         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.221 r  R0_0/out_reg[0]_i_18/O
                         net (fo=1, routed)           0.290     3.511    R0_0/out_reg[0]_i_18_n_0
    SLICE_X24Y27         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     3.624 r  R0_0/out[0]_i_6/O
                         net (fo=1, routed)           0.023     3.647    R0_0/out[0]_i_6_n_0
    SLICE_X24Y27         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.736 r  R0_0/out_reg[0]_i_2__1/O
                         net (fo=1, routed)           0.385     4.121    R0_0/out_reg[0]_i_2__1_n_0
    SLICE_X19Y28         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.300 r  R0_0/out[0]_i_1__1/O
                         net (fo=5, routed)           0.385     4.685    R0_0/R0_0_read_data[0]
    SLICE_X18Y42         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.833 r  R0_0/mem[11][11][7]_i_11/O
                         net (fo=1, routed)           0.320     5.153    add4/left[0]
    SLICE_X17Y42         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     5.320 r  add4/mem_reg[11][11][7]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.348    add4/mem_reg[11][11][7]_i_3_n_0
    SLICE_X17Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.371 r  add4/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     5.399    add4/mem_reg[11][11][15]_i_4_n_0
    SLICE_X17Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.422 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.450    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X17Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.596 r  add4/mem_reg[11][11][31]_i_9/O[7]
                         net (fo=2, routed)           0.221     5.817    R0_0/out[15]
    SLICE_X17Y40         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.063     5.880 r  R0_0/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.881     6.761    R0_0/mem[11][11][31]_i_2_n_0
    SLICE_X20Y30         FDRE                                         r  R0_0/mem_reg[1][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X20Y30         FDRE                                         r  R0_0/mem_reg[1][2][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y30         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[1][2][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[5][8][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 1.634ns (24.305%)  route 5.089ns (75.695%))
  Logic Levels:           14  (CARRY8=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.036     0.036    fsm18/clk
    SLICE_X13Y45         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[2]/Q
                         net (fo=11, routed)          0.305     0.438    fsm18/fsm18_out[2]
    SLICE_X14Y48         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     0.585 f  fsm18/out[0]_i_2__11/O
                         net (fo=11, routed)          0.353     0.938    fsm11/out_reg[0]_9
    SLICE_X15Y48         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     0.977 r  fsm11/out[31]_i_3__1/O
                         net (fo=3, routed)           0.272     1.249    fsm9/out_reg[0]_7
    SLICE_X16Y56         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     1.366 r  fsm9/out[31]_i_1__6/O
                         net (fo=38, routed)          0.344     1.710    R0_0/R_read1_0_write_en
    SLICE_X16Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     1.810 f  R0_0/mem[11][11][31]_i_13/O
                         net (fo=26, routed)          0.443     2.253    fsm12/mem_reg[11][1][31]
    SLICE_X17Y39         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     2.315 r  fsm12/mem[11][11][31]_i_6/O
                         net (fo=108, routed)         0.675     2.990    R0_0/out[13]_i_6_0
    SLICE_X24Y20         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.104 r  R0_0/out[0]_i_41/O
                         net (fo=1, routed)           0.027     3.131    R0_0/out[0]_i_41_n_0
    SLICE_X24Y20         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.221 r  R0_0/out_reg[0]_i_18/O
                         net (fo=1, routed)           0.290     3.511    R0_0/out_reg[0]_i_18_n_0
    SLICE_X24Y27         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     3.624 r  R0_0/out[0]_i_6/O
                         net (fo=1, routed)           0.023     3.647    R0_0/out[0]_i_6_n_0
    SLICE_X24Y27         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.736 r  R0_0/out_reg[0]_i_2__1/O
                         net (fo=1, routed)           0.385     4.121    R0_0/out_reg[0]_i_2__1_n_0
    SLICE_X19Y28         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.300 r  R0_0/out[0]_i_1__1/O
                         net (fo=5, routed)           0.385     4.685    R0_0/R0_0_read_data[0]
    SLICE_X18Y42         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.833 r  R0_0/mem[11][11][7]_i_11/O
                         net (fo=1, routed)           0.320     5.153    add4/left[0]
    SLICE_X17Y42         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     5.320 r  add4/mem_reg[11][11][7]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.348    add4/mem_reg[11][11][7]_i_3_n_0
    SLICE_X17Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     5.457 r  add4/mem_reg[11][11][15]_i_4/O[4]
                         net (fo=2, routed)           0.336     5.793    sqrt0/out[12]
    SLICE_X17Y28         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.856 r  sqrt0/mem[11][11][12]_i_1/O
                         net (fo=144, routed)         0.903     6.759    R0_0/D[12]
    SLICE_X24Y21         FDRE                                         r  R0_0/mem_reg[5][8][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X24Y21         FDRE                                         r  R0_0/mem_reg[5][8][12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y21         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[5][8][12]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 fsm18/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[4][9][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 1.717ns (25.551%)  route 5.003ns (74.449%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.036     0.036    fsm18/clk
    SLICE_X13Y45         FDRE                                         r  fsm18/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[2]/Q
                         net (fo=11, routed)          0.305     0.438    fsm18/fsm18_out[2]
    SLICE_X14Y48         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     0.585 f  fsm18/out[0]_i_2__11/O
                         net (fo=11, routed)          0.353     0.938    fsm11/out_reg[0]_9
    SLICE_X15Y48         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     0.977 r  fsm11/out[31]_i_3__1/O
                         net (fo=3, routed)           0.272     1.249    fsm9/out_reg[0]_7
    SLICE_X16Y56         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     1.366 r  fsm9/out[31]_i_1__6/O
                         net (fo=38, routed)          0.344     1.710    R0_0/R_read1_0_write_en
    SLICE_X16Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     1.810 f  R0_0/mem[11][11][31]_i_13/O
                         net (fo=26, routed)          0.443     2.253    fsm12/mem_reg[11][1][31]
    SLICE_X17Y39         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     2.315 r  fsm12/mem[11][11][31]_i_6/O
                         net (fo=108, routed)         0.675     2.990    R0_0/out[13]_i_6_0
    SLICE_X24Y20         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.104 r  R0_0/out[0]_i_41/O
                         net (fo=1, routed)           0.027     3.131    R0_0/out[0]_i_41_n_0
    SLICE_X24Y20         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.221 r  R0_0/out_reg[0]_i_18/O
                         net (fo=1, routed)           0.290     3.511    R0_0/out_reg[0]_i_18_n_0
    SLICE_X24Y27         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     3.624 r  R0_0/out[0]_i_6/O
                         net (fo=1, routed)           0.023     3.647    R0_0/out[0]_i_6_n_0
    SLICE_X24Y27         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.736 r  R0_0/out_reg[0]_i_2__1/O
                         net (fo=1, routed)           0.385     4.121    R0_0/out_reg[0]_i_2__1_n_0
    SLICE_X19Y28         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.300 r  R0_0/out[0]_i_1__1/O
                         net (fo=5, routed)           0.385     4.685    R0_0/R0_0_read_data[0]
    SLICE_X18Y42         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.833 r  R0_0/mem[11][11][7]_i_11/O
                         net (fo=1, routed)           0.320     5.153    add4/left[0]
    SLICE_X17Y42         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     5.320 r  add4/mem_reg[11][11][7]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.348    add4/mem_reg[11][11][7]_i_3_n_0
    SLICE_X17Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.371 r  add4/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     5.399    add4/mem_reg[11][11][15]_i_4_n_0
    SLICE_X17Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.422 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.450    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X17Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.596 r  add4/mem_reg[11][11][31]_i_9/O[7]
                         net (fo=2, routed)           0.221     5.817    R0_0/out[15]
    SLICE_X17Y40         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.063     5.880 r  R0_0/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.876     6.756    R0_0/mem[11][11][31]_i_2_n_0
    SLICE_X20Y21         FDRE                                         r  R0_0/mem_reg[4][9][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X20Y21         FDRE                                         r  R0_0/mem_reg[4][9][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y21         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[4][9][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  0.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.013     0.013    div_pipe0/clk
    SLICE_X5Y54          FDRE                                         r  div_pipe0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  div_pipe0/out_reg[27]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read1_0/div_pipe0_out[27]
    SLICE_X6Y54          FDRE                                         r  bin_read1_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    bin_read1_0/clk
    SLICE_X6Y54          FDRE                                         r  bin_read1_0/out_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X6Y54          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X7Y53          FDRE                                         r  div_pipe0/quotient_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[11]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[11]
    SLICE_X7Y53          LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[11]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[11]_i_1_n_0
    SLICE_X7Y53          FDRE                                         r  div_pipe0/quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X7Y53          FDRE                                         r  div_pipe0/quotient_reg[11]/C
                         clock pessimism              0.000     0.018    
    SLICE_X7Y53          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X6Y52          FDRE                                         r  div_pipe0/quotient_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[12]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[12]
    SLICE_X6Y52          LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[12]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[12]_i_1_n_0
    SLICE_X6Y52          FDRE                                         r  div_pipe0/quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X6Y52          FDRE                                         r  div_pipe0/quotient_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X6Y52          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X7Y53          FDRE                                         r  div_pipe0/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[13]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[13]
    SLICE_X7Y53          LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[13]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[13]_i_1_n_0
    SLICE_X7Y53          FDRE                                         r  div_pipe0/quotient_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X7Y53          FDRE                                         r  div_pipe0/quotient_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X7Y53          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X6Y53          FDRE                                         r  div_pipe0/quotient_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[17]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[17]
    SLICE_X6Y53          LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[17]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[17]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  div_pipe0/quotient_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X6Y53          FDRE                                         r  div_pipe0/quotient_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X6Y53          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.013     0.013    div_pipe0/clk
    SLICE_X7Y53          FDRE                                         r  div_pipe0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  div_pipe0/out_reg[11]/Q
                         net (fo=1, routed)           0.060     0.112    bin_read1_0/div_pipe0_out[11]
    SLICE_X7Y54          FDRE                                         r  bin_read1_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.019     0.019    bin_read1_0/clk
    SLICE_X7Y54          FDRE                                         r  bin_read1_0/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X7Y54          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X6Y52          FDRE                                         r  div_pipe0/quotient_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[15]/Q
                         net (fo=2, routed)           0.028     0.079    div_pipe0/quotient[15]
    SLICE_X6Y52          LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  div_pipe0/quotient[15]_i_1/O
                         net (fo=1, routed)           0.017     0.110    div_pipe0/quotient[15]_i_1_n_0
    SLICE_X6Y52          FDRE                                         r  div_pipe0/quotient_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X6Y52          FDRE                                         r  div_pipe0/quotient_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X6Y52          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fsm16/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm16/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    fsm16/clk
    SLICE_X8Y61          FDRE                                         r  fsm16/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm16/out_reg[1]/Q
                         net (fo=8, routed)           0.028     0.079    fsm16/out_reg_n_0_[1]
    SLICE_X8Y61          LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.093 r  fsm16/out[1]_i_2__11/O
                         net (fo=1, routed)           0.017     0.110    fsm16/fsm16_in[1]
    SLICE_X8Y61          FDRE                                         r  fsm16/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    fsm16/clk
    SLICE_X8Y61          FDRE                                         r  fsm16/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X8Y61          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    fsm16/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.013     0.013    div_pipe0/clk
    SLICE_X5Y54          FDRE                                         r  div_pipe0/quotient_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  div_pipe0/quotient_reg[27]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[27]
    SLICE_X5Y54          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[27]_i_1/O
                         net (fo=1, routed)           0.021     0.113    div_pipe0/quotient[27]_i_1_n_0
    SLICE_X5Y54          FDRE                                         r  div_pipe0/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.019     0.019    div_pipe0/clk
    SLICE_X5Y54          FDRE                                         r  div_pipe0/quotient_reg[27]/C
                         clock pessimism              0.000     0.019    
    SLICE_X5Y54          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    div_pipe0/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.037ns (36.275%)  route 0.065ns (63.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.013     0.013    mult_pipe0/clk
    SLICE_X14Y57         FDRE                                         r  mult_pipe0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_reg[9]/Q
                         net (fo=1, routed)           0.065     0.115    bin_read0_0/Q[9]
    SLICE_X14Y57         FDRE                                         r  bin_read0_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.019     0.019    bin_read0_0/clk
    SLICE_X14Y57         FDRE                                         r  bin_read0_0/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X14Y57         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y24  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y23  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y26  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y28  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y17  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y19  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X15Y90   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X5Y99    A0_0/mem_reg[0][0][0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X6Y104   A0_0/mem_reg[0][0][10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X6Y102   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y90   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X5Y99    A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y104   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y104   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y102   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y102   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X8Y101   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X5Y98    A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y102   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y102   A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y90   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y90   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X5Y99    A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X5Y99    A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y104   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y104   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y102   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y102   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X8Y101   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X8Y101   A0_0/mem_reg[0][0][12]/C



