{
  "_cqa_text_report":
    {
      "_objects":
        {
          "image_col_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/col_maj.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_128.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_8x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/8x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_2x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "tt_insn_vec":
            {
              "type": "tooltip",
              "help": "Portion of vector registers that is actually used. Available only for instructions belonging to a SIMD/vector instructions set (like x86 AVX)",
              "text": "Vectorization"
            },
          "image_1x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "tt_Recip_throughput":
            {
              "type": "tooltip",
              "help": "Average number of cycles to retire that instruction if repeated (assuming independent instructions, with no read-after-write dependency)",
              "text": "Recip. throughput"
            },
          "tt_Nb_FU":
            {
              "type": "tooltip",
              "help": "Number of Fused (Front-end) uops",
              "text": "Nb FU"
            },
          "image_vec_align":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/vec_align.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_128.svg",
              "size":
                {
                  "x": 500
                }
            },
          "list_path_1_call_1":
            {
              "dynamic": true,
              "initial": "closed",
              "type": "list",
              "lines":
                [
                "/gpfs/home/doabaul/AOC/AOC_MINI_PROJET/NPB3.4.4/NPB3.4-MPI/FT/ft.f90:723",
                "/gpfs/home/doabaul/AOC/AOC_MINI_PROJET/NPB3.4.4/NPB3.4-MPI/FT/ft.f90:723",
                "/gpfs/home/doabaul/AOC/AOC_MINI_PROJET/NPB3.4.4/NPB3.4-MPI/FT/ft.f90:723",
                "/gpfs/home/doabaul/AOC/AOC_MINI_PROJET/NPB3.4.4/NPB3.4-MPI/FT/ft.f90:723",
                "/gpfs/home/doabaul/AOC/AOC_MINI_PROJET/NPB3.4.4/NPB3.4-MPI/FT/ft.f90:723"
                ],
              "header": ""
            },
          "image_2x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_row_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/row_maj.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_512.svg",
              "size":
                {
                  "x": 500
                }
            }
        },
      "AVG":
        {
          "hint":
            [
              {
                "details": "Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.\n - unknown: 5 occurrences<<list_path_1_call_1>>\n",
                "title": "CALL instructions",
                "txt": "Detected function call instructions.\n"
              },
              {
                "title": "Type of elements and instruction set",
                "txt": "No instructions are processing arithmetic or math operations on FP elements. This function is probably writing/copying data or processing integer elements."
              },
              {
                "title": "Matching between your function (in the source code) and the binary function",
                "txt": "The binary function does not contain any FP arithmetical operations.\nThe binary function is loading 144 bytes.\nThe binary function is storing 312 bytes."
              }
            ],
          "expert":
            [
              {
                "title": "General properties",
                "txt": "nb instructions    : 197\nnb uops            : 195\nloop length        : 921\nused x86 registers : 13\nused mmx registers : 0\nused xmm registers : 2\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 17\n"
              },
              {
                "help": "Front-end corresponds to instructions fetching and decoding into macro/micro operations",
                "title": "Front-end",
                "txt": "MACRO FUSION NOT POSSIBLE\nFIT IN UOP CACHE\nmicro-operation queue: 32.50 cycles\nfront end            : 32.50 cycles\n"
              },
              {
                "help": "Back-end corresponds to macro/micro operations execution (includes allocating registers, fetching operands etc.)",
                "title": "Back-end",
                "txt": "       | ALU0/BRU0 | ALU1  | ALU2  | ALU3  | BRU1  | AGU0  | AGU1  | AGU2  | FP0  | FP1  | FP2  | FP3  | FP4  | FP5\n--------------------------------------------------------------------------------------------------------------------\nuops   | 17.75     | 17.75 | 17.75 | 17.75 | 11.00 | 23.67 | 23.67 | 23.67 | 0.00 | 1.00 | 1.00 | 1.00 | 1.50 | 1.50\ncycles | 17.75     | 17.75 | 17.75 | 17.75 | 11.00 | 23.67 | 23.67 | 23.67 | 0.00 | 1.00 | 1.00 | 1.00 | 1.50 | 1.50\n\nExecution ports to units layout:\n - ALU0/BRU0: ALU, BRU\n - ALU1: ALU\n - ALU2: ALU\n - ALU3: ALU\n - BRU1: BRU\n - AGU0 (256 bits): store address, load\n - AGU1 (256 bits): store address, load\n - AGU2 (256 bits): store address, load\n - FP0 (256 bits): VPU, DIV/SQRT\n - FP1 (256 bits): VPU, DIV/SQRT\n - FP2 (256 bits): VPU\n - FP3 (256 bits): VPU\n - FP4 (256 bits): FP store data\n - FP5 (256 bits): FP store data\n\nCycles executing div or sqrt instructions: NA\n"
              },
              {
                "title": "Cycles summary",
                "txt": "Front-end : 32.50\nDispatch  : 23.67\nOverall L1: 32.50\n"
              },
              {
                "help": "Proportion of vectorizable instructions that are actually vectorized. Higher is better.",
                "title": "Vectorization ratios",
                "txt": "INT\nall    : 9%\nload   : 0%\nstore  : 8%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: 0%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 13%\nFP\nall     : 0%\nload    : 0%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : NA (no other vectorizable/vectorized instructions)\nINT+FP\nall     : 9%\nload    : 0%\nstore   : 8%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 13%\n"
              },
              {
                "help": "Effective/average relative length/width used in vector/SIMD registers. Higher is better.",
                "title": "Vector efficiency ratios",
                "txt": "INT\nall    : 11%\nload   : 6%\nstore  : 13%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: 12%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 9%\nFP\nall     : 12%\nload    : 12%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : NA (no other vectorizable/vectorized instructions)\nINT+FP\nall     : 11%\nload    : 10%\nstore   : 13%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 12%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 9%\n"
              },
              {
                "help": "Compare the CQA-computed load/store/compute metrics with the capacity of the core. For instance if CQA computes 24 bytes in the loop in 2 cycles (that is 12 cycles per cycle) and if the core can process up to 16 bytes per cycle, that metric is 75%.",
                "title": "Cycles and memory resources usage",
                "txt": "Assuming all data fit into the L1 cache, each call to the function takes 32.50 cycles. At this rate:\n - 4% of peak load performance is reached (4.43 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 15% of peak store performance is reached (9.60 out of 64.00 bytes stored per cycle (GB/s @ 1GHz))\n"
              },
              {
                "title": "Front-end bottlenecks",
                "txt": "Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 32.50 to 23.67 cycles (1.37x speedup).\n"
              },
              {
                "title": "ASM code",
                "txt": "In the binary file, the address of the function is: 72c0\n\nInstruction                        | Nb FU | ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0 | AGU1 | AGU2 | FP0 | FP1  | FP2  | FP3  | FP4  | FP5  | Latency | Recip. throughput | Vectorization\n----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nPUSH %RBP                          | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nPUSH %R15                          | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nPUSH %R14                          | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nPUSH %R13                          | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nPUSH %R12                          | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nPUSH %RBX                          | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nSUB $0x108,%RSP                    | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RDI,%R13                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | scal (12.5%)\nMOVSXD (%RSI),%RCX                 | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nMOVSXD (%RDX),%RAX                 | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nMOV %RAX,(%RSP)                    | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA 0xd79b(%RIP),%R14              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV 0x20c(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nCMP $0x2,%EAX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJE 76cf <compute_indexmap_+0x40f>  | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nCMP $0x1,%EAX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJE 79cb <compute_indexmap_+0x70b>  | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJNE 7cdd <compute_indexmap_+0xa1d> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x228(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0xd0(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x22c(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x50(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x230(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x8(%RSP)                 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x248(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0xc8(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV 0x258(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x48(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV 0x268(%R14),%EDX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV 0x8(%RSP),%RAX                 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %EAX,%ESI                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nAND $-0x2,%ESI                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RSI,0x10(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV %RAX,%RSI                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nOR $0x1,%RSI                       | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RSI,0xf8(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOVD %EDX,%XMM0                    | 1     | 0         | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 2       | 1                 | scal (6.3%)\nPSHUFD $0x50,%XMM0,%XMM0           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 1       | 0.33              | vect (25.0%)\nMOVDQA %XMM0,0x70(%RSP)            | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0.50 | 0.50 | 4       | 1                 | vect (25.0%)\nMOV %RCX,%RSI                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nIMUL (%RSP),%RSI                   | 1     | 0         | 1    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 1                 | N/A\nLEA (,%RSI,8),%R8                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %R8,0x68(%RSP)                 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA (,%RSI,8),%RBX                 | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nADD %R13,%RBX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (12.5%)\nSAL $0x4,%RSI                      | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nMOV %RSI,0xf0(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nINC %RAX                           | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x38(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA (,%RCX,8),%RSI                 | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nADD %R13,%RSI                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nSAL $0x3,%RCX                      | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nMOV %RCX,0x20(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA -0x2(%RDX),%EAX                | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x100(%RSP)               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nADD $0xfe,%EDX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RDX,0x40(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV $0x1,%ECX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOVSD -0x5df7(%RIP),%XMM1          | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | scal (12.5%)\nJMP 744e <compute_indexmap_+0x18e> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 1                 | N/A\nNOPW %CS:(%RAX,%RAX,1)             | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\nNOPL (%RAX,%RAX,1)                 | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\nMOV 0x22c(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x40(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x230(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x18(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x228(%R14),%ESI               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nTEST %ESI,%ESI                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x248(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x38(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV 0x258(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x8(%RSP)                 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV 0x268(%R14),%EDX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %ESI,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nAND $-0x2,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x50(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV %RSI,%RAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nOR $0x1,%RAX                       | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x48(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOVD %EDX,%XMM0                    | 1     | 0         | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 2       | 1                 | scal (6.3%)\nPSHUFD $0x50,%XMM0,%XMM0           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 1       | 0.33              | vect (25.0%)\nMOVDQA %XMM0,0x70(%RSP)            | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0.50 | 0.50 | 4       | 1                 | vect (25.0%)\nMOV (%RSP),%RAX                    | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nIMUL %RCX,%RAX                     | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 1                 | N/A\nSAL $0x3,%RCX                      | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nMOV %RCX,0x20(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nSAL $0x3,%RAX                      | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nMOV %RAX,(%RSP)                    | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA -0x2(%RDX),%EAX                | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x68(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA 0xfe(%RDX),%EAX                | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %EAX,0x58(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (6.3%)\nMOV $0x1,%ECX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOVSD -0x617a(%RIP),%XMM1          | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | scal (12.5%)\nMOV %RDX,%R15                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | scal (12.5%)\nMOV %RSI,%R14                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nJMP 77b1 <compute_indexmap_+0x4f1> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 1                 | N/A\nNOPW (%RAX,%RAX,1)                 | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\nNOPW %CS:(%RAX,%RAX,1)             | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\nMOV 0x22c(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x40(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x230(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x18(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x228(%R14),%ESI               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nTEST %ESI,%ESI                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x248(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x38(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV 0x258(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x8(%RSP)                 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV 0x268(%R14),%EDX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %ESI,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nAND $-0x2,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x50(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV %RSI,%RAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nOR $0x1,%RAX                       | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x48(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOVD %EDX,%XMM0                    | 1     | 0         | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 2       | 1                 | scal (6.3%)\nPSHUFD $0x50,%XMM0,%XMM0           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 1       | 0.33              | vect (25.0%)\nMOVDQA %XMM0,0x70(%RSP)            | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0.50 | 0.50 | 4       | 1                 | vect (25.0%)\nMOV (%RSP),%RAX                    | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nIMUL %RCX,%RAX                     | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 1                 | N/A\nSAL $0x3,%RCX                      | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nMOV %RCX,0x20(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nSAL $0x3,%RAX                      | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nMOV %RAX,(%RSP)                    | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA -0x2(%RDX),%EAX                | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x68(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA 0xfe(%RDX),%EAX                | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %EAX,0x58(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (6.3%)\nMOV $0x1,%ECX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOVSD -0x6476(%RIP),%XMM1          | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | scal (12.5%)\nMOV %RDX,%R15                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | scal (12.5%)\nMOV %RSI,%R14                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nJMP 7ab1 <compute_indexmap_+0x7f1> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 1                 | N/A\nNOPW %CS:(%RAX,%RAX,1)             | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\nNOPW %CS:(%RAX,%RAX,1)             | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\nADD $0x108,%RSP                    | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nPOP %RBX                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R12                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R13                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R14                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R15                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %RBP                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nRET                                | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nLEA -0x5c10(%RIP),%RDI             | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nLEA -0x5c1f(%RIP),%RSI             | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV $0x6,%EDX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nXOR %EAX,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nCALL 11060 <@plt_start@+0x80>      | 2     | 0.50      | 0    | 0    | 0    | 0.50 | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.50              | N/A\nLEA -0x5c36(%RIP),%RDI             | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nLEA -0x5c2d(%RIP),%RBX             | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nXOR %ESI,%ESI                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nMOV %RBX,%RDX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nMOV %RBX,%RCX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nXOR %EAX,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nCALL 11170 <@plt_start@+0x190>     | 2     | 0.50      | 0    | 0    | 0    | 0.50 | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.50              | N/A\nLEA -0x5c6b(%RIP),%RDI             | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV $0x15,%EDX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV $0xe,%ESI                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nXOR %EAX,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nCALL 11180 <@plt_start@+0x1a0>     | 2     | 0.50      | 0    | 0    | 0    | 0.50 | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.50              | N/A\nMOV 0x20c(%R14),%EDI               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | scal (6.3%)\nMOV $0x19,%ESI                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nXOR %EAX,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nCALL 11190 <@plt_start@+0x1b0>     | 2     | 0.50      | 0    | 0    | 0    | 0.50 | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.50              | N/A\nXOR %EAX,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nCALL 111a0 <@plt_start@+0x1c0>     | 2     | 0.50      | 0    | 0    | 0    | 0.50 | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.50              | N/A\nMOV %RBX,%RDI                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | scal (12.5%)\nXOR %ESI,%ESI                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nXOR %EDX,%EDX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nXOR %EAX,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nADD $0x108,%RSP                    | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nPOP %RBX                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R12                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R13                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R14                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R15                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %RBP                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nJMP 111c0 <@plt_start@+0x1e0>      | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 1                 | N/A\nNOPW %CS:(%RAX,%RAX,1)             | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\n"
              }
            ],
          "header":
            [
            "Warnings:\nDetected a function call instruction: ignoring called function instructions.\nRerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.",
            "0% of peak computational performance is used (0.00 out of 48.00 FLOP per cycle (GFLOPS @ 1GHz))"
            ],
          "brief":
            [

            ],
          "gain":
            [
              {
                "workaround": " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n - To reference allocatable arrays, use \"allocatable\" instead of \"pointer\" pointers or qualify them with the \"contiguous\" attribute (Fortran 2008)\n - For structures, limit to one indirection. For example, use a_b%c instead of a%b%c with a_b set to a%b before this function\n",
                "title": "Code clean check",
                "txt": "Detected a slowdown caused by scalar integer instructions (typically used for address computation).\nBy removing them, you can lower the cost of an iteration from 32.50 to 6.00 cycles (5.42x speedup)."
              },
              {
                "workaround": " - Try another compiler or update/tune your current one\n - Make array accesses unit-stride:\n  * If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
                "details": "9% of SSE/AVX instructions are used in vector version (process two or more data elements in vector registers):\n - 0% of SSE/AVX loads are used in vector version.\n - 8% of SSE/AVX stores are used in vector version.\n - 0% of SSE/AVX addition or subtraction instructions are used in vector version.\n - 13% of SSE/AVX instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.\nSince your execution units are vector units, only a fully vectorized function can use their full power.\n",
                "title": "Vectorization",
                "txt": "Your function is not vectorized.\nOnly 11% of vector register length is used (average across all SSE/AVX instructions).\nBy fully vectorizing your function, you can lower the cost of an iteration from 32.50 to 3.23 cycles (10.06x speedup)."
              },
              {
                "title": "Execution units bottlenecks",
                "txt": "Found no such bottlenecks but see expert reports for more complex bottlenecks."
              }
            ],
          "potential":
            [

            ]
        },
      "paths":
        [
          {
            "hint":
              [
                {
                  "details": "Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.\n - unknown: 5 occurrences<<list_path_1_call_1>>\n",
                  "title": "CALL instructions",
                  "txt": "Detected function call instructions.\n"
                },
                {
                  "title": "Type of elements and instruction set",
                  "txt": "No instructions are processing arithmetic or math operations on FP elements. This function is probably writing/copying data or processing integer elements."
                },
                {
                  "title": "Matching between your function (in the source code) and the binary function",
                  "txt": "The binary function does not contain any FP arithmetical operations.\nThe binary function is loading 144 bytes.\nThe binary function is storing 312 bytes."
                }
              ],
            "expert":
              [
                {
                  "title": "General properties",
                  "txt": "nb instructions    : 197\nnb uops            : 195\nloop length        : 921\nused x86 registers : 13\nused mmx registers : 0\nused xmm registers : 2\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 17\n"
                },
                {
                  "help": "Front-end corresponds to instructions fetching and decoding into macro/micro operations",
                  "title": "Front-end",
                  "txt": "MACRO FUSION NOT POSSIBLE\nFIT IN UOP CACHE\nmicro-operation queue: 32.50 cycles\nfront end            : 32.50 cycles\n"
                },
                {
                  "help": "Back-end corresponds to macro/micro operations execution (includes allocating registers, fetching operands etc.)",
                  "title": "Back-end",
                  "txt": "       | ALU0/BRU0 | ALU1  | ALU2  | ALU3  | BRU1  | AGU0  | AGU1  | AGU2  | FP0  | FP1  | FP2  | FP3  | FP4  | FP5\n--------------------------------------------------------------------------------------------------------------------\nuops   | 17.75     | 17.75 | 17.75 | 17.75 | 11.00 | 23.67 | 23.67 | 23.67 | 0.00 | 1.00 | 1.00 | 1.00 | 1.50 | 1.50\ncycles | 17.75     | 17.75 | 17.75 | 17.75 | 11.00 | 23.67 | 23.67 | 23.67 | 0.00 | 1.00 | 1.00 | 1.00 | 1.50 | 1.50\n\nExecution ports to units layout:\n - ALU0/BRU0: ALU, BRU\n - ALU1: ALU\n - ALU2: ALU\n - ALU3: ALU\n - BRU1: BRU\n - AGU0 (256 bits): store address, load\n - AGU1 (256 bits): store address, load\n - AGU2 (256 bits): store address, load\n - FP0 (256 bits): VPU, DIV/SQRT\n - FP1 (256 bits): VPU, DIV/SQRT\n - FP2 (256 bits): VPU\n - FP3 (256 bits): VPU\n - FP4 (256 bits): FP store data\n - FP5 (256 bits): FP store data\n\nCycles executing div or sqrt instructions: NA\n"
                },
                {
                  "title": "Cycles summary",
                  "txt": "Front-end : 32.50\nDispatch  : 23.67\nOverall L1: 32.50\n"
                },
                {
                  "help": "Proportion of vectorizable instructions that are actually vectorized. Higher is better.",
                  "title": "Vectorization ratios",
                  "txt": "INT\nall    : 9%\nload   : 0%\nstore  : 8%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: 0%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 13%\nFP\nall     : 0%\nload    : 0%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : NA (no other vectorizable/vectorized instructions)\nINT+FP\nall     : 9%\nload    : 0%\nstore   : 8%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 13%\n"
                },
                {
                  "help": "Effective/average relative length/width used in vector/SIMD registers. Higher is better.",
                  "title": "Vector efficiency ratios",
                  "txt": "INT\nall    : 11%\nload   : 6%\nstore  : 13%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: 12%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 9%\nFP\nall     : 12%\nload    : 12%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : NA (no other vectorizable/vectorized instructions)\nINT+FP\nall     : 11%\nload    : 10%\nstore   : 13%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 12%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 9%\n"
                },
                {
                  "help": "Compare the CQA-computed load/store/compute metrics with the capacity of the core. For instance if CQA computes 24 bytes in the loop in 2 cycles (that is 12 cycles per cycle) and if the core can process up to 16 bytes per cycle, that metric is 75%.",
                  "title": "Cycles and memory resources usage",
                  "txt": "Assuming all data fit into the L1 cache, each call to the function takes 32.50 cycles. At this rate:\n - 4% of peak load performance is reached (4.43 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 15% of peak store performance is reached (9.60 out of 64.00 bytes stored per cycle (GB/s @ 1GHz))\n"
                },
                {
                  "title": "Front-end bottlenecks",
                  "txt": "Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 32.50 to 23.67 cycles (1.37x speedup).\n"
                },
                {
                  "title": "ASM code",
                  "txt": "In the binary file, the address of the function is: 72c0\n\nInstruction                        | Nb FU | ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0 | AGU1 | AGU2 | FP0 | FP1  | FP2  | FP3  | FP4  | FP5  | Latency | Recip. throughput | Vectorization\n----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nPUSH %RBP                          | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nPUSH %R15                          | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nPUSH %R14                          | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nPUSH %R13                          | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nPUSH %R12                          | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nPUSH %RBX                          | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nSUB $0x108,%RSP                    | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RDI,%R13                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | scal (12.5%)\nMOVSXD (%RSI),%RCX                 | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nMOVSXD (%RDX),%RAX                 | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nMOV %RAX,(%RSP)                    | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA 0xd79b(%RIP),%R14              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV 0x20c(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nCMP $0x2,%EAX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJE 76cf <compute_indexmap_+0x40f>  | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nCMP $0x1,%EAX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJE 79cb <compute_indexmap_+0x70b>  | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJNE 7cdd <compute_indexmap_+0xa1d> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x228(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0xd0(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x22c(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x50(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x230(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x8(%RSP)                 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x248(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0xc8(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV 0x258(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x48(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV 0x268(%R14),%EDX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV 0x8(%RSP),%RAX                 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %EAX,%ESI                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nAND $-0x2,%ESI                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RSI,0x10(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV %RAX,%RSI                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nOR $0x1,%RSI                       | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RSI,0xf8(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOVD %EDX,%XMM0                    | 1     | 0         | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 2       | 1                 | scal (6.3%)\nPSHUFD $0x50,%XMM0,%XMM0           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 1       | 0.33              | vect (25.0%)\nMOVDQA %XMM0,0x70(%RSP)            | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0.50 | 0.50 | 4       | 1                 | vect (25.0%)\nMOV %RCX,%RSI                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nIMUL (%RSP),%RSI                   | 1     | 0         | 1    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 1                 | N/A\nLEA (,%RSI,8),%R8                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %R8,0x68(%RSP)                 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA (,%RSI,8),%RBX                 | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nADD %R13,%RBX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (12.5%)\nSAL $0x4,%RSI                      | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nMOV %RSI,0xf0(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nINC %RAX                           | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x38(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA (,%RCX,8),%RSI                 | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nADD %R13,%RSI                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nSAL $0x3,%RCX                      | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nMOV %RCX,0x20(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA -0x2(%RDX),%EAX                | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x100(%RSP)               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nADD $0xfe,%EDX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RDX,0x40(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV $0x1,%ECX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOVSD -0x5df7(%RIP),%XMM1          | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | scal (12.5%)\nJMP 744e <compute_indexmap_+0x18e> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 1                 | N/A\nNOPW %CS:(%RAX,%RAX,1)             | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\nNOPL (%RAX,%RAX,1)                 | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\nMOV 0x22c(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x40(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x230(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x18(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x228(%R14),%ESI               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nTEST %ESI,%ESI                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x248(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x38(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV 0x258(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x8(%RSP)                 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV 0x268(%R14),%EDX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %ESI,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nAND $-0x2,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x50(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV %RSI,%RAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nOR $0x1,%RAX                       | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x48(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOVD %EDX,%XMM0                    | 1     | 0         | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 2       | 1                 | scal (6.3%)\nPSHUFD $0x50,%XMM0,%XMM0           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 1       | 0.33              | vect (25.0%)\nMOVDQA %XMM0,0x70(%RSP)            | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0.50 | 0.50 | 4       | 1                 | vect (25.0%)\nMOV (%RSP),%RAX                    | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nIMUL %RCX,%RAX                     | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 1                 | N/A\nSAL $0x3,%RCX                      | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nMOV %RCX,0x20(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nSAL $0x3,%RAX                      | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nMOV %RAX,(%RSP)                    | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA -0x2(%RDX),%EAX                | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x68(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA 0xfe(%RDX),%EAX                | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %EAX,0x58(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (6.3%)\nMOV $0x1,%ECX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOVSD -0x617a(%RIP),%XMM1          | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | scal (12.5%)\nMOV %RDX,%R15                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | scal (12.5%)\nMOV %RSI,%R14                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nJMP 77b1 <compute_indexmap_+0x4f1> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 1                 | N/A\nNOPW (%RAX,%RAX,1)                 | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\nNOPW %CS:(%RAX,%RAX,1)             | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\nMOV 0x22c(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x40(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x230(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x18(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nTEST %EAX,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x228(%R14),%ESI               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nTEST %ESI,%ESI                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | scal (6.3%)\nJLE 7ccb <compute_indexmap_+0xa0b> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50-1            | N/A\nMOV 0x248(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x38(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV 0x258(%R14),%EAX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %RAX,0x8(%RSP)                 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV 0x268(%R14),%EDX               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nMOV %ESI,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nAND $-0x2,%EAX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x50(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOV %RSI,%RAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nOR $0x1,%RAX                       | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x48(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nMOVD %EDX,%XMM0                    | 1     | 0         | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 2       | 1                 | scal (6.3%)\nPSHUFD $0x50,%XMM0,%XMM0           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 1       | 0.33              | vect (25.0%)\nMOVDQA %XMM0,0x70(%RSP)            | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0.50 | 0.50 | 4       | 1                 | vect (25.0%)\nMOV (%RSP),%RAX                    | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | N/A\nIMUL %RCX,%RAX                     | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 1                 | N/A\nSAL $0x3,%RCX                      | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nMOV %RCX,0x20(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nSAL $0x3,%RAX                      | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nMOV %RAX,(%RSP)                    | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA -0x2(%RDX),%EAX                | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %RAX,0x68(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (12.5%)\nLEA 0xfe(%RDX),%EAX                | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV %EAX,0x58(%RSP)                | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 4       | 0.50              | scal (6.3%)\nMOV $0x1,%ECX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOVSD -0x6476(%RIP),%XMM1          | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | scal (12.5%)\nMOV %RDX,%R15                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | scal (12.5%)\nMOV %RSI,%R14                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nJMP 7ab1 <compute_indexmap_+0x7f1> | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 1                 | N/A\nNOPW %CS:(%RAX,%RAX,1)             | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\nNOPW %CS:(%RAX,%RAX,1)             | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\nADD $0x108,%RSP                    | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nPOP %RBX                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R12                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R13                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R14                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R15                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %RBP                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nRET                                | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nLEA -0x5c10(%RIP),%RDI             | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nLEA -0x5c1f(%RIP),%RSI             | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV $0x6,%EDX                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nXOR %EAX,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nCALL 11060 <@plt_start@+0x80>      | 2     | 0.50      | 0    | 0    | 0    | 0.50 | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.50              | N/A\nLEA -0x5c36(%RIP),%RDI             | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nLEA -0x5c2d(%RIP),%RBX             | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nXOR %ESI,%ESI                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nMOV %RBX,%RDX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nMOV %RBX,%RCX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | N/A\nXOR %EAX,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nCALL 11170 <@plt_start@+0x190>     | 2     | 0.50      | 0    | 0    | 0    | 0.50 | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.50              | N/A\nLEA -0x5c6b(%RIP),%RDI             | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV $0x15,%EDX                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nMOV $0xe,%ESI                      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nXOR %EAX,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nCALL 11180 <@plt_start@+0x1a0>     | 2     | 0.50      | 0    | 0    | 0    | 0.50 | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.50              | N/A\nMOV 0x20c(%R14),%EDI               | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 3       | 0.33              | scal (6.3%)\nMOV $0x19,%ESI                     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nXOR %EAX,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nCALL 11190 <@plt_start@+0x1b0>     | 2     | 0.50      | 0    | 0    | 0    | 0.50 | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.50              | N/A\nXOR %EAX,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nCALL 111a0 <@plt_start@+0x1c0>     | 2     | 0.50      | 0    | 0    | 0    | 0.50 | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.50              | N/A\nMOV %RBX,%RDI                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.17              | scal (12.5%)\nXOR %ESI,%ESI                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nXOR %EDX,%EDX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nXOR %EAX,%EAX                      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.25              | N/A\nADD $0x108,%RSP                    | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.25              | N/A\nPOP %RBX                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R12                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R13                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R14                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %R15                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nPOP %RBP                           | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nJMP 111c0 <@plt_start@+0x1e0>      | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 1                 | N/A\nNOPW %CS:(%RAX,%RAX,1)             | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0    | 0    | 0       | 0.09              | N/A\n"
                }
              ],
            "header":
              [
              "Warnings:\nDetected a function call instruction: ignoring called function instructions.\nRerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.",
              "0% of peak computational performance is used (0.00 out of 48.00 FLOP per cycle (GFLOPS @ 1GHz))"
              ],
            "brief":
              [

              ],
            "gain":
              [
                {
                  "workaround": " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n - To reference allocatable arrays, use \"allocatable\" instead of \"pointer\" pointers or qualify them with the \"contiguous\" attribute (Fortran 2008)\n - For structures, limit to one indirection. For example, use a_b%c instead of a%b%c with a_b set to a%b before this function\n",
                  "title": "Code clean check",
                  "txt": "Detected a slowdown caused by scalar integer instructions (typically used for address computation).\nBy removing them, you can lower the cost of an iteration from 32.50 to 6.00 cycles (5.42x speedup)."
                },
                {
                  "workaround": " - Try another compiler or update/tune your current one\n - Make array accesses unit-stride:\n  * If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
                  "details": "9% of SSE/AVX instructions are used in vector version (process two or more data elements in vector registers):\n - 0% of SSE/AVX loads are used in vector version.\n - 8% of SSE/AVX stores are used in vector version.\n - 0% of SSE/AVX addition or subtraction instructions are used in vector version.\n - 13% of SSE/AVX instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.\nSince your execution units are vector units, only a fully vectorized function can use their full power.\n",
                  "title": "Vectorization",
                  "txt": "Your function is not vectorized.\nOnly 11% of vector register length is used (average across all SSE/AVX instructions).\nBy fully vectorizing your function, you can lower the cost of an iteration from 32.50 to 3.23 cycles (10.06x speedup)."
                },
                {
                  "title": "Execution units bottlenecks",
                  "txt": "Found no such bottlenecks but see expert reports for more complex bottlenecks."
                }
              ],
            "potential":
              [

              ]
          }
        ],
      "common":
        {
          "header":
            [
            "The function is defined in /gpfs/home/doabaul/AOC/AOC_MINI_PROJET/NPB3.4.4/NPB3.4-MPI/FT/ft.f90:651,683-728.\n",
            "Warnings:\nIgnoring paths for analysis"
            ]
        }
    }
}
