
pwm_timer0_ovf.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  000005db  2**0
                  ALLOC, LOAD, DATA
  1 .text         000000c8  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002d  00800100  00800100  000005db  2**0
                  ALLOC
  3 .comment      0000002f  00000000  00000000  000005db  2**0
                  CONTENTS, READONLY
  4 .stack.descriptors.hdr 00000038  00000000  00000000  0000060a  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000098  00000000  00000000  00000642  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001256  00000000  00000000  000006da  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008b0  00000000  00000000  00001930  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000004f9  00000000  00000000  000021e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000158  00000000  00000000  000026dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000267  00000000  00000000  00002834  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000003f1  00000000  00000000  00002a9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  00002e8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .text         00000004  00000518  00000518  000005cc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002f04  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .text.set_sample_amount 00000006  00000512  00000512  000005c6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.adc_pin_enable 0000001a  000004a4  000004a4  00000558  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.adc_pin_disable 0000001c  00000488  00000488  0000053c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.adc_pin_select 00000016  000004be  000004be  00000572  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.ADC_Init 00000012  00000500  00000500  000005b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.ADC_Read 0000002a  000003f2  000003f2  000004a6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.adc_convrt_a_1 000000e6  000000c8  000000c8  0000017c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .data.max_sample_amount 00000001  0080012d  00000526  000005da  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 23 .text.__vector_16 00000088  00000326  00000326  000003da  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.pwm_pin_enable 00000092  00000294  00000294  00000348  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.Init_pwm 00000026  00000444  00000444  000004f8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.Set_pwm_value 00000028  0000041c  0000041c  000004d0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.main    000000e6  000001ae  000001ae  00000262  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.libgcc.div 00000044  000003ae  000003ae  00000462  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.libgcc.mul 00000016  000004d4  000004d4  00000588  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.libgcc.mul 0000001e  0000046a  0000046a  0000051e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.__dummy_fini 00000002  00000520  00000520  000005d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.__dummy_funcs_on_exit 00000002  00000522  00000522  000005d6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.__dummy_simulator_exit 00000002  00000524  00000524  000005d8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.exit    00000016  000004ea  000004ea  0000059e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text._Exit   00000004  0000051c  0000051c  000005d0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3a 00 	jmp	0x74	; 0x74 <__ctors_end>
   4:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
   8:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
   c:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  10:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  14:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  18:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  1c:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  20:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  24:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  28:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  2c:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  30:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  34:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  38:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  3c:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  40:	0c 94 93 01 	jmp	0x326	; 0x326 <__vector_16>
  44:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  48:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  4c:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  50:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  54:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  58:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  5c:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  60:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>
  64:	0c 94 8c 02 	jmp	0x518	; 0x518 <__bad_interrupt>

00000068 <.dinit>:
  68:	01 00       	.word	0x0001	; ????
  6a:	01 2d       	mov	r16, r1
  6c:	80 01       	movw	r16, r0
  6e:	2d 01       	movw	r4, r26
  70:	2e 00       	.word	0x002e	; ????
  72:	05 26       	eor	r0, r21

00000074 <__ctors_end>:
  74:	11 24       	eor	r1, r1
  76:	1f be       	out	0x3f, r1	; 63
  78:	cf ef       	ldi	r28, 0xFF	; 255
  7a:	d8 e0       	ldi	r29, 0x08	; 8
  7c:	de bf       	out	0x3e, r29	; 62
  7e:	cd bf       	out	0x3d, r28	; 61

00000080 <__do_copy_data>:
  80:	e8 e6       	ldi	r30, 0x68	; 104
  82:	f0 e0       	ldi	r31, 0x00	; 0
  84:	40 e0       	ldi	r20, 0x00	; 0
  86:	17 c0       	rjmp	.+46     	; 0xb6 <__do_clear_bss+0x8>
  88:	b5 91       	lpm	r27, Z+
  8a:	a5 91       	lpm	r26, Z+
  8c:	35 91       	lpm	r19, Z+
  8e:	25 91       	lpm	r18, Z+
  90:	05 91       	lpm	r16, Z+
  92:	07 fd       	sbrc	r16, 7
  94:	0c c0       	rjmp	.+24     	; 0xae <__do_clear_bss>
  96:	95 91       	lpm	r25, Z+
  98:	85 91       	lpm	r24, Z+
  9a:	ef 01       	movw	r28, r30
  9c:	f9 2f       	mov	r31, r25
  9e:	e8 2f       	mov	r30, r24
  a0:	05 90       	lpm	r0, Z+
  a2:	0d 92       	st	X+, r0
  a4:	a2 17       	cp	r26, r18
  a6:	b3 07       	cpc	r27, r19
  a8:	d9 f7       	brne	.-10     	; 0xa0 <__do_copy_data+0x20>
  aa:	fe 01       	movw	r30, r28
  ac:	04 c0       	rjmp	.+8      	; 0xb6 <__do_clear_bss+0x8>

000000ae <__do_clear_bss>:
  ae:	1d 92       	st	X+, r1
  b0:	a2 17       	cp	r26, r18
  b2:	b3 07       	cpc	r27, r19
  b4:	e1 f7       	brne	.-8      	; 0xae <__do_clear_bss>
  b6:	e4 37       	cpi	r30, 0x74	; 116
  b8:	f4 07       	cpc	r31, r20
  ba:	31 f7       	brne	.-52     	; 0x88 <__do_copy_data+0x8>
  bc:	0e 94 d7 00 	call	0x1ae	; 0x1ae <main>
  c0:	0c 94 75 02 	jmp	0x4ea	; 0x4ea <exit>

000000c4 <_exit>:
  c4:	f8 94       	cli

000000c6 <__stop_program>:
  c6:	ff cf       	rjmp	.-2      	; 0xc6 <__stop_program>

Disassembly of section .text:

00000518 <__bad_interrupt>:
 518:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.set_sample_amount:

00000512 <set_sample_amount>:
uint8_t max_sample_amount=5;
const uint16_t result_coef = 64;


void set_sample_amount(uint8_t maxsample){
	max_sample_amount =maxsample ;
 512:	80 93 2d 01 	sts	0x012D, r24	; 0x80012d <_end>
 516:	08 95       	ret

Disassembly of section .text.adc_pin_enable:

000004a4 <adc_pin_enable>:
void set_output_coef(uint16_t coef){
//	result_coef=coef;
}

void adc_pin_enable(uint8_t pin){
	DIDR0 |= 1 << pin;
 4a4:	ee e7       	ldi	r30, 0x7E	; 126
 4a6:	f0 e0       	ldi	r31, 0x00	; 0
 4a8:	90 81       	ld	r25, Z
 4aa:	21 e0       	ldi	r18, 0x01	; 1
 4ac:	30 e0       	ldi	r19, 0x00	; 0
 4ae:	02 c0       	rjmp	.+4      	; 0x4b4 <adc_pin_enable+0x10>
 4b0:	22 0f       	add	r18, r18
 4b2:	33 1f       	adc	r19, r19
 4b4:	8a 95       	dec	r24
 4b6:	e2 f7       	brpl	.-8      	; 0x4b0 <adc_pin_enable+0xc>
 4b8:	29 2b       	or	r18, r25
 4ba:	20 83       	st	Z, r18
 4bc:	08 95       	ret

Disassembly of section .text.adc_pin_disable:

00000488 <adc_pin_disable>:

void set_sample_amount(uint8_t maxsample){
	max_sample_amount =maxsample ;
}

void set_output_coef(uint16_t coef){
 488:	ee e7       	ldi	r30, 0x7E	; 126
 48a:	f0 e0       	ldi	r31, 0x00	; 0
 48c:	90 81       	ld	r25, Z
 48e:	21 e0       	ldi	r18, 0x01	; 1
 490:	30 e0       	ldi	r19, 0x00	; 0
 492:	02 c0       	rjmp	.+4      	; 0x498 <adc_pin_disable+0x10>
 494:	22 0f       	add	r18, r18
 496:	33 1f       	adc	r19, r19
 498:	8a 95       	dec	r24
 49a:	e2 f7       	brpl	.-8      	; 0x494 <adc_pin_disable+0xc>
 49c:	20 95       	com	r18
 49e:	29 23       	and	r18, r25
 4a0:	20 83       	st	Z, r18
 4a2:	08 95       	ret

Disassembly of section .text.adc_pin_select:

000004be <adc_pin_select>:
	DIDR0 &= ~(1 << pin);
}

void adc_pin_select(uint8_t souce)
{
	ADMUX &= 0xF0;
 4be:	ec e7       	ldi	r30, 0x7C	; 124
 4c0:	f0 e0       	ldi	r31, 0x00	; 0
 4c2:	90 81       	ld	r25, Z
 4c4:	90 7f       	andi	r25, 0xF0	; 240
 4c6:	90 83       	st	Z, r25
	ADMUX = (ADMUX&0xF8) | (0x7&souce);
 4c8:	90 81       	ld	r25, Z
 4ca:	98 7f       	andi	r25, 0xF8	; 248
 4cc:	87 70       	andi	r24, 0x07	; 7
 4ce:	89 2b       	or	r24, r25
 4d0:	80 83       	st	Z, r24
 4d2:	08 95       	ret

Disassembly of section .text.ADC_Init:

00000500 <ADC_Init>:
}
void ADC_Init()										/* ADC Initialization function */
{
	ADCSRA |= 1<<ADEN | 1<<ADPS2 | 1<<ADPS1 ;  // AVCC with external capacitor at AREF pin,  64 prescaler
 500:	ea e7       	ldi	r30, 0x7A	; 122
 502:	f0 e0       	ldi	r31, 0x00	; 0
 504:	80 81       	ld	r24, Z
 506:	86 68       	ori	r24, 0x86	; 134
 508:	80 83       	st	Z, r24
	ADMUX = (1 << REFS0);
 50a:	80 e4       	ldi	r24, 0x40	; 64
 50c:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
 510:	08 95       	ret

Disassembly of section .text.ADC_Read:

000003f2 <ADC_Read>:

void set_sample_amount(uint8_t maxsample){
	max_sample_amount =maxsample ;
}

void set_output_coef(uint16_t coef){
 3f2:	ec e7       	ldi	r30, 0x7C	; 124
 3f4:	f0 e0       	ldi	r31, 0x00	; 0
 3f6:	90 81       	ld	r25, Z
 3f8:	90 7f       	andi	r25, 0xF0	; 240
 3fa:	87 70       	andi	r24, 0x07	; 7
 3fc:	89 2b       	or	r24, r25
 3fe:	80 83       	st	Z, r24
 400:	ea e7       	ldi	r30, 0x7A	; 122
 402:	f0 e0       	ldi	r31, 0x00	; 0
 404:	80 81       	ld	r24, Z
 406:	80 64       	ori	r24, 0x40	; 64
 408:	80 83       	st	Z, r24
 40a:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
 40e:	86 fd       	sbrc	r24, 6
 410:	fc cf       	rjmp	.-8      	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>
 412:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
 416:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 41a:	08 95       	ret

Disassembly of section .text.adc_convrt_a_1:

000000c8 <adc_convrt_a_1>:
  c8:	8f 92       	push	r8
  ca:	9f 92       	push	r9
  cc:	af 92       	push	r10
  ce:	bf 92       	push	r11
  d0:	ef 92       	push	r14
  d2:	ff 92       	push	r15
  d4:	0f 93       	push	r16
  d6:	1f 93       	push	r17
  d8:	cf 93       	push	r28
  da:	c8 2f       	mov	r28, r24
  dc:	0e 94 52 02 	call	0x4a4	; 0x4a4 <adc_pin_enable>
  e0:	8c 2f       	mov	r24, r28
  e2:	0e 94 5f 02 	call	0x4be	; 0x4be <adc_pin_select>
  e6:	0c 2f       	mov	r16, r28
  e8:	10 e0       	ldi	r17, 0x00	; 0
  ea:	c8 01       	movw	r24, r16
  ec:	88 0f       	add	r24, r24
  ee:	99 1f       	adc	r25, r25
  f0:	88 0f       	add	r24, r24
  f2:	99 1f       	adc	r25, r25
  f4:	9c 01       	movw	r18, r24
  f6:	22 5f       	subi	r18, 0xF2	; 242
  f8:	3e 4f       	sbci	r19, 0xFE	; 254
  fa:	79 01       	movw	r14, r18
  fc:	f9 01       	movw	r30, r18
  fe:	20 81       	ld	r18, Z
 100:	31 81       	ldd	r19, Z+1	; 0x01
 102:	42 81       	ldd	r20, Z+2	; 0x02
 104:	53 81       	ldd	r21, Z+3	; 0x03
 106:	a6 e4       	ldi	r26, 0x46	; 70
 108:	b0 e0       	ldi	r27, 0x00	; 0
 10a:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <__muluhisi3>
 10e:	4b 01       	movw	r8, r22
 110:	5c 01       	movw	r10, r24
 112:	8c 2f       	mov	r24, r28
 114:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <ADC_Read>
 118:	20 e0       	ldi	r18, 0x00	; 0
 11a:	3a ef       	ldi	r19, 0xFA	; 250
 11c:	ac 01       	movw	r20, r24
 11e:	42 9f       	mul	r20, r18
 120:	c0 01       	movw	r24, r0
 122:	43 9f       	mul	r20, r19
 124:	90 0d       	add	r25, r0
 126:	52 9f       	mul	r21, r18
 128:	90 0d       	add	r25, r0
 12a:	11 24       	eor	r1, r1
 12c:	89 2f       	mov	r24, r25
 12e:	99 27       	eor	r25, r25
 130:	86 95       	lsr	r24
 132:	86 95       	lsr	r24
 134:	4e e1       	ldi	r20, 0x1E	; 30
 136:	48 9f       	mul	r20, r24
 138:	90 01       	movw	r18, r0
 13a:	49 9f       	mul	r20, r25
 13c:	30 0d       	add	r19, r0
 13e:	11 24       	eor	r1, r1
 140:	c5 01       	movw	r24, r10
 142:	b4 01       	movw	r22, r8
 144:	62 0f       	add	r22, r18
 146:	73 1f       	adc	r23, r19
 148:	81 1d       	adc	r24, r1
 14a:	91 1d       	adc	r25, r1
 14c:	24 e6       	ldi	r18, 0x64	; 100
 14e:	30 e0       	ldi	r19, 0x00	; 0
 150:	40 e0       	ldi	r20, 0x00	; 0
 152:	50 e0       	ldi	r21, 0x00	; 0
 154:	0e 94 d7 01 	call	0x3ae	; 0x3ae <__udivmodsi4>
 158:	f7 01       	movw	r30, r14
 15a:	20 83       	st	Z, r18
 15c:	31 83       	std	Z+1, r19	; 0x01
 15e:	42 83       	std	Z+2, r20	; 0x02
 160:	53 83       	std	Z+3, r21	; 0x03
 162:	60 81       	ld	r22, Z
 164:	71 81       	ldd	r23, Z+1	; 0x01
 166:	82 81       	ldd	r24, Z+2	; 0x02
 168:	93 81       	ldd	r25, Z+3	; 0x03
 16a:	28 ee       	ldi	r18, 0xE8	; 232
 16c:	33 e0       	ldi	r19, 0x03	; 3
 16e:	40 e0       	ldi	r20, 0x00	; 0
 170:	50 e0       	ldi	r21, 0x00	; 0
 172:	0e 94 d7 01 	call	0x3ae	; 0x3ae <__udivmodsi4>
 176:	00 0f       	add	r16, r16
 178:	11 1f       	adc	r17, r17
 17a:	f8 01       	movw	r30, r16
 17c:	ee 5f       	subi	r30, 0xFE	; 254
 17e:	fe 4f       	sbci	r31, 0xFE	; 254
 180:	31 83       	std	Z+1, r19	; 0x01
 182:	20 83       	st	Z, r18
 184:	8c 2f       	mov	r24, r28
 186:	0e 94 44 02 	call	0x488	; 0x488 <adc_pin_disable>
 18a:	c1 30       	cpi	r28, 0x01	; 1
 18c:	31 f4       	brne	.+12     	; 0x19a <adc_convrt_a_1+0xd2>
 18e:	81 e0       	ldi	r24, 0x01	; 1
 190:	90 e0       	ldi	r25, 0x00	; 0
 192:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 196:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 19a:	cf 91       	pop	r28
 19c:	1f 91       	pop	r17
 19e:	0f 91       	pop	r16
 1a0:	ff 90       	pop	r15
 1a2:	ef 90       	pop	r14
 1a4:	bf 90       	pop	r11
 1a6:	af 90       	pop	r10
 1a8:	9f 90       	pop	r9
 1aa:	8f 90       	pop	r8
 1ac:	08 95       	ret

Disassembly of section .text.__vector_16:

00000326 <__vector_16>:
	}
	else 
	OCR0A = 0;
}
*/
ISR(TIMER0_OVF_vect){
 326:	1f 92       	push	r1
 328:	0f 92       	push	r0
 32a:	0f b6       	in	r0, 0x3f	; 63
 32c:	0f 92       	push	r0
 32e:	11 24       	eor	r1, r1
 330:	2f 93       	push	r18
 332:	3f 93       	push	r19
 334:	8f 93       	push	r24
 336:	9f 93       	push	r25
	if(timr0_ovf <1250)
 338:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <timr0_ovf>
 33c:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <timr0_ovf+0x1>
 340:	82 3e       	cpi	r24, 0xE2	; 226
 342:	24 e0       	ldi	r18, 0x04	; 4
 344:	92 07       	cpc	r25, r18
 346:	34 f5       	brge	.+76     	; 0x394 <__vector_16+0x6e>
	{
		if(timr0_ovf == OCR0[0])
 348:	20 91 29 01 	lds	r18, 0x0129	; 0x800129 <OCR0>
 34c:	30 91 2a 01 	lds	r19, 0x012A	; 0x80012a <OCR0+0x1>
 350:	28 17       	cp	r18, r24
 352:	39 07       	cpc	r19, r25
 354:	29 f4       	brne	.+10     	; 0x360 <__vector_16+0x3a>
			OCR0A = (OCR0[0]);
 356:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <OCR0>
 35a:	90 91 2a 01 	lds	r25, 0x012A	; 0x80012a <OCR0+0x1>
 35e:	87 bd       	out	0x27, r24	; 39
		if(timr0_ovf == OCR0[1])
 360:	20 91 2b 01 	lds	r18, 0x012B	; 0x80012b <OCR0+0x2>
 364:	30 91 2c 01 	lds	r19, 0x012C	; 0x80012c <OCR0+0x3>
 368:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <timr0_ovf>
 36c:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <timr0_ovf+0x1>
 370:	28 17       	cp	r18, r24
 372:	39 07       	cpc	r19, r25
 374:	29 f4       	brne	.+10     	; 0x380 <__vector_16+0x5a>
			OCR0B =(OCR0[1]);
 376:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <OCR0+0x2>
 37a:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <OCR0+0x3>
 37e:	88 bd       	out	0x28, r24	; 40
		
		timr0_ovf++;
 380:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <timr0_ovf>
 384:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <timr0_ovf+0x1>
 388:	01 96       	adiw	r24, 0x01	; 1
 38a:	90 93 27 01 	sts	0x0127, r25	; 0x800127 <timr0_ovf+0x1>
 38e:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <timr0_ovf>
 392:	04 c0       	rjmp	.+8      	; 0x39c <__vector_16+0x76>
	}
	
	else 
	{
		timr0_ovf=0;
 394:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <timr0_ovf+0x1>
 398:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <timr0_ovf>
	}
	//0x00 da ocrn are updates 
	//TCNT0=0xFF - timr0_width;  //do not control this time  //2;  //
}
 39c:	9f 91       	pop	r25
 39e:	8f 91       	pop	r24
 3a0:	3f 91       	pop	r19
 3a2:	2f 91       	pop	r18
 3a4:	0f 90       	pop	r0
 3a6:	0f be       	out	0x3f, r0	; 63
 3a8:	0f 90       	pop	r0
 3aa:	1f 90       	pop	r1
 3ac:	18 95       	reti

Disassembly of section .text.pwm_pin_enable:

00000294 <pwm_pin_enable>:

void pwm_pin_enable( unsigned char port , short pin){
	switch(port){
 294:	84 34       	cpi	r24, 0x44	; 68
 296:	c1 f0       	breq	.+48     	; 0x2c8 <pwm_pin_enable+0x34>
 298:	18 f4       	brcc	.+6      	; 0x2a0 <pwm_pin_enable+0xc>
 29a:	82 34       	cpi	r24, 0x42	; 66
 29c:	31 f0       	breq	.+12     	; 0x2aa <pwm_pin_enable+0x16>
 29e:	08 95       	ret
 2a0:	82 36       	cpi	r24, 0x62	; 98
 2a2:	09 f1       	breq	.+66     	; 0x2e6 <pwm_pin_enable+0x52>
 2a4:	84 36       	cpi	r24, 0x64	; 100
 2a6:	79 f1       	breq	.+94     	; 0x306 <pwm_pin_enable+0x72>
 2a8:	08 95       	ret
		case 'B': DDRB|= 1<<pin;PORTB|= 1<<pin;break;
 2aa:	24 b1       	in	r18, 0x04	; 4
 2ac:	81 e0       	ldi	r24, 0x01	; 1
 2ae:	90 e0       	ldi	r25, 0x00	; 0
 2b0:	02 c0       	rjmp	.+4      	; 0x2b6 <pwm_pin_enable+0x22>
 2b2:	88 0f       	add	r24, r24
 2b4:	99 1f       	adc	r25, r25
 2b6:	6a 95       	dec	r22
 2b8:	e2 f7       	brpl	.-8      	; 0x2b2 <pwm_pin_enable+0x1e>
 2ba:	92 2f       	mov	r25, r18
 2bc:	98 2b       	or	r25, r24
 2be:	94 b9       	out	0x04, r25	; 4
 2c0:	95 b1       	in	r25, 0x05	; 5
 2c2:	89 2b       	or	r24, r25
 2c4:	85 b9       	out	0x05, r24	; 5
 2c6:	08 95       	ret
		case 'D': DDRD|= 1<<pin;PORTD|= 1<<pin;break;
 2c8:	2a b1       	in	r18, 0x0a	; 10
 2ca:	81 e0       	ldi	r24, 0x01	; 1
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	02 c0       	rjmp	.+4      	; 0x2d4 <pwm_pin_enable+0x40>
 2d0:	88 0f       	add	r24, r24
 2d2:	99 1f       	adc	r25, r25
 2d4:	6a 95       	dec	r22
 2d6:	e2 f7       	brpl	.-8      	; 0x2d0 <pwm_pin_enable+0x3c>
 2d8:	92 2f       	mov	r25, r18
 2da:	98 2b       	or	r25, r24
 2dc:	9a b9       	out	0x0a, r25	; 10
 2de:	9b b1       	in	r25, 0x0b	; 11
 2e0:	89 2b       	or	r24, r25
 2e2:	8b b9       	out	0x0b, r24	; 11
 2e4:	08 95       	ret
		case 'b': DDRB|= 1<<pin;PORTB &= ~( 1<<pin);break;
 2e6:	24 b1       	in	r18, 0x04	; 4
 2e8:	81 e0       	ldi	r24, 0x01	; 1
 2ea:	90 e0       	ldi	r25, 0x00	; 0
 2ec:	02 c0       	rjmp	.+4      	; 0x2f2 <pwm_pin_enable+0x5e>
 2ee:	88 0f       	add	r24, r24
 2f0:	99 1f       	adc	r25, r25
 2f2:	6a 95       	dec	r22
 2f4:	e2 f7       	brpl	.-8      	; 0x2ee <pwm_pin_enable+0x5a>
 2f6:	92 2f       	mov	r25, r18
 2f8:	98 2b       	or	r25, r24
 2fa:	94 b9       	out	0x04, r25	; 4
 2fc:	95 b1       	in	r25, 0x05	; 5
 2fe:	80 95       	com	r24
 300:	89 23       	and	r24, r25
 302:	85 b9       	out	0x05, r24	; 5
 304:	08 95       	ret
		case 'd': DDRD|= 1<<pin;PORTD &= ~( 1<<pin);break;
 306:	2a b1       	in	r18, 0x0a	; 10
 308:	81 e0       	ldi	r24, 0x01	; 1
 30a:	90 e0       	ldi	r25, 0x00	; 0
 30c:	02 c0       	rjmp	.+4      	; 0x312 <pwm_pin_enable+0x7e>
 30e:	88 0f       	add	r24, r24
 310:	99 1f       	adc	r25, r25
 312:	6a 95       	dec	r22
 314:	e2 f7       	brpl	.-8      	; 0x30e <pwm_pin_enable+0x7a>
 316:	92 2f       	mov	r25, r18
 318:	98 2b       	or	r25, r24
 31a:	9a b9       	out	0x0a, r25	; 10
 31c:	9b b1       	in	r25, 0x0b	; 11
 31e:	80 95       	com	r24
 320:	89 23       	and	r24, r25
 322:	8b b9       	out	0x0b, r24	; 11
 324:	08 95       	ret

Disassembly of section .text.Init_pwm:

00000444 <Init_pwm>:
	}
}


void Init_pwm(){
	timr0_ovf = 0;
 444:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <timr0_ovf+0x1>
 448:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <timr0_ovf>
	timr0_width=250;//overflov 4ms yapýyor 
 44c:	8a ef       	ldi	r24, 0xFA	; 250
 44e:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <timr0_width>
	
	//phase için aþagýdan yukarý sayarken high
	//yukarýdan aþagý inerken karþýlaþýrlarsa low yap
	// Set phase Fast PWM, TOP in 0xFF, Clear OC1A on compare match, clk/prescaler 
	*/
	TCCR0A =  (2<< COM0A0)|(2<< COM0B0) | (3<<WGM00); //fast pwm
 452:	83 ea       	ldi	r24, 0xA3	; 163
 454:	84 bd       	out	0x24, r24	; 36
	TCCR0B = (prescaller<<CS00);
 456:	84 e0       	ldi	r24, 0x04	; 4
 458:	85 bd       	out	0x25, r24	; 37
	TIMSK0 |= (1<<OCIE0B) | (1<<OCIE0A)	 ; //|(1<<TOIE0);// 
 45a:	ee e6       	ldi	r30, 0x6E	; 110
 45c:	f0 e0       	ldi	r31, 0x00	; 0
 45e:	80 81       	ld	r24, Z
 460:	86 60       	ori	r24, 0x06	; 6
 462:	80 83       	st	Z, r24
	
	//boþ sonra silebilirsin
	DDRB =0xF;
 464:	8f e0       	ldi	r24, 0x0F	; 15
 466:	84 b9       	out	0x04, r24	; 4
 468:	08 95       	ret

Disassembly of section .text.Set_pwm_value:

0000041c <Set_pwm_value>:
}

void Set_pwm_value(short pin , uint16_t new_value){
	
		switch(pin)
 41c:	85 30       	cpi	r24, 0x05	; 5
 41e:	91 05       	cpc	r25, r1
 420:	19 f0       	breq	.+6      	; 0x428 <Set_pwm_value+0xc>
 422:	06 97       	sbiw	r24, 0x06	; 6
 424:	41 f0       	breq	.+16     	; 0x436 <Set_pwm_value+0x1a>
 426:	08 95       	ret
		{
			case 5:OCR0[0] = 32+ (new_value);break;
 428:	60 5e       	subi	r22, 0xE0	; 224
 42a:	7f 4f       	sbci	r23, 0xFF	; 255
 42c:	70 93 2a 01 	sts	0x012A, r23	; 0x80012a <OCR0+0x1>
 430:	60 93 29 01 	sts	0x0129, r22	; 0x800129 <OCR0>
 434:	08 95       	ret
			case 6:OCR0[1] = 32+ (new_value);break;
 436:	60 5e       	subi	r22, 0xE0	; 224
 438:	7f 4f       	sbci	r23, 0xFF	; 255
 43a:	70 93 2c 01 	sts	0x012C, r23	; 0x80012c <OCR0+0x3>
 43e:	60 93 2b 01 	sts	0x012B, r22	; 0x80012b <OCR0+0x2>
 442:	08 95       	ret

Disassembly of section .text.main:

000001ae <main>:
}

///

int main(void)
{
 1ae:	cf 93       	push	r28
 1b0:	df 93       	push	r29
 1b2:	00 d0       	rcall	.+0      	; 0x1b4 <main+0x6>
 1b4:	00 d0       	rcall	.+0      	; 0x1b6 <main+0x8>
 1b6:	cd b7       	in	r28, 0x3d	; 61
 1b8:	de b7       	in	r29, 0x3e	; 62
	ADC_Init();
 1ba:	0e 94 80 02 	call	0x500	; 0x500 <ADC_Init>
	adc_pin_enable(1);
 1be:	81 e0       	ldi	r24, 0x01	; 1
 1c0:	0e 94 52 02 	call	0x4a4	; 0x4a4 <adc_pin_enable>
	adc_pin_enable(0);
 1c4:	80 e0       	ldi	r24, 0x00	; 0
 1c6:	0e 94 52 02 	call	0x4a4	; 0x4a4 <adc_pin_enable>
	set_sample_amount(10);
 1ca:	8a e0       	ldi	r24, 0x0A	; 10
 1cc:	0e 94 89 02 	call	0x512	; 0x512 <set_sample_amount>
	
	
	pwm_pin_enable('d',5);
 1d0:	65 e0       	ldi	r22, 0x05	; 5
 1d2:	70 e0       	ldi	r23, 0x00	; 0
 1d4:	84 e6       	ldi	r24, 0x64	; 100
 1d6:	0e 94 4a 01 	call	0x294	; 0x294 <pwm_pin_enable>
	pwm_pin_enable('d',6);
 1da:	66 e0       	ldi	r22, 0x06	; 6
 1dc:	70 e0       	ldi	r23, 0x00	; 0
 1de:	84 e6       	ldi	r24, 0x64	; 100
 1e0:	0e 94 4a 01 	call	0x294	; 0x294 <pwm_pin_enable>
	Init_pwm();
 1e4:	0e 94 22 02 	call	0x444	; 0x444 <Init_pwm>
	
	
	//  For F_pwm 256 tick 4000us  |||  (2^8) /8 -- (2^8)*3/8 
	//set_output_coef(64);
	
	sei();
 1e8:	78 94       	sei
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1ea:	2a e6       	ldi	r18, 0x6A	; 106
 1ec:	2a 95       	dec	r18
 1ee:	f1 f7       	brne	.-4      	; 0x1ec <main+0x3e>
 1f0:	00 c0       	rjmp	.+0      	; 0x1f2 <main+0x44>
	
	
	short adcpwm[2];
	
	_delay_us(20);	
 	Set_pwm_value(5,0);
 1f2:	60 e0       	ldi	r22, 0x00	; 0
 1f4:	70 e0       	ldi	r23, 0x00	; 0
 1f6:	85 e0       	ldi	r24, 0x05	; 5
 1f8:	90 e0       	ldi	r25, 0x00	; 0
 1fa:	0e 94 0e 02 	call	0x41c	; 0x41c <Set_pwm_value>
 1fe:	8a e6       	ldi	r24, 0x6A	; 106
 200:	8a 95       	dec	r24
 202:	f1 f7       	brne	.-4      	; 0x200 <main+0x52>
 204:	00 c0       	rjmp	.+0      	; 0x206 <main+0x58>
	 _delay_us(20);	
 	Set_pwm_value(6,64);
 206:	60 e4       	ldi	r22, 0x40	; 64
 208:	70 e0       	ldi	r23, 0x00	; 0
 20a:	86 e0       	ldi	r24, 0x06	; 6
 20c:	90 e0       	ldi	r25, 0x00	; 0
 20e:	0e 94 0e 02 	call	0x41c	; 0x41c <Set_pwm_value>
	
	int nn= 0;
 212:	00 e0       	ldi	r16, 0x00	; 0
 214:	10 e0       	ldi	r17, 0x00	; 0
	
	
	while(1)
	{
		
		if (adc_convert_done)
 216:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 21a:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 21e:	89 2b       	or	r24, r25
 220:	d1 f0       	breq	.+52     	; 0x256 <main+0xa8>
 222:	9a e6       	ldi	r25, 0x6A	; 106
 224:	9a 95       	dec	r25
 226:	f1 f7       	brne	.-4      	; 0x224 <main+0x76>
 228:	00 c0       	rjmp	.+0      	; 0x22a <main+0x7c>
		{
			_delay_us(20);
			Set_pwm_value(5,adcpwm[0]);
 22a:	69 81       	ldd	r22, Y+1	; 0x01
 22c:	7a 81       	ldd	r23, Y+2	; 0x02
 22e:	85 e0       	ldi	r24, 0x05	; 5
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	0e 94 0e 02 	call	0x41c	; 0x41c <Set_pwm_value>
 236:	2a e6       	ldi	r18, 0x6A	; 106
 238:	2a 95       	dec	r18
 23a:	f1 f7       	brne	.-4      	; 0x238 <main+0x8a>
 23c:	00 c0       	rjmp	.+0      	; 0x23e <main+0x90>
			_delay_us(20);	
			Set_pwm_value(6,adcpwm[1]);
 23e:	6b 81       	ldd	r22, Y+3	; 0x03
 240:	7c 81       	ldd	r23, Y+4	; 0x04
 242:	86 e0       	ldi	r24, 0x06	; 6
 244:	90 e0       	ldi	r25, 0x00	; 0
 246:	0e 94 0e 02 	call	0x41c	; 0x41c <Set_pwm_value>
			adc_convert_done=0x0;
 24a:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 24e:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
			nn=0;
 252:	00 e0       	ldi	r16, 0x00	; 0
 254:	10 e0       	ldi	r17, 0x00	; 0
		}
		
			adc_convrt_a_1(nn);
 256:	80 2f       	mov	r24, r16
 258:	0e 94 64 00 	call	0xc8	; 0xc8 <__data_load_end>
			adcpwm[nn]=(int)(a_1[nn]);//default result coef
 25c:	c8 01       	movw	r24, r16
 25e:	88 0f       	add	r24, r24
 260:	99 1f       	adc	r25, r25
 262:	fc 01       	movw	r30, r24
 264:	ee 5f       	subi	r30, 0xFE	; 254
 266:	fe 4f       	sbci	r31, 0xFE	; 254
 268:	20 81       	ld	r18, Z
 26a:	31 81       	ldd	r19, Z+1	; 0x01
 26c:	e1 e0       	ldi	r30, 0x01	; 1
 26e:	f0 e0       	ldi	r31, 0x00	; 0
 270:	ec 0f       	add	r30, r28
 272:	fd 1f       	adc	r31, r29
 274:	e8 0f       	add	r30, r24
 276:	f9 1f       	adc	r31, r25
 278:	31 83       	std	Z+1, r19	; 0x01
 27a:	20 83       	st	Z, r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 27c:	8f ef       	ldi	r24, 0xFF	; 255
 27e:	91 ee       	ldi	r25, 0xE1	; 225
 280:	24 e0       	ldi	r18, 0x04	; 4
 282:	81 50       	subi	r24, 0x01	; 1
 284:	90 40       	sbci	r25, 0x00	; 0
 286:	20 40       	sbci	r18, 0x00	; 0
 288:	e1 f7       	brne	.-8      	; 0x282 <main+0xd4>
 28a:	00 c0       	rjmp	.+0      	; 0x28c <main+0xde>
 28c:	00 00       	nop
			_delay_ms(100);	
			nn++;
 28e:	0f 5f       	subi	r16, 0xFF	; 255
 290:	1f 4f       	sbci	r17, 0xFF	; 255
			 
    }
 292:	c1 cf       	rjmp	.-126    	; 0x216 <main+0x68>

Disassembly of section .text.libgcc.div:

000003ae <__udivmodsi4>:
 3ae:	a1 e2       	ldi	r26, 0x21	; 33
 3b0:	1a 2e       	mov	r1, r26
 3b2:	aa 1b       	sub	r26, r26
 3b4:	bb 1b       	sub	r27, r27
 3b6:	fd 01       	movw	r30, r26
 3b8:	0d c0       	rjmp	.+26     	; 0x3d4 <__udivmodsi4_ep>

000003ba <__udivmodsi4_loop>:
 3ba:	aa 1f       	adc	r26, r26
 3bc:	bb 1f       	adc	r27, r27
 3be:	ee 1f       	adc	r30, r30
 3c0:	ff 1f       	adc	r31, r31
 3c2:	a2 17       	cp	r26, r18
 3c4:	b3 07       	cpc	r27, r19
 3c6:	e4 07       	cpc	r30, r20
 3c8:	f5 07       	cpc	r31, r21
 3ca:	20 f0       	brcs	.+8      	; 0x3d4 <__udivmodsi4_ep>
 3cc:	a2 1b       	sub	r26, r18
 3ce:	b3 0b       	sbc	r27, r19
 3d0:	e4 0b       	sbc	r30, r20
 3d2:	f5 0b       	sbc	r31, r21

000003d4 <__udivmodsi4_ep>:
 3d4:	66 1f       	adc	r22, r22
 3d6:	77 1f       	adc	r23, r23
 3d8:	88 1f       	adc	r24, r24
 3da:	99 1f       	adc	r25, r25
 3dc:	1a 94       	dec	r1
 3de:	69 f7       	brne	.-38     	; 0x3ba <__udivmodsi4_loop>
 3e0:	60 95       	com	r22
 3e2:	70 95       	com	r23
 3e4:	80 95       	com	r24
 3e6:	90 95       	com	r25
 3e8:	9b 01       	movw	r18, r22
 3ea:	ac 01       	movw	r20, r24
 3ec:	bd 01       	movw	r22, r26
 3ee:	cf 01       	movw	r24, r30
 3f0:	08 95       	ret

Disassembly of section .text.libgcc.mul:

000004d4 <__muluhisi3>:
 4d4:	0e 94 35 02 	call	0x46a	; 0x46a <__umulhisi3>
 4d8:	a5 9f       	mul	r26, r21
 4da:	90 0d       	add	r25, r0
 4dc:	b4 9f       	mul	r27, r20
 4de:	90 0d       	add	r25, r0
 4e0:	a4 9f       	mul	r26, r20
 4e2:	80 0d       	add	r24, r0
 4e4:	91 1d       	adc	r25, r1
 4e6:	11 24       	eor	r1, r1
 4e8:	08 95       	ret

Disassembly of section .text.libgcc.mul:

0000046a <__umulhisi3>:
 46a:	a2 9f       	mul	r26, r18
 46c:	b0 01       	movw	r22, r0
 46e:	b3 9f       	mul	r27, r19
 470:	c0 01       	movw	r24, r0
 472:	a3 9f       	mul	r26, r19
 474:	70 0d       	add	r23, r0
 476:	81 1d       	adc	r24, r1
 478:	11 24       	eor	r1, r1
 47a:	91 1d       	adc	r25, r1
 47c:	b2 9f       	mul	r27, r18
 47e:	70 0d       	add	r23, r0
 480:	81 1d       	adc	r24, r1
 482:	11 24       	eor	r1, r1
 484:	91 1d       	adc	r25, r1
 486:	08 95       	ret

Disassembly of section .text.__dummy_fini:

00000520 <_fini>:
 520:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

00000522 <__funcs_on_exit>:
 522:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00000524 <__simulator_exit>:
 524:	08 95       	ret

Disassembly of section .text.exit:

000004ea <exit>:
 4ea:	ec 01       	movw	r28, r24
 4ec:	0e 94 91 02 	call	0x522	; 0x522 <__funcs_on_exit>
 4f0:	0e 94 90 02 	call	0x520	; 0x520 <_fini>
 4f4:	ce 01       	movw	r24, r28
 4f6:	0e 94 92 02 	call	0x524	; 0x524 <__simulator_exit>
 4fa:	ce 01       	movw	r24, r28
 4fc:	0e 94 8e 02 	call	0x51c	; 0x51c <_Exit>

Disassembly of section .text._Exit:

0000051c <_Exit>:
 51c:	0e 94 62 00 	call	0xc4	; 0xc4 <_exit>
