<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_uartlite_0_0_synth_1" LaunchDir="/home/delinm/Documents/Embeded_systems/uart_bram_project/uart_bram_project.runs/design_1_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_uart_to_bram_0_0_0_synth_1" LaunchDir="/home/delinm/Documents/Embeded_systems/uart_bram_project/uart_bram_project.runs/design_1_uart_to_bram_0_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="/home/delinm/Documents/Embeded_systems/uart_bram_project/uart_bram_project.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="/home/delinm/Documents/Embeded_systems/uart_bram_project/uart_bram_project.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="/home/delinm/Documents/Embeded_systems/uart_bram_project/uart_bram_project.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/delinm/Documents/Embeded_systems/uart_bram_project/uart_bram_project.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="/home/delinm/Documents/Embeded_systems/uart_bram_project/uart_bram_project.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="/home/delinm/Documents/Embeded_systems/uart_bram_project/uart_bram_project.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_100M_0_synth_1" LaunchDir="/home/delinm/Documents/Embeded_systems/uart_bram_project/uart_bram_project.runs/design_1_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_adaptator_0_0_0_synth_1" LaunchDir="/home/delinm/Documents/Embeded_systems/uart_bram_project/uart_bram_project.runs/design_1_adaptator_0_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/delinm/Documents/Embeded_systems/uart_bram_project/uart_bram_project.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_1_uart_to_bram_0_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_adaptator_0_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

