
####################################################################################
####################################################################################


# Vivado Generated miscellaneous constraints 

set_property src_info {type:PI file:{} line:-1 export:NONE save:NONE read:READ} [current_design]
set_property -quiet TOOL_DERIVED_CLK_NAMES {1:0:CLKIN:CLKOUTPHY:mmcm_clkout0:pll_clk[0]} [get_cells -quiet {inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER}]
set_property src_info {type:PI file:{} line:-1 export:NONE save:NONE read:READ} [current_design]
set_property -quiet TOOL_DERIVED_CLK_NAMES {1:0:CLKIN:CLKOUTPHY:mmcm_clkout0:pll_clk[1]} [get_cells -quiet {inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER}]
set_property src_info {type:PI file:{} line:-1 export:NONE save:NONE read:READ} [current_design]
set_property -quiet TOOL_DERIVED_CLK_NAMES {1:0:CLKIN:CLKOUTPHY:mmcm_clkout0:pll_clk[2]} [get_cells -quiet {inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER}]

####################################################################################
# Constraints from file : 'ddr4.xdc'
####################################################################################

set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports ddr4_act_n]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_ba[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_ba[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_bg[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_ck_c[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_ck_t[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_cke[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_odt[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:262 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:267 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:269 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:269 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:269 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:269 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:269 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:269 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:269 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:269 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:271 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:271 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:271 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:271 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:271 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:271 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:271 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:271 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:272 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:272 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:272 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:272 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:272 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:272 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:272 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:272 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:273 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:273 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:273 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:273 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:273 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:273 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:273 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:273 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports ddr4_act_n]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_ba[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_ba[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_bg[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_cke[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:274 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_odt[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_ck_c[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_ck_t[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[7]}]

####################################################################################
# Constraints from file : 'ddrs.xdc'
####################################################################################

set_property src_info {type:XDC file:2 line:52 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dm_dbi_n[0]}]
set_property src_info {type:XDC file:2 line:52 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dm_dbi_n[1]}]
set_property src_info {type:XDC file:2 line:52 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dm_dbi_n[2]}]
set_property src_info {type:XDC file:2 line:52 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dm_dbi_n[3]}]
set_property src_info {type:XDC file:2 line:52 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dm_dbi_n[4]}]
set_property src_info {type:XDC file:2 line:52 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dm_dbi_n[5]}]
set_property src_info {type:XDC file:2 line:52 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dm_dbi_n[6]}]
set_property src_info {type:XDC file:2 line:52 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dm_dbi_n[7]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[0]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[1]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[2]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[3]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[4]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[5]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[6]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[7]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[8]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[9]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[10]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[11]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[12]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[13]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[14]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[15]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[16]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[17]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[18]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[19]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[20]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[21]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[22]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[23]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[24]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[25]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[26]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[27]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[28]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[29]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[30]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[31]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[32]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[33]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[34]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[35]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[36]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[37]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[38]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[39]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[40]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[41]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[42]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[43]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[44]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[45]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[46]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[47]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[48]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[49]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[50]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[51]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[52]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[53]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[54]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[55]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[56]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[57]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[58]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[59]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[60]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[61]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[62]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dq[63]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:XDC file:2 line:55 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_NONE [get_ports sys_clk_n]
set_property src_info {type:XDC file:2 line:55 export:INPUT save:NONE read:READ} [current_design]
set_property ODT RTT_NONE [get_ports sys_clk_p]
set_property src_info {type:XDC file:2 line:57 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_act_n]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[0]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[1]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[2]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[3]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[4]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[5]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[6]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[7]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[8]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[9]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[10]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[11]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[12]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[13]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[14]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[15]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[16]}]
set_property src_info {type:XDC file:2 line:59 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_ba[0]}]
set_property src_info {type:XDC file:2 line:59 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_ba[1]}]
set_property src_info {type:XDC file:2 line:60 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_bg[0]}]
set_property src_info {type:XDC file:2 line:61 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_ck_c[0]}]
set_property src_info {type:XDC file:2 line:61 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_ck_t[0]}]
set_property src_info {type:XDC file:2 line:62 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_cke[0]}]
set_property src_info {type:XDC file:2 line:63 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dm_dbi_n[0]}]
set_property src_info {type:XDC file:2 line:63 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dm_dbi_n[1]}]
set_property src_info {type:XDC file:2 line:63 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dm_dbi_n[2]}]
set_property src_info {type:XDC file:2 line:63 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dm_dbi_n[3]}]
set_property src_info {type:XDC file:2 line:63 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dm_dbi_n[4]}]
set_property src_info {type:XDC file:2 line:63 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dm_dbi_n[5]}]
set_property src_info {type:XDC file:2 line:63 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dm_dbi_n[6]}]
set_property src_info {type:XDC file:2 line:63 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dm_dbi_n[7]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[0]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[1]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[2]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[3]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[4]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[5]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[6]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[7]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[8]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[9]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[10]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[11]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[12]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[13]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[14]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[15]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[16]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[17]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[18]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[19]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[20]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[21]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[22]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[23]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[24]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[25]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[26]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[27]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[28]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[29]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[30]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[31]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[32]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[33]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[34]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[35]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[36]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[37]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[38]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[39]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[40]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[41]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[42]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[43]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[44]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[45]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[46]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[47]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[48]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[49]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[50]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[51]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[52]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[53]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[54]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[55]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[56]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[57]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[58]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[59]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[60]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[61]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[62]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[63]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:XDC file:2 line:66 export:INPUT save:NONE read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_odt[0]}]
set_property src_info {type:XDC file:2 line:74 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_cs_n[0]}]
set_property src_info {type:XDC file:2 line:75 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dm_dbi_n[0]}]
set_property src_info {type:XDC file:2 line:75 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dm_dbi_n[1]}]
set_property src_info {type:XDC file:2 line:75 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dm_dbi_n[2]}]
set_property src_info {type:XDC file:2 line:75 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dm_dbi_n[3]}]
set_property src_info {type:XDC file:2 line:75 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dm_dbi_n[4]}]
set_property src_info {type:XDC file:2 line:75 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dm_dbi_n[5]}]
set_property src_info {type:XDC file:2 line:75 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dm_dbi_n[6]}]
set_property src_info {type:XDC file:2 line:75 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dm_dbi_n[7]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[0]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[1]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[2]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[3]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[4]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[5]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[6]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[7]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[8]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[9]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[10]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[11]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[12]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[13]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[14]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[15]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[16]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[17]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[18]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[19]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[20]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[21]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[22]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[23]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[24]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[25]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[26]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[27]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[28]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[29]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[30]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[31]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[32]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[33]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[34]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[35]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[36]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[37]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[38]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[39]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[40]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[41]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[42]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[43]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[44]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[45]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[46]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[47]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[48]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[49]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[50]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[51]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[52]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[53]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[54]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[55]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[56]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[57]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[58]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[59]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[60]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[61]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[62]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[63]}]
set_property src_info {type:XDC file:2 line:80 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_act_n [get_ports ddr4_act_n]
set_property src_info {type:XDC file:2 line:80 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN E13 [get_ports ddr4_act_n]
set_property src_info {type:XDC file:2 line:80 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_act_n]
set_property src_info {type:XDC file:2 line:81 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr0 [get_ports {ddr4_adr[0]}]
set_property src_info {type:XDC file:2 line:81 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN D14 [get_ports {ddr4_adr[0]}]
set_property src_info {type:XDC file:2 line:81 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[0]}]
set_property src_info {type:XDC file:2 line:82 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr1 [get_ports {ddr4_adr[1]}]
set_property src_info {type:XDC file:2 line:82 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN B15 [get_ports {ddr4_adr[1]}]
set_property src_info {type:XDC file:2 line:82 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[1]}]
set_property src_info {type:XDC file:2 line:83 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr2 [get_ports {ddr4_adr[2]}]
set_property src_info {type:XDC file:2 line:83 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN B16 [get_ports {ddr4_adr[2]}]
set_property src_info {type:XDC file:2 line:83 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[2]}]
set_property src_info {type:XDC file:2 line:84 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr3 [get_ports {ddr4_adr[3]}]
set_property src_info {type:XDC file:2 line:84 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN C14 [get_ports {ddr4_adr[3]}]
set_property src_info {type:XDC file:2 line:84 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[3]}]
set_property src_info {type:XDC file:2 line:85 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr4 [get_ports {ddr4_adr[4]}]
set_property src_info {type:XDC file:2 line:85 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN C15 [get_ports {ddr4_adr[4]}]
set_property src_info {type:XDC file:2 line:85 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[4]}]
set_property src_info {type:XDC file:2 line:86 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr5 [get_ports {ddr4_adr[5]}]
set_property src_info {type:XDC file:2 line:86 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN A13 [get_ports {ddr4_adr[5]}]
set_property src_info {type:XDC file:2 line:86 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[5]}]
set_property src_info {type:XDC file:2 line:87 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr6 [get_ports {ddr4_adr[6]}]
set_property src_info {type:XDC file:2 line:87 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN A14 [get_ports {ddr4_adr[6]}]
set_property src_info {type:XDC file:2 line:87 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[6]}]
set_property src_info {type:XDC file:2 line:88 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr7 [get_ports {ddr4_adr[7]}]
set_property src_info {type:XDC file:2 line:88 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN A15 [get_ports {ddr4_adr[7]}]
set_property src_info {type:XDC file:2 line:88 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[7]}]
set_property src_info {type:XDC file:2 line:89 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr8 [get_ports {ddr4_adr[8]}]
set_property src_info {type:XDC file:2 line:89 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN A16 [get_ports {ddr4_adr[8]}]
set_property src_info {type:XDC file:2 line:89 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[8]}]
set_property src_info {type:XDC file:2 line:90 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr9 [get_ports {ddr4_adr[9]}]
set_property src_info {type:XDC file:2 line:90 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN B12 [get_ports {ddr4_adr[9]}]
set_property src_info {type:XDC file:2 line:90 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[9]}]
set_property src_info {type:XDC file:2 line:91 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr10 [get_ports {ddr4_adr[10]}]
set_property src_info {type:XDC file:2 line:91 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN C12 [get_ports {ddr4_adr[10]}]
set_property src_info {type:XDC file:2 line:91 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[10]}]
set_property src_info {type:XDC file:2 line:92 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr11 [get_ports {ddr4_adr[11]}]
set_property src_info {type:XDC file:2 line:92 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN B13 [get_ports {ddr4_adr[11]}]
set_property src_info {type:XDC file:2 line:92 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[11]}]
set_property src_info {type:XDC file:2 line:93 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr12 [get_ports {ddr4_adr[12]}]
set_property src_info {type:XDC file:2 line:93 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN C13 [get_ports {ddr4_adr[12]}]
set_property src_info {type:XDC file:2 line:93 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[12]}]
set_property src_info {type:XDC file:2 line:94 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr13 [get_ports {ddr4_adr[13]}]
set_property src_info {type:XDC file:2 line:94 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN D15 [get_ports {ddr4_adr[13]}]
set_property src_info {type:XDC file:2 line:94 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[13]}]
set_property src_info {type:XDC file:2 line:95 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr14 [get_ports {ddr4_adr[14]}]
set_property src_info {type:XDC file:2 line:95 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN H14 [get_ports {ddr4_adr[14]}]
set_property src_info {type:XDC file:2 line:95 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[14]}]
set_property src_info {type:XDC file:2 line:96 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr15 [get_ports {ddr4_adr[15]}]
set_property src_info {type:XDC file:2 line:96 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN H15 [get_ports {ddr4_adr[15]}]
set_property src_info {type:XDC file:2 line:96 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[15]}]
set_property src_info {type:XDC file:2 line:97 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_adr16 [get_ports {ddr4_adr[16]}]
set_property src_info {type:XDC file:2 line:97 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN F15 [get_ports {ddr4_adr[16]}]
set_property src_info {type:XDC file:2 line:97 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[16]}]
set_property src_info {type:XDC file:2 line:98 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_ba0 [get_ports {ddr4_ba[0]}]
set_property src_info {type:XDC file:2 line:98 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN G15 [get_ports {ddr4_ba[0]}]
set_property src_info {type:XDC file:2 line:98 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_ba[0]}]
set_property src_info {type:XDC file:2 line:99 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_ba1 [get_ports {ddr4_ba[1]}]
set_property src_info {type:XDC file:2 line:99 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN G13 [get_ports {ddr4_ba[1]}]
set_property src_info {type:XDC file:2 line:99 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_ba[1]}]
set_property src_info {type:XDC file:2 line:100 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_bg [get_ports {ddr4_bg[0]}]
set_property src_info {type:XDC file:2 line:100 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN H13 [get_ports {ddr4_bg[0]}]
set_property src_info {type:XDC file:2 line:100 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_bg[0]}]
set_property src_info {type:XDC file:2 line:101 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_cke [get_ports {ddr4_cke[0]}]
set_property src_info {type:XDC file:2 line:101 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN A10 [get_ports {ddr4_cke[0]}]
set_property src_info {type:XDC file:2 line:101 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_cke[0]}]
set_property src_info {type:XDC file:2 line:102 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_ck_c [get_ports {ddr4_ck_c[0]}]
set_property src_info {type:XDC file:2 line:102 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {ddr4_ck_c[0]}]
set_property src_info {type:XDC file:2 line:103 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_ck_t [get_ports {ddr4_ck_t[0]}]
set_property src_info {type:XDC file:2 line:103 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN E14 [get_ports {ddr4_ck_c[0]}]
set_property src_info {type:XDC file:2 line:103 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN F14 [get_ports {ddr4_ck_t[0]}]
set_property src_info {type:XDC file:2 line:103 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {ddr4_ck_t[0]}]
set_property src_info {type:XDC file:2 line:104 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_cs_n [get_ports {ddr4_cs_n[0]}]
set_property src_info {type:XDC file:2 line:104 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN F13 [get_ports {ddr4_cs_n[0]}]
set_property src_info {type:XDC file:2 line:104 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_cs_n[0]}]
set_property src_info {type:XDC file:2 line:105 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dm_dbi_n0 [get_ports {ddr4_dm_dbi_n[0]}]
set_property src_info {type:XDC file:2 line:105 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN G11 [get_ports {ddr4_dm_dbi_n[0]}]
set_property src_info {type:XDC file:2 line:105 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dm_dbi_n[0]}]
set_property src_info {type:XDC file:2 line:106 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dm_dbi_n1 [get_ports {ddr4_dm_dbi_n[1]}]
set_property src_info {type:XDC file:2 line:106 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN R18 [get_ports {ddr4_dm_dbi_n[1]}]
set_property src_info {type:XDC file:2 line:106 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dm_dbi_n[1]}]
set_property src_info {type:XDC file:2 line:107 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dm_dbi_n2 [get_ports {ddr4_dm_dbi_n[2]}]
set_property src_info {type:XDC file:2 line:107 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN K17 [get_ports {ddr4_dm_dbi_n[2]}]
set_property src_info {type:XDC file:2 line:107 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dm_dbi_n[2]}]
set_property src_info {type:XDC file:2 line:108 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dm_dbi_n3 [get_ports {ddr4_dm_dbi_n[3]}]
set_property src_info {type:XDC file:2 line:108 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN G18 [get_ports {ddr4_dm_dbi_n[3]}]
set_property src_info {type:XDC file:2 line:108 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dm_dbi_n[3]}]
set_property src_info {type:XDC file:2 line:109 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dm_dbi_n4 [get_ports {ddr4_dm_dbi_n[4]}]
set_property src_info {type:XDC file:2 line:109 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN B18 [get_ports {ddr4_dm_dbi_n[4]}]
set_property src_info {type:XDC file:2 line:109 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dm_dbi_n[4]}]
set_property src_info {type:XDC file:2 line:110 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dm_dbi_n5 [get_ports {ddr4_dm_dbi_n[5]}]
set_property src_info {type:XDC file:2 line:110 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN P20 [get_ports {ddr4_dm_dbi_n[5]}]
set_property src_info {type:XDC file:2 line:110 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dm_dbi_n[5]}]
set_property src_info {type:XDC file:2 line:111 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dm_dbi_n6 [get_ports {ddr4_dm_dbi_n[6]}]
set_property src_info {type:XDC file:2 line:111 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN L23 [get_ports {ddr4_dm_dbi_n[6]}]
set_property src_info {type:XDC file:2 line:111 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dm_dbi_n[6]}]
set_property src_info {type:XDC file:2 line:112 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dm_dbi_n7 [get_ports {ddr4_dm_dbi_n[7]}]
set_property src_info {type:XDC file:2 line:112 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN G22 [get_ports {ddr4_dm_dbi_n[7]}]
set_property src_info {type:XDC file:2 line:112 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dm_dbi_n[7]}]
set_property src_info {type:XDC file:2 line:113 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_c0 [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:XDC file:2 line:113 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:XDC file:2 line:114 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_c1 [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:XDC file:2 line:114 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:XDC file:2 line:115 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_c2 [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:XDC file:2 line:115 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:XDC file:2 line:116 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_c3 [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:XDC file:2 line:116 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:XDC file:2 line:117 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_c4 [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:XDC file:2 line:117 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:XDC file:2 line:118 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_c5 [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:XDC file:2 line:118 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:XDC file:2 line:119 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_c6 [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:XDC file:2 line:119 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:XDC file:2 line:120 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_c7 [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:XDC file:2 line:120 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:XDC file:2 line:121 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_t0 [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:XDC file:2 line:121 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN D10 [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:XDC file:2 line:121 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN D11 [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:XDC file:2 line:121 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:XDC file:2 line:122 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_t1 [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:XDC file:2 line:122 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN P16 [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:XDC file:2 line:122 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN P17 [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:XDC file:2 line:122 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:XDC file:2 line:123 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_t2 [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:XDC file:2 line:123 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN J19 [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:XDC file:2 line:123 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN K19 [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:XDC file:2 line:123 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:XDC file:2 line:124 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_t3 [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:XDC file:2 line:124 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN E16 [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:XDC file:2 line:124 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN F16 [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:XDC file:2 line:124 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:XDC file:2 line:125 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_t4 [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:XDC file:2 line:125 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN A18 [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:XDC file:2 line:125 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN A19 [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:XDC file:2 line:125 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:XDC file:2 line:126 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_t5 [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:XDC file:2 line:126 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN M22 [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:XDC file:2 line:126 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN N22 [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:XDC file:2 line:126 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:XDC file:2 line:127 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_t6 [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:XDC file:2 line:127 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN L20 [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:XDC file:2 line:127 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN M20 [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:XDC file:2 line:127 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:XDC file:2 line:128 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dqs_t7 [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:XDC file:2 line:128 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN G23 [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:XDC file:2 line:128 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN H24 [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:XDC file:2 line:128 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:XDC file:2 line:129 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq0 [get_ports {ddr4_dq[0]}]
set_property src_info {type:XDC file:2 line:129 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN F11 [get_ports {ddr4_dq[0]}]
set_property src_info {type:XDC file:2 line:129 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[0]}]
set_property src_info {type:XDC file:2 line:130 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq1 [get_ports {ddr4_dq[1]}]
set_property src_info {type:XDC file:2 line:130 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN E11 [get_ports {ddr4_dq[1]}]
set_property src_info {type:XDC file:2 line:130 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[1]}]
set_property src_info {type:XDC file:2 line:131 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq2 [get_ports {ddr4_dq[2]}]
set_property src_info {type:XDC file:2 line:131 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN F10 [get_ports {ddr4_dq[2]}]
set_property src_info {type:XDC file:2 line:131 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[2]}]
set_property src_info {type:XDC file:2 line:132 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq3 [get_ports {ddr4_dq[3]}]
set_property src_info {type:XDC file:2 line:132 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN F9 [get_ports {ddr4_dq[3]}]
set_property src_info {type:XDC file:2 line:132 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[3]}]
set_property src_info {type:XDC file:2 line:133 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq4 [get_ports {ddr4_dq[4]}]
set_property src_info {type:XDC file:2 line:133 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN H12 [get_ports {ddr4_dq[4]}]
set_property src_info {type:XDC file:2 line:133 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[4]}]
set_property src_info {type:XDC file:2 line:134 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq5 [get_ports {ddr4_dq[5]}]
set_property src_info {type:XDC file:2 line:134 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN G12 [get_ports {ddr4_dq[5]}]
set_property src_info {type:XDC file:2 line:134 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[5]}]
set_property src_info {type:XDC file:2 line:135 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq6 [get_ports {ddr4_dq[6]}]
set_property src_info {type:XDC file:2 line:135 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN E9 [get_ports {ddr4_dq[6]}]
set_property src_info {type:XDC file:2 line:135 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[6]}]
set_property src_info {type:XDC file:2 line:136 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq7 [get_ports {ddr4_dq[7]}]
set_property src_info {type:XDC file:2 line:136 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN D9 [get_ports {ddr4_dq[7]}]
set_property src_info {type:XDC file:2 line:136 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[7]}]
set_property src_info {type:XDC file:2 line:137 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq8 [get_ports {ddr4_dq[8]}]
set_property src_info {type:XDC file:2 line:137 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN R19 [get_ports {ddr4_dq[8]}]
set_property src_info {type:XDC file:2 line:137 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[8]}]
set_property src_info {type:XDC file:2 line:138 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq9 [get_ports {ddr4_dq[9]}]
set_property src_info {type:XDC file:2 line:138 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN P19 [get_ports {ddr4_dq[9]}]
set_property src_info {type:XDC file:2 line:138 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[9]}]
set_property src_info {type:XDC file:2 line:139 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq10 [get_ports {ddr4_dq[10]}]
set_property src_info {type:XDC file:2 line:139 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN M18 [get_ports {ddr4_dq[10]}]
set_property src_info {type:XDC file:2 line:139 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[10]}]
set_property src_info {type:XDC file:2 line:140 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq11 [get_ports {ddr4_dq[11]}]
set_property src_info {type:XDC file:2 line:140 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN M17 [get_ports {ddr4_dq[11]}]
set_property src_info {type:XDC file:2 line:140 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[11]}]
set_property src_info {type:XDC file:2 line:141 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq12 [get_ports {ddr4_dq[12]}]
set_property src_info {type:XDC file:2 line:141 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN N19 [get_ports {ddr4_dq[12]}]
set_property src_info {type:XDC file:2 line:141 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[12]}]
set_property src_info {type:XDC file:2 line:142 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq13 [get_ports {ddr4_dq[13]}]
set_property src_info {type:XDC file:2 line:142 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN N18 [get_ports {ddr4_dq[13]}]
set_property src_info {type:XDC file:2 line:142 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[13]}]
set_property src_info {type:XDC file:2 line:143 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq14 [get_ports {ddr4_dq[14]}]
set_property src_info {type:XDC file:2 line:143 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN N17 [get_ports {ddr4_dq[14]}]
set_property src_info {type:XDC file:2 line:143 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[14]}]
set_property src_info {type:XDC file:2 line:144 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq15 [get_ports {ddr4_dq[15]}]
set_property src_info {type:XDC file:2 line:144 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN M16 [get_ports {ddr4_dq[15]}]
set_property src_info {type:XDC file:2 line:144 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[15]}]
set_property src_info {type:XDC file:2 line:145 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq16 [get_ports {ddr4_dq[16]}]
set_property src_info {type:XDC file:2 line:145 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN L16 [get_ports {ddr4_dq[16]}]
set_property src_info {type:XDC file:2 line:145 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[16]}]
set_property src_info {type:XDC file:2 line:146 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq17 [get_ports {ddr4_dq[17]}]
set_property src_info {type:XDC file:2 line:146 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN K16 [get_ports {ddr4_dq[17]}]
set_property src_info {type:XDC file:2 line:146 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[17]}]
set_property src_info {type:XDC file:2 line:147 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq18 [get_ports {ddr4_dq[18]}]
set_property src_info {type:XDC file:2 line:147 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN L18 [get_ports {ddr4_dq[18]}]
set_property src_info {type:XDC file:2 line:147 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[18]}]
set_property src_info {type:XDC file:2 line:148 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq19 [get_ports {ddr4_dq[19]}]
set_property src_info {type:XDC file:2 line:148 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN K18 [get_ports {ddr4_dq[19]}]
set_property src_info {type:XDC file:2 line:148 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[19]}]
set_property src_info {type:XDC file:2 line:149 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq20 [get_ports {ddr4_dq[20]}]
set_property src_info {type:XDC file:2 line:149 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN J17 [get_ports {ddr4_dq[20]}]
set_property src_info {type:XDC file:2 line:149 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[20]}]
set_property src_info {type:XDC file:2 line:150 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq21 [get_ports {ddr4_dq[21]}]
set_property src_info {type:XDC file:2 line:150 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN H17 [get_ports {ddr4_dq[21]}]
set_property src_info {type:XDC file:2 line:150 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[21]}]
set_property src_info {type:XDC file:2 line:151 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq22 [get_ports {ddr4_dq[22]}]
set_property src_info {type:XDC file:2 line:151 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN H19 [get_ports {ddr4_dq[22]}]
set_property src_info {type:XDC file:2 line:151 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[22]}]
set_property src_info {type:XDC file:2 line:152 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq23 [get_ports {ddr4_dq[23]}]
set_property src_info {type:XDC file:2 line:152 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN H18 [get_ports {ddr4_dq[23]}]
set_property src_info {type:XDC file:2 line:152 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[23]}]
set_property src_info {type:XDC file:2 line:153 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq24 [get_ports {ddr4_dq[24]}]
set_property src_info {type:XDC file:2 line:153 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN F19 [get_ports {ddr4_dq[24]}]
set_property src_info {type:XDC file:2 line:153 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[24]}]
set_property src_info {type:XDC file:2 line:154 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq25 [get_ports {ddr4_dq[25]}]
set_property src_info {type:XDC file:2 line:154 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN F18 [get_ports {ddr4_dq[25]}]
set_property src_info {type:XDC file:2 line:154 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[25]}]
set_property src_info {type:XDC file:2 line:155 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq26 [get_ports {ddr4_dq[26]}]
set_property src_info {type:XDC file:2 line:155 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN E19 [get_ports {ddr4_dq[26]}]
set_property src_info {type:XDC file:2 line:155 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[26]}]
set_property src_info {type:XDC file:2 line:156 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq27 [get_ports {ddr4_dq[27]}]
set_property src_info {type:XDC file:2 line:156 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN E18 [get_ports {ddr4_dq[27]}]
set_property src_info {type:XDC file:2 line:156 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[27]}]
set_property src_info {type:XDC file:2 line:157 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq28 [get_ports {ddr4_dq[28]}]
set_property src_info {type:XDC file:2 line:157 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN G20 [get_ports {ddr4_dq[28]}]
set_property src_info {type:XDC file:2 line:157 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[28]}]
set_property src_info {type:XDC file:2 line:158 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq29 [get_ports {ddr4_dq[29]}]
set_property src_info {type:XDC file:2 line:158 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN F20 [get_ports {ddr4_dq[29]}]
set_property src_info {type:XDC file:2 line:158 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[29]}]
set_property src_info {type:XDC file:2 line:159 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq30 [get_ports {ddr4_dq[30]}]
set_property src_info {type:XDC file:2 line:159 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN E17 [get_ports {ddr4_dq[30]}]
set_property src_info {type:XDC file:2 line:159 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[30]}]
set_property src_info {type:XDC file:2 line:160 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq31 [get_ports {ddr4_dq[31]}]
set_property src_info {type:XDC file:2 line:160 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN D16 [get_ports {ddr4_dq[31]}]
set_property src_info {type:XDC file:2 line:160 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[31]}]
set_property src_info {type:XDC file:2 line:161 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq32 [get_ports {ddr4_dq[32]}]
set_property src_info {type:XDC file:2 line:161 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN D17 [get_ports {ddr4_dq[32]}]
set_property src_info {type:XDC file:2 line:161 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[32]}]
set_property src_info {type:XDC file:2 line:162 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq33 [get_ports {ddr4_dq[33]}]
set_property src_info {type:XDC file:2 line:162 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN C17 [get_ports {ddr4_dq[33]}]
set_property src_info {type:XDC file:2 line:162 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[33]}]
set_property src_info {type:XDC file:2 line:163 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq34 [get_ports {ddr4_dq[34]}]
set_property src_info {type:XDC file:2 line:163 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN C19 [get_ports {ddr4_dq[34]}]
set_property src_info {type:XDC file:2 line:163 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[34]}]
set_property src_info {type:XDC file:2 line:164 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq35 [get_ports {ddr4_dq[35]}]
set_property src_info {type:XDC file:2 line:164 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN C18 [get_ports {ddr4_dq[35]}]
set_property src_info {type:XDC file:2 line:164 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[35]}]
set_property src_info {type:XDC file:2 line:165 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq36 [get_ports {ddr4_dq[36]}]
set_property src_info {type:XDC file:2 line:165 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN D20 [get_ports {ddr4_dq[36]}]
set_property src_info {type:XDC file:2 line:165 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[36]}]
set_property src_info {type:XDC file:2 line:166 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq37 [get_ports {ddr4_dq[37]}]
set_property src_info {type:XDC file:2 line:166 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN D19 [get_ports {ddr4_dq[37]}]
set_property src_info {type:XDC file:2 line:166 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[37]}]
set_property src_info {type:XDC file:2 line:167 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq38 [get_ports {ddr4_dq[38]}]
set_property src_info {type:XDC file:2 line:167 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN C20 [get_ports {ddr4_dq[38]}]
set_property src_info {type:XDC file:2 line:167 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[38]}]
set_property src_info {type:XDC file:2 line:168 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq39 [get_ports {ddr4_dq[39]}]
set_property src_info {type:XDC file:2 line:168 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN B20 [get_ports {ddr4_dq[39]}]
set_property src_info {type:XDC file:2 line:168 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[39]}]
set_property src_info {type:XDC file:2 line:169 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq40 [get_ports {ddr4_dq[40]}]
set_property src_info {type:XDC file:2 line:169 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN N23 [get_ports {ddr4_dq[40]}]
set_property src_info {type:XDC file:2 line:169 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[40]}]
set_property src_info {type:XDC file:2 line:170 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq41 [get_ports {ddr4_dq[41]}]
set_property src_info {type:XDC file:2 line:170 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN M23 [get_ports {ddr4_dq[41]}]
set_property src_info {type:XDC file:2 line:170 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[41]}]
set_property src_info {type:XDC file:2 line:171 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq42 [get_ports {ddr4_dq[42]}]
set_property src_info {type:XDC file:2 line:171 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN R21 [get_ports {ddr4_dq[42]}]
set_property src_info {type:XDC file:2 line:171 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[42]}]
set_property src_info {type:XDC file:2 line:172 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq43 [get_ports {ddr4_dq[43]}]
set_property src_info {type:XDC file:2 line:172 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN P21 [get_ports {ddr4_dq[43]}]
set_property src_info {type:XDC file:2 line:172 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[43]}]
set_property src_info {type:XDC file:2 line:173 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq44 [get_ports {ddr4_dq[44]}]
set_property src_info {type:XDC file:2 line:173 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN R22 [get_ports {ddr4_dq[44]}]
set_property src_info {type:XDC file:2 line:173 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[44]}]
set_property src_info {type:XDC file:2 line:174 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq45 [get_ports {ddr4_dq[45]}]
set_property src_info {type:XDC file:2 line:174 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN P22 [get_ports {ddr4_dq[45]}]
set_property src_info {type:XDC file:2 line:174 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[45]}]
set_property src_info {type:XDC file:2 line:175 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq46 [get_ports {ddr4_dq[46]}]
set_property src_info {type:XDC file:2 line:175 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN T23 [get_ports {ddr4_dq[46]}]
set_property src_info {type:XDC file:2 line:175 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[46]}]
set_property src_info {type:XDC file:2 line:176 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq47 [get_ports {ddr4_dq[47]}]
set_property src_info {type:XDC file:2 line:176 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN R23 [get_ports {ddr4_dq[47]}]
set_property src_info {type:XDC file:2 line:176 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[47]}]
set_property src_info {type:XDC file:2 line:177 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq48 [get_ports {ddr4_dq[48]}]
set_property src_info {type:XDC file:2 line:177 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN K24 [get_ports {ddr4_dq[48]}]
set_property src_info {type:XDC file:2 line:177 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[48]}]
set_property src_info {type:XDC file:2 line:178 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq49 [get_ports {ddr4_dq[49]}]
set_property src_info {type:XDC file:2 line:178 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN J24 [get_ports {ddr4_dq[49]}]
set_property src_info {type:XDC file:2 line:178 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[49]}]
set_property src_info {type:XDC file:2 line:179 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq50 [get_ports {ddr4_dq[50]}]
set_property src_info {type:XDC file:2 line:179 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN M21 [get_ports {ddr4_dq[50]}]
set_property src_info {type:XDC file:2 line:179 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[50]}]
set_property src_info {type:XDC file:2 line:180 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq51 [get_ports {ddr4_dq[51]}]
set_property src_info {type:XDC file:2 line:180 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN L21 [get_ports {ddr4_dq[51]}]
set_property src_info {type:XDC file:2 line:180 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[51]}]
set_property src_info {type:XDC file:2 line:181 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq52 [get_ports {ddr4_dq[52]}]
set_property src_info {type:XDC file:2 line:181 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN K21 [get_ports {ddr4_dq[52]}]
set_property src_info {type:XDC file:2 line:181 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[52]}]
set_property src_info {type:XDC file:2 line:182 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq53 [get_ports {ddr4_dq[53]}]
set_property src_info {type:XDC file:2 line:182 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN J21 [get_ports {ddr4_dq[53]}]
set_property src_info {type:XDC file:2 line:182 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[53]}]
set_property src_info {type:XDC file:2 line:183 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq54 [get_ports {ddr4_dq[54]}]
set_property src_info {type:XDC file:2 line:183 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN K22 [get_ports {ddr4_dq[54]}]
set_property src_info {type:XDC file:2 line:183 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[54]}]
set_property src_info {type:XDC file:2 line:184 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq55 [get_ports {ddr4_dq[55]}]
set_property src_info {type:XDC file:2 line:184 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN J22 [get_ports {ddr4_dq[55]}]
set_property src_info {type:XDC file:2 line:184 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[55]}]
set_property src_info {type:XDC file:2 line:185 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq56 [get_ports {ddr4_dq[56]}]
set_property src_info {type:XDC file:2 line:185 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN H23 [get_ports {ddr4_dq[56]}]
set_property src_info {type:XDC file:2 line:185 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[56]}]
set_property src_info {type:XDC file:2 line:186 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq57 [get_ports {ddr4_dq[57]}]
set_property src_info {type:XDC file:2 line:186 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN H22 [get_ports {ddr4_dq[57]}]
set_property src_info {type:XDC file:2 line:186 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[57]}]
set_property src_info {type:XDC file:2 line:187 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq58 [get_ports {ddr4_dq[58]}]
set_property src_info {type:XDC file:2 line:187 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN E23 [get_ports {ddr4_dq[58]}]
set_property src_info {type:XDC file:2 line:187 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[58]}]
set_property src_info {type:XDC file:2 line:188 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq59 [get_ports {ddr4_dq[59]}]
set_property src_info {type:XDC file:2 line:188 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN E22 [get_ports {ddr4_dq[59]}]
set_property src_info {type:XDC file:2 line:188 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[59]}]
set_property src_info {type:XDC file:2 line:189 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq60 [get_ports {ddr4_dq[60]}]
set_property src_info {type:XDC file:2 line:189 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN F21 [get_ports {ddr4_dq[60]}]
set_property src_info {type:XDC file:2 line:189 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[60]}]
set_property src_info {type:XDC file:2 line:190 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq61 [get_ports {ddr4_dq[61]}]
set_property src_info {type:XDC file:2 line:190 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN E21 [get_ports {ddr4_dq[61]}]
set_property src_info {type:XDC file:2 line:190 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[61]}]
set_property src_info {type:XDC file:2 line:191 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq62 [get_ports {ddr4_dq[62]}]
set_property src_info {type:XDC file:2 line:191 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN F24 [get_ports {ddr4_dq[62]}]
set_property src_info {type:XDC file:2 line:191 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[62]}]
set_property src_info {type:XDC file:2 line:192 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_dq63 [get_ports {ddr4_dq[63]}]
set_property src_info {type:XDC file:2 line:192 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN F23 [get_ports {ddr4_dq[63]}]
set_property src_info {type:XDC file:2 line:192 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[63]}]
set_property src_info {type:XDC file:2 line:193 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_odt [get_ports {ddr4_odt[0]}]
set_property src_info {type:XDC file:2 line:193 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN C8 [get_ports {ddr4_odt[0]}]
set_property src_info {type:XDC file:2 line:193 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_odt[0]}]
set_property src_info {type:XDC file:2 line:194 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN c1_ddr4_reset_n [get_ports ddr4_reset_n]
set_property src_info {type:XDC file:2 line:194 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN N20 [get_ports ddr4_reset_n]
set_property src_info {type:XDC file:2 line:194 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD LVCMOS12 [get_ports ddr4_reset_n]
set_property src_info {type:XDC file:2 line:194 export:INPUT save:NONE read:READ} [current_design]
set_property DRIVE 8 [get_ports ddr4_reset_n]
set_property src_info {type:XDC file:2 line:195 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN default_250mhz_clk1_n [get_ports sys_clk_n]
set_property src_info {type:XDC file:2 line:195 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12 [get_ports sys_clk_n]
set_property src_info {type:XDC file:2 line:196 export:INPUT save:NONE read:READ} [current_design]
set_property BOARD_PART_PIN default_250mhz_clk1_p [get_ports sys_clk_p]
set_property src_info {type:XDC file:2 line:196 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN D12 [get_ports sys_clk_n]
set_property src_info {type:XDC file:2 line:196 export:INPUT save:NONE read:READ} [current_design]
set_property PACKAGE_PIN E12 [get_ports sys_clk_p]
set_property src_info {type:XDC file:2 line:196 export:INPUT save:NONE read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12 [get_ports sys_clk_p]
