Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_lane_64b.v@145:161@HdlStmProcess
    crc12_on <= 1'b1;
  end
end

reg crc12_rdy = 'b0;
always @(posedge clk) begin
  if (reset == 1'b1) begin
    crc12_rdy <= 1'b0;
  end else if (crc12_on && eomb) begin
    crc12_rdy <= 1'b1;
  end
end

always @(posedge clk) begin
  if (eomb) begin
    crc12_calculated_prev <= crc12_calculated;
  end

Diff Content:
- 150 always @(posedge clk) begin
- 151   if (reset == 1'b1) begin
- 152     crc12_rdy <= 1'b0;
- 153   end else if (crc12_on && eomb) begin
- 154     crc12_rdy <= 1'b1;
- 155   end
- 156 end

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/jesd204_rx_lane_64b.v@144:154
  end else if (eomb) begin
    crc12_on <= 1'b1;
  end
end

reg crc12_rdy = 'b0;
always @(posedge clk) begin
  if (reset == 1'b1) begin
    crc12_rdy <= 1'b0;
  end else if (crc12_on && eomb) begin
    crc12_rdy <= 1'b1;

Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/jesd204_rx_lane_64b.v@136:152
  .data_in(phy_data),
  .crc12(crc12_calculated)
);

reg crc12_on = 'b0;
always @(posedge clk) begin
  if (reset == 1'b1) begin
    crc12_on <= 1'b0;
  end else if (eomb) begin
    crc12_on <= 1'b1;
  end
end

reg crc12_rdy = 'b0;
always @(posedge clk) begin
  if (reset == 1'b1) begin
    crc12_rdy <= 1'b0;

