{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/processing_system7_0_FCLK_RESET0_N:false|/rst_ps7_0_120M_peripheral_aresetn:false|/processing_system7_0_FCLK_CLK0:false|",
   "Addressing View_ScaleFactor":"1.25",
   "Addressing View_TopLeft":"-378,-161",
   "Color Coded_ScaleFactor":"1.15728",
   "Color Coded_TopLeft":"-9,-272",
   "Default View_ScaleFactor":"1.51067",
   "Default View_TopLeft":"691,-44",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/rst_ps7_0_120M_peripheral_aresetn:true|/processing_system7_0_FCLK_CLK0:true|",
   "Grouping and No Loops_ScaleFactor":"1.06881",
   "Grouping and No Loops_TopLeft":"312,-96",
   "Interfaces View_Layers":"/processing_system7_0_FCLK_RESET0_N:false|/processing_system7_0_FCLK_CLK1:false|/rst_ps7_0_120M_peripheral_aresetn:false|/processing_system7_0_FCLK_CLK0:false|",
   "Interfaces View_ScaleFactor":"1.25",
   "Interfaces View_TopLeft":"-9,-173",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2380 -y 300 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2380 -y 560 -defaultsOSRD
preplace portBus da1_clk -pg 1 -lvl 8 -x 2380 -y 380 -defaultsOSRD
preplace portBus da1_data -pg 1 -lvl 8 -x 2380 -y 480 -defaultsOSRD
preplace portBus da1_wrt -pg 1 -lvl 8 -x 2380 -y 360 -defaultsOSRD
preplace portBus da2_clk -pg 1 -lvl 8 -x 2380 -y 420 -defaultsOSRD
preplace portBus da2_data -pg 1 -lvl 8 -x 2380 -y 400 -defaultsOSRD
preplace portBus da2_wrt -pg 1 -lvl 8 -x 2380 -y 440 -defaultsOSRD
preplace portBus led1 -pg 1 -lvl 8 -x 2380 -y 460 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 350 -y 280 -swap {4 1 2 3 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 31 21 22 23 24 25 26 27 28 29 30 20 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 71 70 72} -defaultsOSRD -pinDir GPIO_0 right -pinY GPIO_0 40R -pinDir DDR right -pinY DDR 20R -pinDir FIXED_IO right -pinY FIXED_IO 280R -pinDir USBIND_0 right -pinY USBIND_0 100R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 80R -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 300L -pinDir FCLK_CLK0 left -pinY FCLK_CLK0 280L -pinDir FCLK_RESET0_N right -pinY FCLK_RESET0_N 300R
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1070 -y 40 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 40L -pinDir GPIO right -pinY GPIO 20R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 40R -pinDir GPIO2 right -pinY GPIO2 60R -pinDir GPIO2.gpio2_io_i right -pinY GPIO2.gpio2_io_i 80R -pinDir s_axi_aclk left -pinY s_axi_aclk 60L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 80L
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 740 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 62 60 63 61 64} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir ACLK left -pinY ACLK 40L -pinDir ARESETN left -pinY ARESETN 100L -pinDir S00_ACLK left -pinY S00_ACLK 60L -pinDir S00_ARESETN left -pinY S00_ARESETN 120L -pinDir M00_ACLK left -pinY M00_ACLK 80L -pinDir M00_ARESETN left -pinY M00_ARESETN 140L
preplace inst rst_ps7_0_120M -pg 1 -lvl 2 -x 350 -y 700 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 20L -pinDir ext_reset_in right -pinY ext_reset_in 20R -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 60R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 80R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 120R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 40R
preplace inst duc -pg 1 -lvl 6 -x 1790 -y 340 -swap {9 8 4 5 6 7 10 11 0 1 2 3} -defaultsOSRD -pinDir rst_n_0 left -pinY rst_n_0 80L -pinDir clk_0 left -pinY clk_0 60L -pinBusDir da1_wrt right -pinBusY da1_wrt 80R -pinBusDir da1_clk right -pinBusY da1_clk 100R -pinBusDir da2_data right -pinBusY da2_data 120R -pinBusDir da2_clk right -pinBusY da2_clk 140R -pinBusDir da2_wrt right -pinBusY da2_wrt 160R -pinBusDir led1 right -pinBusY led1 180R -pinBusDir SIGNAL_IN_0 left -pinBusY SIGNAL_IN_0 20L -pinDir ready_0 left -pinY ready_0 40L -pinBusDir AM_OUT right -pinBusY AM_OUT 20R -pinBusDir ONE_CARRY_OUT right -pinBusY ONE_CARRY_OUT 40R
preplace inst fifo_generator_0 -pg 1 -lvl 5 -x 1410 -y 40 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD -pinDir FIFO_WRITE left -pinY FIFO_WRITE 20L -pinDir FIFO_WRITE.din left -pinY FIFO_WRITE.din 40L -pinDir FIFO_WRITE.wr_en left -pinY FIFO_WRITE.wr_en 60L -pinDir FIFO_READ right -pinY FIFO_READ 160R -pinDir FIFO_READ.dout right -pinY FIFO_READ.dout 180R -pinDir FIFO_READ.rd_en right -pinY FIFO_READ.rd_en 200R -pinDir clk left -pinY clk 200L -pinBusDir data_count left -pinBusY data_count 80L
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1070 -y 200 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 70 -y 540 -defaultsOSRD -pinDir clk_in1 right -pinY clk_in1 20R -pinDir clk_out1 right -pinY clk_out1 40R
preplace inst system_ila_0 -pg 1 -lvl 7 -x 2140 -y 180 -swap {2 0 1} -defaultsOSRD -pinDir clk left -pinY clk 80L -pinBusDir probe0 left -pinBusY probe0 20L -pinBusDir probe1 left -pinBusY probe1 40L
preplace netloc axi_gpio_0_gpio_io_o 1 4 1 N 80
preplace netloc duc_AM_OUT 1 6 1 1950 200n
preplace netloc duc_ONE_CARRY_OUT 1 6 1 1970 220n
preplace netloc duc_VLD_0 1 6 2 NJ 520 2330
preplace netloc duc_da1_clk 1 6 2 NJ 440 2250
preplace netloc duc_da1_data 1 6 2 1960J 540 2350
preplace netloc duc_da1_wrt 1 6 2 NJ 420 2230
preplace netloc duc_da2_clk 1 6 2 NJ 480 2290
preplace netloc duc_da2_data 1 6 2 NJ 460 2270
preplace netloc duc_da2_wrt 1 6 2 NJ 500 2310
preplace netloc duc_ready_0 1 5 1 1600 240n
preplace netloc fifo_generator_0_data_count 1 4 1 N 120
preplace netloc fifo_generator_0_dout 1 5 1 1620 220n
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 170 640 580 540 900 280 1220 400 1630J 570 2010
preplace netloc processing_system7_0_FCLK_CLK1 1 1 1 N 560
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 1 530 580n
preplace netloc rst_ps7_0_120M_peripheral_aresetn 1 2 4 600 580 920 420 NJ 420 NJ
preplace netloc xlconstant_0_dout 1 4 1 1220J 100n
preplace netloc processing_system7_0_DDR 1 2 6 NJ 300 NJ 300 NJ 300 NJ 300 1990J 320 2230
preplace netloc processing_system7_0_FIXED_IO 1 2 6 NJ 560 NJ 560 NJ 560 1600J 590 2030J 560 N
preplace netloc processing_system7_0_M_AXI_GP0 1 2 1 N 360
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 880 80n
levelinfo -pg 1 0 70 350 740 1070 1410 1790 2140 2380
pagesize -pg 1 -db -bbox -sgen 0 0 2530 880
",
   "No Loops_ScaleFactor":"1.12035",
   "No Loops_TopLeft":"30,117",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/processing_system7_0_FCLK_CLK1:true|/rst_ps7_0_120M_peripheral_aresetn:true|/processing_system7_0_FCLK_CLK0:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2490 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2490 -y 80 -defaultsOSRD
preplace portBus da1_clk -pg 1 -lvl 8 -x 2490 -y 200 -defaultsOSRD
preplace portBus da1_wrt -pg 1 -lvl 8 -x 2490 -y 180 -defaultsOSRD
preplace portBus led1 -pg 1 -lvl 8 -x 2490 -y 240 -defaultsOSRD
preplace portBus da1_data -pg 1 -lvl 8 -x 2490 -y 220 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 360 -y 40 -swap {20 1 2 3 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 4 21 22 23 24 25 26 31 28 29 30 27 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 72 71} -defaultsOSRD -pinY GPIO_0 60R -pinY DDR 20R -pinY FIXED_IO 40R -pinY USBIND_0 140R -pinY M_AXI_GP0 120R -pinY M_AXI_GP0_ACLK 180L -pinY FCLK_CLK0 180R -pinY FCLK_RESET0_N 160R
preplace inst rst_ps7_0_120M -pg 1 -lvl 2 -x 360 -y 360 -swap {1 0 2 3 4 6 7 8 9 5} -defaultsOSRD -pinY slowest_sync_clk 40L -pinY ext_reset_in 20L -pinY aux_reset_in 60L -pinY mb_debug_sys_rst 80L -pinY dcm_locked 100L -pinY mb_reset 40R -pinBusY bus_struct_reset 60R -pinBusY peripheral_reset 80R -pinBusY interconnect_aresetn 100R -pinBusY peripheral_aresetn 20R
preplace inst duc -pg 1 -lvl 7 -x 2120 -y 160 -swap {0 1 2 3 5 4 6 7 10 11 9 8} -defaultsOSRD -pinY s_axis_0 -20L -pinY rst_n_0 140L -pinY clk_0 0L -pinBusY da1_wrt -20R -pinBusY da1_clk 0R -pinBusY led1 80R -pinY ready_0 100R -pinBusY signalin 60R -pinBusY SIGNAL_OUT_0 40R
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 50 -y 200 -defaultsOSRD -pinY clk_in1 20L -pinY clk_out1 20R
preplace inst axis_data_fifo_0 -pg 1 -lvl 6 -x 1760 -y 160 -swap {0 1 2 3 4 5 6 7 9 8 10 11 12 13 14} -defaultsOSRD -pinY S_AXIS 20L -pinY M_AXIS 20R -pinY s_axis_aresetn 120L -pinY s_axis_aclk 40L -pinBusY axis_wr_data_count 40R -pinBusY axis_rd_data_count 60R -pinY prog_full 80R -pinY sbiterr 100R -pinY dbiterr 120R
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 770 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 60 58 61 59 62} -defaultsOSRD -pinY S00_AXI 20L -pinY M00_AXI 20R -pinY ACLK 40L -pinY ARESETN 100L -pinY S00_ACLK 60L -pinY S00_ARESETN 120L -pinY M00_ACLK 80L -pinY M00_ARESETN 140L
preplace inst axi_fifo_mm_s_0 -pg 1 -lvl 4 -x 1100 -y 140 -defaultsOSRD -pinY S_AXI 20L -pinY AXI_STR_TXD 20R -pinY interrupt 40R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 60L -pinY mm2s_prmry_reset_out_n 60R
preplace inst axis_subset_converter_0 -pg 1 -lvl 5 -x 1440 -y 140 -defaultsOSRD -pinY S_AXIS 20L -pinY M_AXIS 40R -pinY aclk 40L -pinY aresetn 60L
preplace inst system_ila_0 -pg 1 -lvl 7 -x 2120 -y 410 -swap {1 0} -defaultsOSRD -pinY clk 40L -pinBusY probe0 20L
preplace netloc duc_VLD_0 1 7 1 NJ 240
preplace netloc duc_da1_clk 1 7 1 2290J 160n
preplace netloc duc_da1_data 1 6 2 1980 350 2270
preplace netloc duc_da1_wrt 1 7 1 2310J 140n
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 140 320 600 100 920 260 1260 260 1600 120 1940
preplace netloc processing_system7_0_FCLK_CLK1 1 0 3 -40 280 NJ 280 560
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 2 160 300 580
preplace netloc rst_ps7_0_120M_peripheral_aresetn 1 2 5 620 340 940 280 1280 280 1600 340 1960J
preplace netloc axi_dma_0_M_AXIS_MM2S 1 4 1 N 160
preplace netloc axis_subset_converter_0_M_AXIS 1 5 1 N 180
preplace netloc processing_system7_0_DDR 1 2 6 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ
preplace netloc processing_system7_0_FIXED_IO 1 2 6 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 1 N 160
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 N 160
preplace netloc s_axis_0_1 1 6 1 1920 140n
levelinfo -pg 1 -60 50 360 770 1100 1440 1760 2120 2490
pagesize -pg 1 -db -bbox -sgen -60 0 2640 520
",
   "Reduced Jogs_ScaleFactor":"0.838857",
   "Reduced Jogs_TopLeft":"10,-384",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 2510 -y 80 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 2510 -y 100 -defaultsOSRD
preplace portBus da1_clk -pg 1 -lvl 5 -x 2510 -y 290 -defaultsOSRD
preplace portBus da1_wrt -pg 1 -lvl 5 -x 2510 -y 310 -defaultsOSRD
preplace portBus led1 -pg 1 -lvl 5 -x 2510 -y 410 -defaultsOSRD
preplace portBus da1_data -pg 1 -lvl 5 -x 2510 -y 270 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 330 -y 50 -defaultsOSRD
preplace inst rst_ps7_0_120M -pg 1 -lvl 2 -x 330 -y 470 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD
preplace inst duc -pg 1 -lvl 4 -x 1140 -y 420 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 10 -y 180 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 3 -x 780 -y 450 -swap {0 1 2 3 4 5 6 7 9 8 10 11 12 13 14} -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 330 -y 270 -defaultsOSRD
preplace inst axi_fifo_mm_s_0 -pg 1 -lvl 3 -x 780 -y 60 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 3 -x 780 -y 270 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1140 -y 230 -defaultsOSRD
preplace netloc duc_VLD_0 1 4 1 1310 410n
preplace netloc duc_da1_clk 1 4 1 1280 290n
preplace netloc duc_da1_data 1 3 2 1000 300 1300
preplace netloc duc_da1_wrt 1 4 1 1290 310n
preplace netloc processing_system7_0_FCLK_CLK0 1 1 3 120 -100 590 180 980
preplace netloc processing_system7_0_FCLK_CLK1 1 0 3 -90 -110 NJ -110 520
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 2 130 -90 530
preplace netloc rst_ps7_0_120M_peripheral_aresetn 1 1 3 140 -80 550 -20 990
preplace netloc axi_dma_0_M_AXIS_MM2S 1 2 2 610 160 950
preplace netloc axis_subset_converter_0_M_AXIS 1 2 2 600 190 950
preplace netloc processing_system7_0_DDR 1 2 3 570J 150 960J 130 1280
preplace netloc processing_system7_0_FIXED_IO 1 2 3 560J 140 NJ 140 1300
preplace netloc processing_system7_0_M_AXI_GP0 1 1 2 150 -70 510
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 580 40n
preplace netloc s_axis_0_1 1 3 1 N 400
levelinfo -pg 1 -110 10 330 780 1140 2510
pagesize -pg 1 -db -bbox -sgen -110 -170 2730 1220
"
}
{
   "da_axi4_cnt":"5",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"4",
   "da_ps7_cnt":"1"
}
