{
	"route__net": 107,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 14,
	"route__wirelength__iter:1": 1248,
	"route__drc_errors__iter:2": 20,
	"route__wirelength__iter:2": 1250,
	"route__drc_errors__iter:3": 4,
	"route__wirelength__iter:3": 1253,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 1250,
	"route__drc_errors": 0,
	"route__wirelength": 1250,
	"route__vias": 588,
	"route__vias__singlecut": 588,
	"route__vias__multicut": 0,
	"design__io": 13,
	"design__die__area": 3150.54,
	"design__core__area": 1506.44,
	"design__instance__count": 114,
	"design__instance__area": 895.859,
	"design__instance__count__stdcell": 114,
	"design__instance__area__stdcell": 895.859,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.594684,
	"design__instance__utilization__stdcell": 0.594684,
	"design__instance__count__class:fill_cell": 28,
	"design__instance__count__class:tap_cell": 16,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 12,
	"design__instance__count__class:inverter": 19,
	"design__instance__count__class:sequential_cell": 9,
	"design__instance__count__class:multi_input_combinational_cell": 54,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}