{
    "verilog.linting.verilator.arguments": "-I\"rtl/inc\"",
    "verilog.linting.linter": "modelsim"
}