/*
 * 86Box    A hypervisor and IBM PC system emulator that specializes in
 *          running old operating systems and software designed for IBM
 *          PC systems and compatibles from 1981 through fairly recent
 *          system designs based on the PCI bus.
 *
 *          This file is part of the 86Box distribution.
 *
 *          Defines graphics objects for Nvidia nv4 architecture-based GPU (RIVA 128/RIVA 128 ZX),
 *          as well as for later GPUs if they use the same objects.     
 *          Note: These uint32_ts are basically object methods that are being submitted
 *          They have different names so the user can use them more easily but different versions of the same class can be distinguished
 *          ALL of these structures HAVE(?) to be a size of exactly 0x2000 bytes because that's what the hashtable expects and they need to actually map into the vram address space
 *          (they are converted to pointers). In the case of nv4, these map directly to the PHYSICAL PGRAPH REGISTERS while sitting in RAMHT!!!!.
 *
 *          Also, these class IDs don't relate to the internal architecture of the GPU.
 *          Effectively, the NVIDIA drivers are faking shit. There are only 16 classes but the drivers recognise many more. See nv4_object_classes_driver.txt for the list of  
 *          classes recognised by the driver.
 *          This is why the Class IDs you see here are not the same as you may see in other places.
 *
 *          Todo: Is reserved* actually needed?
 *
 *
 * Authors: Connor Hyde <mario64crashed@gmail.com>
 *
 *          Copyright 2024-2025 Connor Hyde
 */

#pragma once 
#include <stdint.h>
#include <stdbool.h>
#include <stdio.h>
#include <stdlib.h>

// This is slower, but these need to map *****EXACTLY***** to the registers in PGRAPH,
// or everything FUCKS UP
//
// DO NOT REMOVE! DO NOT REMOVE! DO NOT REMOVE!
#pragma pack(push, 1)

// CLass names for debugging
extern const char* nv4_class_names[];

/* Defines valid classes. */
typedef enum nv4_pgraph_class_e
{
    nv4_pgraph_class12_beta_factor = 0x0012,
    nv4_pgraph_class43_rop = 0x0043,
    nv4_pgraph_class57_chroma_key = 0x0057,
    nv4_pgraph_class19_clipping_rectangle = 0x0019,
    nv4_pgraph_class44_pattern = 0x0044,
    nv4_pgraph_class5e_rectangle = 0x005e,
    nv4_pgraph_class5c_lin = 0x005c,
    nv4_pgraph_class5d_triangle = 0x005d,
    nv4_pgraph_class39_m2mf = 0x0039,
    nv4_pgraph_class5f_blit = 0x005f,
    nv4_pgraph_class61_image = 0x0061,
    nv4_pgraph_class54_d3d5tri = 0x0054,
    nv4_pgraph_class55_d3d6tri = 0x0055,
} nv4_pgraph_class;

/* 
    OBJECT METHODS
*/

// Global stuff
#define NV4_ROOT_HI_IM_OBJECT_MCOBJECTYFACE             0x0     // I'm going insane at 00:48 14/02/2025
#define NV4_SET_NOTIFY_CONTEXT_FOR_DMA                  0x0100  // Set object ctx for dma...see nv4_dma_context_t structure
#define NV4_SET_NOTIFY                                  0x0104

// Render OPeration
#define NV4_ROP_SET_ROP                                 0x0300  // Set GDI standard rop

// Beta Factor
#define NV4_BETA_FACTOR                                 0x0300

// Chroma Key
// Can't figure out what this is, used in 9x but certainly software, can't find anywhere...
#define NV4_CHROMA_UNKNOWN_0200                         0x0200
#define NV4_CHROMA_KEY                                  0x0304

// Clip
#define NV4_CLIP_POSITION                               0x0300  // S16:S16, 0=topleft
#define NV4_CLIP_SIZE                                   0x0304  // U16:U16

// Blit Pattern
#define NV4_PATTERN_FORMAT                              0x0304
#define NV4_PATTERN_SHAPE                               0x0308
#define NV4_PATTERN_SHAPE_8X8                           0
#define NV4_PATTERN_SHAPE_64X1                          1
#define NV4_PATTERN_SHAPE_1X64                          2
#define NV4_PATTERN_SHAPE_LAST_VALID                    NV4_PATTERN_SHAPE_1X64

#define NV4_PATTERN_UNUSED_DRIVER_BUG                   0x030C
#define NV4_PATTERN_COLOR0                              0x0310
#define NV4_PATTERN_COLOR1                              0x0314
#define NV4_PATTERN_BITMAP_HIGH                         0x0318
#define NV4_PATTERN_BITMAP_LOW                          0x031C

// Rect

#define NV4_RECTANGLE_COLOR                             0x0304

// 16 possible rectangles. 8 byte structure, first 4 bytes = position, second 2 = size.
#define NV4_RECTANGLE_START                             0x0400

#define NV4_RECTANGLE_MAX                               16
#define NV4_RECTANGLE_END                               0x0480

// M2MF
#define NV4_M2MF_IN_CTXDMA_OFFSET                       0x030C
#define NV4_M2MF_OUT_CTXDMA_OFFSET                      0x0310
#define NV4_M2MF_IN_PITCH                               0x0314
#define NV4_M2MF_OUT_PITCH                              0x0318
#define NV4_M2MF_SCANLINE_LENGTH_IN_BYTES               0x031C
#define NV4_M2MF_NUM_SCANLINES                          0x0320
#define NV4_M2MF_FORMAT                                 0x0324

// M2MF formats (IN and OUT ORed together)
#define NV4_M2MF_FORMAT_INPUT_INC_1                     0x1
#define NV4_M2MF_FORMAT_INPUT_INC_2                     0x2
#define NV4_M2MF_FORMAT_INPUT_INC_4                     0x4
#define NV4_M2MF_FORMAT_OUTPUT_INC_1                    0x100
#define NV4_M2MF_FORMAT_OUTPUT_INC_2                    0x200
#define NV4_M2MF_FORMAT_OUTPUT_INC_4                    0x400

#define NV4_M2MF_NOTIFY                                 0x0328

// blit
#define NV4_BLIT_POSITION_IN                            0x0300
#define NV4_BLIT_POSITION_OUT                           0x0304
#define NV4_BLIT_SIZE                                   0x0308

// image_from_cpu
#define NV4_IMAGE_START_POSITION                        0x0304  // starting position of image from cpu
#define NV4_IMAGE_SIZE                                  0x0308
#define NV4_IMAGE_SIZE_IN                               0x030C
#define NV4_IMAGE_COLOR_START                           0x0400
#define NV4_IMAGE_COLOR_MAX                             32
#define NV4_IMAGE_COLOR_END                             0x0480

#define NV4_IMAGE_IN_MEMORY_COLOR_FORMAT                0x0300
#define NV4_IMAGE_IN_MEMORY_IN_MEMORY_DMA_CTX_TYPE      0x0304
#define NV4_IMAGE_IN_MEMORY_PITCH                       0x0308
#define NV4_IMAGE_IN_MEMORY_TOP_LEFT_OFFSET             0x030C
#define NV4_IMAGE_IN_MEMORY_TOP_LEFT_OFFSET_END         22  

/* GDI */

/* Type A: Unclipped Rectangle */
#define NV4_W95TXT_A_COLOR                              0x03FC  // It's the colour of the text. This is used to submit a dummy object so the notifier can be used to sync in Win2000 DDraw6 drivers.
#define NV4_W95TXT_A_RECT_START                         0x0400
#define NV4_W95TXT_A_RECT_SIZE                          64      // Number of rects
#define NV4_W95TXT_A_RECT_END                           0x05FF

/* Type B: Clipped Rectangle */
#define NV4_W95TXT_B_CLIP_TOPLEFT                       0x07F4
#define NV4_W95TXT_B_CLIP_BOTTOMRIGHT                   0x07F8
#define NV4_W95TXT_B_COLOR                              0x07FC
#define NV4_W95TXT_B_CLIP_CLIPRECT_START                0x0800
#define NV4_W95TXT_B_CLIP_CLIPRECT_SIZE                 128     // Number of rects
#define NV4_W95TXT_B_CLIP_CLIPRECT_END                  0x09FF

/* Type C: Unscaled Single-Colour Text (filled in from mono bitmap) */
#define NV4_W95TXT_C_CLIP_TOPLEFT                       0x0BEC
#define NV4_W95TXT_C_CLIP_BOTTOMRIGHT                   0x0BF0
#define NV4_W95TXT_C_CLIP_COLOR                         0x0BF4
#define NV4_W95TXT_C_CLIP_SIZE                          0x0BF8
#define NV4_W95TXT_C_CLIP_POSITION                      0x0BFC  /* TOP LEFT */
#define NV4_W95TXT_C_CLIP_CLIPRECT_START                0x0C00
#define NV4_W95TXT_C_CLIP_CLIPRECT_SIZE                 64      // Number of rects
#define NV4_W95TXT_C_CLIP_CLIPRECT_END                  0x0DFF

/* Type D: Scaled Single-Colour Text (filled in from mono bitmap) */
#define NV4_W95TXT_D_CLIP_TOPLEFT                       0x0FE8
#define NV4_W95TXT_D_CLIP_BOTTOMRIGHT                   0x0FEC
#define NV4_W95TXT_D_CLIP_COLOR                         0x0FF0
#define NV4_W95TXT_D_CLIP_SIZE_IN                       0x0FF4
#define NV4_W95TXT_D_CLIP_SIZE_OUT                      0x0FF8
#define NV4_W95TXT_D_CLIP_POSITION                      0x0FFC  /* TOP LEFT */
#define NV4_W95TXT_D_CLIP_CLIPRECT_START                0x1000
#define NV4_W95TXT_D_CLIP_CLIPRECT_SIZE                 128     // Number of rects
#define NV4_W95TXT_D_CLIP_CLIPRECT_END                  0x11FF

/* Type E: Scaled Pattern-type Bitmap Text (filled) */
#define NV4_W95TXT_E_CLIP_TOPLEFT                       0x13E4
#define NV4_W95TXT_E_CLIP_BOTTOMRIGHT                   0x13E8
#define NV4_W95TXT_E_CLIP_COLOR_0                       0x13EC
#define NV4_W95TXT_E_CLIP_COLOR_1                       0x13F0
#define NV4_W95TXT_E_CLIP_SIZE_IN                       0x13F4
#define NV4_W95TXT_E_CLIP_SIZE_OUT                      0x13F8
#define NV4_W95TXT_E_CLIP_POSITION                      0x13FC  /* TOP LEFT */
#define NV4_W95TXT_E_CLIP_CLIPRECT_START                0x1400
#define NV4_W95TXT_E_CLIP_CLIPRECT_SIZE                 128     // Number of rects
#define NV4_W95TXT_E_CLIP_CLIPRECT_END                  0x15FF


/* Class context switch method */
typedef struct nv4_class_ctx_switch_method_s
{
    union 
    {
        uint32_t data;

        uint16_t instance;
        uint8_t channel : 6;
        uint16_t reserved : 9;
        bool reset_if_volatile; // ????
    } set_notify_ctx_dma;           // Set notifier context for DMA (context switch)

} nv4_class_ctx_switch_method_t;

/* 
enumerates color formats
there are some other colour formats that are only used in certain areas which are defined below
*/
typedef enum nv4_pgraph_pixel_format_e
{
    nv4_pgraph_pixel_format_r5g5b5 = 0,
    nv4_pgraph_pixel_format_r8g8b8 = 1,
    nv4_pgraph_pixel_format_r10g10b10 = 2,
    nv4_pgraph_pixel_format_y8 = 3,
    nv4_pgraph_pixel_format_y16 = 4,
    nv4_pgraph_pixel_format_v8y8u8y18 = 5, // "18"? NV wtf?
    nv4_pgraph_pixel_format_y18v8y8u8 = 6, // "18"? NV wtf?
    nv4_pgraph_pixel_format_y420 = 7, // YUV 420
} nv4_pgraph_pixel_format;

/* Main color format */
typedef struct nv4_color_expanded_s
{
    uint8_t a;

    /* WARNING: The internal format is 10-bit RGB! */
    uint16_t r : 10;
    uint16_t g : 10;
    uint16_t b : 10;

    // Indexed colour
    union 
    {
        uint16_t i16;

        uint8_t i16_high;
        uint8_t i8;
    };
    
    // the pixel format
    nv4_pgraph_pixel_format pixel_format; 
} nv4_color_expanded_t;

/* A simple ARGB format colour */
typedef struct nv4_color_argb_s
{
    uint8_t a;
    uint8_t r;
    uint8_t g;
    uint8_t b;
} nv4_color_argb_t;

/* Generic 16-bit position*/
typedef struct nv4_position_16_s
{
    uint16_t x;
    uint16_t y;
} nv4_position_16_t;

/* A big position format with 30:16 = y, 15:11 = nothing, 10:0 = x */
typedef struct nv4_position_16_bigy_s
{
    // WHOSE IDEA WAS THIS?
    uint16_t x : 11; 
    uint8_t reserved : 5;
    uint16_t y : 15;
    bool reserved2 : 1;
} nv4_position_16_bigy_t;

/* Generic 16-bit size */
typedef struct nv4_size_16_s
{
    uint16_t w;
    uint16_t h;
} nv4_size_16_t;

/* Generic 32-bit colour + 16-bit position */
typedef struct nv4_color_and_position_16_s
{
    nv4_color_expanded_t color;
    nv4_position_16_t points;
} nv4_color_and_position_16_t;

/* Generic 16-bit clip region */
typedef struct nv4_clip_16_s
{
    // The bounds of the clipping area.
    uint16_t left;
    uint16_t top;
    uint16_t right;
    uint16_t bottom;
} nv4_clip_16_t; 

/* In case your positions weren't HIGH PRECISION enough */
typedef struct nv4_position_32_s
{
    uint32_t x;
    uint32_t y;
} nv4_position_32_t;

// COLOUR FORMATS

/* 
    Object Class 0x01 (real hardware, also 0x41) 
    0x12 (drivers)
    Beta factor
*/
typedef struct nv4_object_class_0012
{
    nv4_class_ctx_switch_method_t set_notify_ctx_dma;    // Set notifier context for DMA (context switch)
    uint8_t reserved[0x100];        // Required for NV_CLASS Core Functionality
    uint32_t set_notify;
    uint8_t reserved2[0x1F8];
    uint8_t set_beta_factor_1d31;   // 31:31 (?) value, 30:21 fraction
    uint8_t reserved3[0x1CFB];      // needs to be 0x2000 bytes 
    // Put the rest of it here
} nv4_beta_factor_t;

/* Note: This is not used in the class, there are "special" rops that do certain things. So they need to be defined for code readability. It all gets optimised away
by the compiler anyway */
typedef enum nv4_render_operation_type_e
{
    // Black
    nv4_rop_blackness = 0x00,
    // dst = !src 
    nv4_rop_dstinvert = 0x55,
    // pattern invert
    nv4_rop_patinvert = 0x5A,
    // src ^ dst
    nv4_rop_xor = 0x66,
    // src & dst
    nv4_rop_srcand = 0x88,
    // dst = src (?)
    nv4_rop_dstcopy = 0xAA,
    // src = dst (?)
    nv4_rop_srccopy = 0xCC,
    // paint source
    nv4_rop_srcpaint = 0xEE,
    // pattern copy
    nv4_rop_patcopy = 0xF0,
    // White
    nv4_rop_whiteness = 0xFF,
} nv4_render_operation_type; 
/* 
    Object class 0x02 (real hardware)
    0x14/0x43 (drivers)
    Also 0x42 in context IDs
    Render operation used for things like blending. Appears to be 8-bit i.e. a ROP3 with 256 possible operations.
*/
typedef struct nv4_object_class_0043
{
    nv4_class_ctx_switch_method_t set_notify_ctx_dma;    // Set notifier context for DMA (context switch)
    uint8_t reserved[0x100];
    uint32_t set_notify;            // Set notifier
    uint8_t reserved2[0x1F8];
    uint8_t rop;                    // ROP3 (ID = ????????)
    uint8_t reserved3[0x1CFB];      // needs to be 0x2000 bytes 
} nv4_render_operation_t;

/* 
    Object class 0x03 (real hardware)
    0x15 (drivers)
    Also 0x43 in context IDs
    A chroma/color key, like in video editing
*/
typedef struct nv4_object_class_0057
{
    nv4_class_ctx_switch_method_t set_notify_ctx_dma;    // Set notifier context for DMA (context switch)
    uint8_t reserved[0x100];
    uint32_t set_notify;            // Set notifier
    uint8_t reserved2[0x1F8];
    uint8_t color;                  // ROP3 (ID = ????????)
    uint8_t reserved3[0x1CFB];      // needs to be 0x2000 bytes     
} nv4_chroma_key_t;

/* 
    Object class 0x05 (real hardware)
    0x19/0x1E/0x47 (drivers)
    Also 0x45 in context IDs
    Clipping rectangle used for various blitting operations
*/
typedef struct nv4_object_class_0019
{
    nv4_class_ctx_switch_method_t set_notify_ctx_dma;    // Set notifier context for DMA (context switch)
    uint8_t reserved[0X100];
    uint32_t set_notify;            // Set notifier
    uint8_t reserved2[0x1F4];

    /* 16-bit precision */
    nv4_position_16_t position;
    nv4_size_16_t size;
    uint8_t reserved3[0x1CFB];      // needs to be 0x2000 bytes     

} nv4_clipping_rectangle_t;

/* 
    Object Class 0x06 (real hardware)
    0x?? (drivers)
    Also 0x46 in context IDs
    A pattern used for blits. Wahey!
*/
typedef struct nv4_object_class_0044
{
    nv4_class_ctx_switch_method_t set_notify_ctx_dma;    // Set notifier context for DMA (context switch)
    uint8_t reserved[0x100];
    uint32_t set_notify;            // Set notifier
    uint8_t reserved2[0x200];
    uint32_t shape;                 // 0 = 8x8, 1 = 64x1, 2 = 1x64
    uint32_t color0;                // Some 32-bit format (argb?)
    uint32_t color1;                // bit0=color0, bit1=color1
    uint32_t pattern[2];            // bit0=color0, bit1=color1
    uint8_t reserved3[0x1CDF];      // needs to be 0x2000 bytes     
} nv4_pattern_t;

/* 
    Object Class 0x07 (real hardware)
    0x1E (drivers)
    Also 0x47 in context IDs
    A rectangle. Wahey!
*/
typedef struct nv4_object_class_005E
{
    nv4_class_ctx_switch_method_t set_notify_ctx_dma;       // Set notifier context for DMA (context switch)
    uint8_t reserved[0x100];
    uint32_t set_notify;                                    // Set notifier         
    uint8_t reserved2[0x1FC];
    uint32_t color;                                         // The colour of the object.
    uint8_t reserved3[0xF8];
    nv4_position_16_t position[16];
    nv4_size_16_t size[16];
    uint8_t reserved4[0x1B7F];
} nv4_rectangle_t;

/* Normal line... */
typedef struct nv4_object_class_009_line_s
{
    nv4_position_16_t start; // presumably unless it's in reverse order...TODO: check the order
    nv4_position_16_t end; 

} nv4_object_class_009_line_t;

/* THIRTY TWO BIT PRECISION line */
typedef struct nv4_object_class_009_line32_s
{
    uint32_t x0;
    uint32_t x1;
    uint32_t y0;
    uint32_t y1;
} nv4_object_class_009_line32_t;

/* nv4_object_class_009_polyline_t not implemented because it's just a duplicate of nv4_object_class_009_line */
/* nv4_object_class_009_polyline32_t not implemented because it's just a duplicate of nv4_object_class_009_line32 */

/* 
    Object Class 0x0A (real hardware)
    0x1c (drivers)
    Also 0x4a in context IDs
    
    This one is where nvidia reinvents the line, but without the starting or ending pixel.
    Seriously.
*/
typedef struct nv4_object_class_005C
{
    nv4_class_ctx_switch_method_t set_notify_ctx_dma;                    // Set notifier context for DMA (context switch)
    uint8_t reserved[0x100];
    uint32_t set_notify;                            // Set notifier
    uint8_t reserved2[0x1FC];
    nv4_color_expanded_t color;                                 // argb?
    nv4_object_class_009_line_t line[16];           // List of line points (...)
    nv4_object_class_009_line32_t line32[8];
    nv4_object_class_009_line_t polyline[32];
    nv4_object_class_009_line32_t polyline32[16];
    nv4_color_and_position_16_t cpolyline[16]; // List of line points and colours.

    uint8_t reserved3[0x197b];
} nv4_lin_t;

/* 
    Object Class 0x0B (real hardware)
    0x?? (drivers)
    Also 0x4b in context IDs.
    
    This is a triangle but seems to be obsolete. It's replaced with UD3D0Z / D3D5 Accelerated Triangle with Zeta Buffer. Does it even exist?
*/
typedef struct nv4_object_class_005D
{
    nv4_class_ctx_switch_method_t set_notify_ctx_dma;                    // Set notifier context for DMA (context switch)
    uint8_t reserved[0x100];
    uint32_t set_notify;                            // Set notifier
    uint8_t reserved2[0x1FC];
    nv4_color_expanded_t color;                                 // argb?
    uint8_t reserved3[0x8];                     
    // The points of the triangle.
    nv4_position_16_t points[3];

    // Another way of filling out the points of the triangle
    uint32_t x0;
    uint32_t y0;
    uint32_t x1;
    uint32_t y1;
    uint32_t y2;
    uint32_t x2; 

    nv4_position_16_t mesh[32];                     // Some kind of mesh format. I guess a list of vertex positions?
    nv4_position_32_t mesh32[16];               
    nv4_color_and_position_16_t ctriangle[3];       // Triangle with colour
    nv4_color_and_position_16_t ctrimesh[16];       // Some kind of mesh format. I guess a list of vertex positions? with colours
    uint8_t reserved4[0x19FB];
} nv4_triangle_t;

/* 
    Object Class 0x0D (real hardware)
    0x?? (drivers)
    Also 0x4D in context IDs.
    
    Represents reformatting of an image in memory.
*/
typedef struct nv4_object_class_0039
{
    nv4_class_ctx_switch_method_t set_notify_ctx_dma;                    // Set notifier context for DMA (context switch)
    uint8_t reserved[0x100];
    uint32_t set_notify;                            // Set notifier
    uint8_t reserved2[0x204];
    uint32_t offset_in;
    uint32_t offset_out;
    uint32_t pitch_in;
    uint32_t pitch_out;
    uint32_t line_length_in;                        // Stride?
    uint32_t line_count;
    uint8_t format;                                 // input increment 1 2 or 4, output increment 1 2 or 4 (represented by << 8)
    uint8_t reserved3[2];
    uint32_t buffer_notify;                         // Notify the Buffedr
    uint8_t reserved4[0x1CD3];  
} nv4_memory_to_memory_format_t;

// (0x0F does not exist)

/* 
    Object Class 0x10 (real hardware)
    0x?? (drivers)
    Also 0x50 in context IDs.
    
    Represents a blit.
*/

typedef struct nv4_object_class_005F
{
    nv4_class_ctx_switch_method_t set_notify_ctx_dma;
    uint8_t reserved[0x100];
    uint32_t set_notify;
    uint8_t reserved2[0x1F8];
    nv4_position_16_t point_in;
    nv4_position_16_t point_out;
    nv4_size_16_t size;
    uint8_t reserved3[0x1CF3];
} nv4_blit_t;

/* 
    Object Class 0x11 (real hardware)
    0x?? (drivers)
    Also 0x51 in context IDs.
    
    Represents an image from the cpu (i guess from system memory)
*/
typedef struct nv4_object_class_0061
{
    nv4_class_ctx_switch_method_t set_notify_ctx_dma;
    uint8_t reserved[0x100];
    uint32_t set_notify;
    uint8_t reserved2[0x1FC];
    nv4_position_16_t point;
    nv4_size_16_t size;
    nv4_size_16_t size_in;
    uint8_t reserved3[0xF0];
    nv4_color_expanded_t color[32];                           // The colour to use
    uint8_t reserved4[0x1B7F];
} nv4_image_t;

// 0x16 invalid

/* 
    Object Class 0x17 (real hardware)
    0x?? (drivers)
    Also 0x57 in context IDs.
    
    Direct3D 5.0 accelerated triangle with zeta buffer (combined z buffer and stencil buffer)
    This is the final boss of this GPU. True horror stands below.
*/

//
// nv4 D3D5: TEXTURING & PIXEL FORMATS
//

typedef enum nv4_d3d5_texture_pixel_format_e
{
    /*
    16-Bit Pixel Format
    5 bits red, 5 bits green, 5 bits alpha, "boolean" alpha
    */
    nv4_d3d5_pixel_format_le_a1r5g5b5 = 0,

    /*
    15-Bit Pixel Format (represented as 16)
    1 bit irrelevant, 5 bits red, 5 bits green, 5 bits alpha
    */
    nv4_d3d5_pixel_format_le_x1r5g5b5 = 1,

    /*
    16-Bit Pixel Format
    4 bits alpha, 4 bits red, 4 bits green, 4 bits blue
    */
    nv4_d3d5_pixel_format_le_a4r4g4b4 = 2,

    /*
    16-Bit Pixel Format
    5 bits red, 6 bits green, 5 bits blue 
    (Required nv4tweak...)
    */
    nv4_d3d5_pixel_format_le_r5g6b5 = 3,

} nv4_d3d5_texture_pixel_format;

/* Output format

   The output pixel format...I
*/
typedef enum nv4_d3d5_output_pixel_format_e
{
    /*
    32-Bit Pixel Format
    8 bits irrelevant, 8 bits red, 8 bits green, 8 bits blue
    */
    nv4_d3d5_output_pixel_format_le_x8r8g8b8 = 0,

    /*
    32-Bit Pixel Format
    8 bits irrelevant, 8 bits red, 8 bits green, 8 bits blue
    Is this even used?? The riva can't even do 32 bit colour in 3d...
    */
    nv4_d3d5_output_pixel_format_le_a8r8g8b8 = 1,


} nv4_d3d5_output_pixel_format;


/* Texture size 

   NOTE: ONLY 256X256 OR LOWER ARE SUPPORTED! 2048X2048X16 TAKES UP ENTIRE VRAM OF RIVA 128 ZX...
   I ASSUME THESE ARE INTERNALLY SCALED DOWN
*/
typedef enum nv4_d3d5_texture_size_e
{
    nv4_d3d5_texture_size_1x1 = 0,

    nv4_d3d5_texture_size_2x2 = 1,

    nv4_d3d5_texture_size_4x4 = 2,

    nv4_d3d5_texture_size_8x8 = 3,

    nv4_d3d5_texture_size_16x16 = 4,

    nv4_d3d5_texture_size_32x32 = 5,

    nv4_d3d5_texture_size_64x64 = 6,

    nv4_d3d5_texture_size_128x128 = 7,

    // Highest size supported natively by hardware?
    nv4_d3d5_texture_size_256x256 = 8,

    nv4_d3d5_texture_size_512x512 = 9,

    nv4_d3d5_texture_size_1024x1024 = 10,

    nv4_d3d5_texture_size_2048x2048 = 11,

    
} nv4_d3d5_texture_size;

/* Texture Wrapping Mode for U/V Coordinate Overflow 

*/
typedef enum nv4_d3d5_texture_wrap_mode_e
{
    // Map textures in a cylindrical fashion.
    nv4_d3d5_texture_wrap_mode_cylindrical = 0,

    // Simply wrap back to the start.
    nv4_d3d5_texture_wrap_mode_wrap = 1,

    // Mirror the texture.
    nv4_d3d5_texture_wrap_mode_mirror = 2,

    // Clamp to the last border pixel.
    nv4_d3d5_texture_wrap_mode_clamp = 3,
} nv4_d3d5_texture_wrap_mode; 


/* This is blending but isn't really considered to be it in the GPU for some reason
    What do we do with out input texel BEFORE processing it?
 */
typedef enum nv4_d3d5_dest_color_interpretation_e
{
    // Do nothing
    nv4_d3d5_source_color_normal = 0,

    // Invert Colour
    nv4_d3d5_source_color_inverse = 1,

    // Invert Alpha before Processing
    nv4_d3d5_source_color_alpha_inverse = 2,

    // Take Alpha as 1
    nv4_d3d5_source_color_alpha_one = 3,

} nv4_d3d5_dest_color_interpretation;

// The full texture format structure
typedef struct nv4_d3d5_texture_format_s
{
    uint16_t color_key_color_mask;
    bool color_key_enabled : 1;
    nv4_d3d5_texture_pixel_format color_format : 2;
    nv4_d3d5_texture_size size_min : 4;
    nv4_d3d5_texture_size size_max : 4;
} nv4_d3d5_texture_format_t;

//
// nv4 D3D5: INTERPOLATION
//

/* 
    ??????
    Interpolating between mip levels? (or for texture blending)
*/
typedef enum nv4_d3d5_interpolator_algorithm_e
{
    // Zero-order hold interpolation? 
    nv4_d3d5_interpolator_zoh = 0,

    // Zero-order hold (microsoft variant)?
    nv4_d3d5_interpolator_zoh_ms = 1,

    // Full-order hold interpolation?   
    nv4_d3d5_interpolator_foh = 2,

} nv4_d3d5_interpolator_algorithm;

//
// nv4 D3D5: Z-BUFFER
//

/* Probably the sorting algorithm */
typedef enum nv4_d3d5_zbuffer_type_e
{
    // Sort based on linear distance
    nv4_d3d5_zbuffer_linear = 0,

    // Sort based on distance from view frustum
    nv4_d3d5_zbuffer_screen = 1,

} nv4_d3d5_zbuffer_type;

// nv4 D3D5: WRITE CONTROL (SHARED BETWEEN ZETA BUFFER AND ALPHA)
typedef enum nv4_d3d5_buffer_write_control_e
{
    // Never write.
    nv4_d3d5_buffer_write_control_never = 0,

    // Only write the alpha.
    nv4_d3d5_buffer_write_control_alpha = 1,

    // Write both alpha and the zeta-buffer.
    nv4_d3d5_buffer_write_control_alpha_zeta = 2,

    // Write only the zeta-buffer
    nv4_d3d5_buffer_write_control_zeta = 3,

    // Write everything (alpha+z+zeta?)
    nv4_d3d5_buffer_write_control_always = 4,

    
} nv4_d3d5_buffer_write_control; 

//
// nv4 D3D5: BUFFER COMPARISON (SHARED BETWEEN ZETA BUFFER AND ALPHA CONTROL)
//

// Todo: Which direction? (i.e. is less than p1 < p2 or p2 < p1!)
typedef enum nv4_d3d5_buffer_comparison_type_e
{
    // !!!ILLEGAL COMPARISON TYPE!!!!
    nv4_d3d5_buffer_comparison_illegal = 0,

    // The (depth?) test always fails.
    nv4_d3d5_buffer_comparison_always_false = 1,
    
    // True if less than fail.
    nv4_d3d5_buffer_comparison_less_than = 2,

    // The test succeeds if equal.
    nv4_d3d5_buffer_comparison_equal = 3,
    
    // The test succeeds if less or equal.
    nv4_d3d5_buffer_comparison_less_or_equal = 4,
    
    // The test succeeds if greater.
    nv4_d3d5_buffer_comparison_greater = 5,
    
    // The test succeeds if the two elements are equal.
    nv4_d3d5_buffer_comparison_not_equal = 6,
    
    // The test succeeds if greater or equal
    nv4_d3d5_buffer_comparison_greater_or_equal = 7,
    
    // The test always succeeds.
    nv4_d3d5_buffer_comparison_always_true = 8,
        
} nv4_d3d5_buffer_comparison_type;

//
// nv4 D3D5: BLENDING
//

/* Render Operation for Blending */
typedef enum nv4_d3d5_blend_render_operation_e
{
    nv4_d3d5_blend_render_operation_and = 0,

    nv4_d3d5_blend_add_with_saturation = 1,

} nv4_d3d5_blend_render_operation;

typedef enum nv4_d3d5_blend_beta_factor_e
{
    nv4_d3d5_blend_beta_factor_srcalpha = 0,

    nv4_d3d5_blend_beta_factor_zero = 1,

} nv4_d3d5_blend_beta_factor;

typedef enum nv4_d3d5_blend_input0_e
{
    nv4_d3d5_blend_input0_srcalpha = 0,

    nv4_d3d5_blend_input0_zero = 1,

} nv4_d3d5_blend_input0;

typedef enum nv4_d3d5_blend_input1_e
{
    nv4_d3d5_blend_input1_destalpha = 0,

    nv4_d3d5_blend_input1_zero = 1,

} nv4_d3d5_blend_input1;

//
// nv4 D3D5: CULLING
//

typedef enum nv4_d3d5_culling_algorithm_e
{
    // Don't cull
    nv4_d3d5_culling_algorithm_none = 0,

    // Cull Clockwise around view frustum?
    nv4_d3d5_culling_algorithm_clockwise = 1,

    // Cull counterclockwise around view frustum?
    nv4_d3d5_culling_algorithm_counterclockwise = 2,

} nv4_d3d5_culling_algorithm;

/* Specular reflection parameters */
typedef struct nv4_d3d5_specular_s
{
    uint8_t i0 : 4;
    uint8_t i1 : 4;
    uint8_t i2 : 4;
    uint8_t i3 : 4;
    uint8_t i4 : 4;
    uint8_t i5 : 4;
    uint8_t fog; //table fog emulation?
} nv4_d3d5_specular_t;

//
// nv4 D3D5: MISC
//
typedef struct nv4_d3d5_texture_filter_s
{
    uint8_t spread_x;
    uint8_t spread_y;
    uint8_t mipmap;
    uint8_t turbo;
} nv4_d3d5_texture_filter_t;

//
// nv4 D3D5: OUTPUT CONTROL STRUCTURE
//

/* Output Control for D3D5 Triangles */
typedef struct nv4_d3d5_control_out_s
{
    nv4_d3d5_interpolator_algorithm ctrl_out_interpolator : 2;
    uint8_t reserved : 2;
    nv4_d3d5_texture_wrap_mode wrap_u : 2;                              // Controls wrapping mode of U texture coordinate
    nv4_d3d5_texture_wrap_mode wrap_v : 2;                              // Controls wrapping move of V texture coordinate
    nv4_d3d5_output_pixel_format output_pixel_format : 1;
    bool reserved2 : 1;
    nv4_d3d5_dest_color_interpretation dest_color_interpretation : 2;
    nv4_d3d5_culling_algorithm culling_algorithm : 2;
    bool reserved3 : 1;
    nv4_d3d5_zbuffer_type zbuffer_type : 1;
    nv4_d3d5_buffer_comparison_type zeta_buffer_compare : 4;
    nv4_d3d5_buffer_write_control zeta_write : 3;
    bool reserved4 : 1;
    nv4_d3d5_buffer_write_control color_write : 3;
    bool reserved5 : 1;
    nv4_d3d5_blend_render_operation blend_rop : 1;
    nv4_d3d5_blend_input0 blend_input0 : 1;
    nv4_d3d5_blend_input1 blend_input1 : 1;
} nv4_d3d5_control_out_t;

typedef struct nv4_d3d5_alpha_control_s
{
    uint8_t alpha_key;
    nv4_d3d5_buffer_comparison_type zeta_buffer_compare : 4;
    uint32_t reserved : 20;
} nv4_d3d5_alpha_control_t;

//
// nv4 D3D5: Triangle Coordinates
//
typedef struct nv4_d3d5_coordinate_s
{
    nv4_d3d5_specular_t specular_reflection_parameters;     
    nv4_color_expanded_t color;                              // YOU HAVE TO FLIP THE ENDIANNESS. NVIDIA??? WHAT???

    // Seems more plausible for these specifically to be floats.
    // Also makes my life easier...
    float x;                     // X coordinate in 3d space of the triangle
    float y;                     // Y coordinate in 3d space of the triangle
    float z;                     // Z coordinate in 3d space of the triangle
    float m;                     // 1/W for projection
    float u;                     // U coordinate within texture for the (top left?) of the triangle where sampling starts.
    float v;                     // V coordinate within texture for the (top left?) of the triangle where sampling starts.
} nv4_d3d5_coordinate_t;

typedef struct nv4_object_class_0054
{
    nv4_class_ctx_switch_method_t set_notify_ctx_dma;       // Set notifier context for DMA (context switch)
    uint8_t reserved[0x100];
    uint32_t set_notify;                                    // Set notifier         
    uint8_t reserved2[0x1FC];
    uint32_t texture_offset;
    nv4_d3d5_texture_format_t texture_format;
    nv4_d3d5_texture_filter_t texture_filter;
    nv4_color_expanded_t fog_color;                          // Alpha is ignored here!
    nv4_d3d5_control_out_t control_out;
    nv4_d3d5_alpha_control_t alpha_control;

    uint8_t reserved3[0xCE4];
    nv4_d3d5_coordinate_t coordinate_points[128];           // The points we are rendering.
    /* No placeholder needed, it really is that long. */
} nv4_d3d5_accelerated_triangle_with_zeta_buffer_t;

typedef enum nv4_d3d6_texture_pixel_format_e
{
    /*
    16-Bit Pixel Format
    5 bits red, 5 bits green, 5 bits alpha, "boolean" alpha
    */
    nv4_d3d6_pixel_format_le_a1r5g5b5 = 0,

    /*
    15-Bit Pixel Format (represented as 16)
    1 bit irrelevant, 5 bits red, 5 bits green, 5 bits alpha
    */
    nv4_d3d6_pixel_format_le_x1r5g5b5 = 1,

    /*
    16-Bit Pixel Format
    4 bits alpha, 4 bits red, 4 bits green, 4 bits blue
    */
    nv4_d3d6_pixel_format_le_a4r4g4b4 = 2,

    /*
    16-Bit Pixel Format
    5 bits red, 6 bits green, 5 bits blue 
    (Required nv4tweak...)
    */
    nv4_d3d6_pixel_format_le_r5g6b5 = 3,

} nv4_d3d6_texture_pixel_format;

/* Output format

   The output pixel format...I
*/
typedef enum nv4_d3d6_output_pixel_format_e
{
    /*
    32-Bit Pixel Format
    8 bits irrelevant, 8 bits red, 8 bits green, 8 bits blue
    */
    nv4_d3d6_output_pixel_format_le_x8r8g8b8 = 0,

    /*
    32-Bit Pixel Format
    8 bits irrelevant, 8 bits red, 8 bits green, 8 bits blue
    Is this even used?? The riva can't even do 32 bit colour in 3d...
    */
    nv4_d3d6_output_pixel_format_le_a8r8g8b8 = 1,


} nv4_d3d6_output_pixel_format;


/* Texture size 

   NOTE: ONLY 256X256 OR LOWER ARE SUPPORTED! 2048X2048X16 TAKES UP ENTIRE VRAM OF RIVA 128 ZX...
   I ASSUME THESE ARE INTERNALLY SCALED DOWN
*/
typedef enum nv4_d3d6_texture_size_e
{
    nv4_d3d6_texture_size_1x1 = 0,

    nv4_d3d6_texture_size_2x2 = 1,

    nv4_d3d6_texture_size_4x4 = 2,

    nv4_d3d6_texture_size_8x8 = 3,

    nv4_d3d6_texture_size_16x16 = 4,

    nv4_d3d6_texture_size_32x32 = 5,

    nv4_d3d6_texture_size_64x64 = 6,

    nv4_d3d6_texture_size_128x128 = 7,

    // Highest size supported natively by hardware?
    nv4_d3d6_texture_size_256x256 = 8,

    nv4_d3d6_texture_size_512x512 = 9,

    nv4_d3d6_texture_size_1024x1024 = 10,

    nv4_d3d6_texture_size_2048x2048 = 11,

    
} nv4_d3d6_texture_size;

/* Texture Wrapping Mode for U/V Coordinate Overflow 

*/
typedef enum nv4_d3d6_texture_wrap_mode_e
{
    // Map textures in a cylindrical fashion.
    nv4_d3d6_texture_wrap_mode_cylindrical = 0,

    // Simply wrap back to the start.
    nv4_d3d6_texture_wrap_mode_wrap = 1,

    // Mirror the texture.
    nv4_d3d6_texture_wrap_mode_mirror = 2,

    // Clamp to the last border pixel.
    nv4_d3d6_texture_wrap_mode_clamp = 3,
} nv4_d3d6_texture_wrap_mode; 


/* This is blending but isn't really considered to be it in the GPU for some reason
    What do we do with out input texel BEFORE processing it?
 */
typedef enum nv4_d3d6_dest_color_interpretation_e
{
    // Do nothing
    nv4_d3d6_source_color_normal = 0,

    // Invert Colour
    nv4_d3d6_source_color_inverse = 1,

    // Invert Alpha before Processing
    nv4_d3d6_source_color_alpha_inverse = 2,

    // Take Alpha as 1
    nv4_d3d6_source_color_alpha_one = 3,

} nv4_d3d6_dest_color_interpretation;

// The full texture format structure
typedef struct nv4_d3d6_texture_format_s
{
    uint16_t color_key_color_mask;
    bool color_key_enabled : 1;
    nv4_d3d6_texture_pixel_format color_format : 2;
    nv4_d3d6_texture_size size_min : 4;
    nv4_d3d6_texture_size size_max : 4;
} nv4_d3d6_texture_format_t;

//
// nv4 d3d6: INTERPOLATION
//

/* 
    ??????
    Interpolating between mip levels? (or for texture blending)
*/
typedef enum nv4_d3d6_interpolator_algorithm_e
{
    // Zero-order hold interpolation? 
    nv4_d3d6_interpolator_zoh = 0,

    // Zero-order hold (microsoft variant)?
    nv4_d3d6_interpolator_zoh_ms = 1,

    // Full-order hold interpolation?   
    nv4_d3d6_interpolator_foh = 2,

} nv4_d3d6_interpolator_algorithm;

//
// nv4 d3d6: Z-BUFFER
//

/* Probably the sorting algorithm */
typedef enum nv4_d3d6_zbuffer_type_e
{
    // Sort based on linear distance
    nv4_d3d6_zbuffer_linear = 0,

    // Sort based on distance from view frustum
    nv4_d3d6_zbuffer_screen = 1,

} nv4_d3d6_zbuffer_type;

// nv4 d3d6: WRITE CONTROL (SHARED BETWEEN ZETA BUFFER AND ALPHA)
typedef enum nv4_d3d6_buffer_write_control_e
{
    // Never write.
    nv4_d3d6_buffer_write_control_never = 0,

    // Only write the alpha.
    nv4_d3d6_buffer_write_control_alpha = 1,

    // Write both alpha and the zeta-buffer.
    nv4_d3d6_buffer_write_control_alpha_zeta = 2,

    // Write only the zeta-buffer
    nv4_d3d6_buffer_write_control_zeta = 3,

    // Write everything (alpha+z+zeta?)
    nv4_d3d6_buffer_write_control_always = 4,

    
} nv4_d3d6_buffer_write_control; 

//
// nv4 d3d6: BUFFER COMPARISON (SHARED BETWEEN ZETA BUFFER AND ALPHA CONTROL)
//

// Todo: Which direction? (i.e. is less than p1 < p2 or p2 < p1!)
typedef enum nv4_d3d6_buffer_comparison_type_e
{
    // !!!ILLEGAL COMPARISON TYPE!!!!
    nv4_d3d6_buffer_comparison_illegal = 0,

    // The (depth?) test always fails.
    nv4_d3d6_buffer_comparison_always_false = 1,
    
    // True if less than fail.
    nv4_d3d6_buffer_comparison_less_than = 2,

    // The test succeeds if equal.
    nv4_d3d6_buffer_comparison_equal = 3,
    
    // The test succeeds if less or equal.
    nv4_d3d6_buffer_comparison_less_or_equal = 4,
    
    // The test succeeds if greater.
    nv4_d3d6_buffer_comparison_greater = 5,
    
    // The test succeeds if the two elements are equal.
    nv4_d3d6_buffer_comparison_not_equal = 6,
    
    // The test succeeds if greater or equal
    nv4_d3d6_buffer_comparison_greater_or_equal = 7,
    
    // The test always succeeds.
    nv4_d3d6_buffer_comparison_always_true = 8,
        
} nv4_d3d6_buffer_comparison_type;

//
// nv4 d3d6: BLENDING
//

/* Render Operation for Blending */
typedef enum nv4_d3d6_blend_render_operation_e
{
    nv4_d3d6_blend_render_operation_and = 0,

    nv4_d3d6_blend_add_with_saturation = 1,

} nv4_d3d6_blend_render_operation;

typedef enum nv4_d3d6_blend_beta_factor_e
{
    nv4_d3d6_blend_beta_factor_srcalpha = 0,

    nv4_d3d6_blend_beta_factor_zero = 1,

} nv4_d3d6_blend_beta_factor;

typedef enum nv4_d3d6_blend_input0_e
{
    nv4_d3d6_blend_input0_srcalpha = 0,

    nv4_d3d6_blend_input0_zero = 1,

} nv4_d3d6_blend_input0;

typedef enum nv4_d3d6_blend_input1_e
{
    nv4_d3d6_blend_input1_destalpha = 0,

    nv4_d3d6_blend_input1_zero = 1,

} nv4_d3d6_blend_input1;

//
// nv4 d3d6: CULLING
//

typedef enum nv4_d3d6_culling_algorithm_e
{
    // Don't cull
    nv4_d3d6_culling_algorithm_none = 0,

    // Cull Clockwise around view frustum?
    nv4_d3d6_culling_algorithm_clockwise = 1,

    // Cull counterclockwise around view frustum?
    nv4_d3d6_culling_algorithm_counterclockwise = 2,

} nv4_d3d6_culling_algorithm;

/* Specular reflection parameters */
typedef struct nv4_d3d6_specular_s
{
    uint8_t i0 : 4;
    uint8_t i1 : 4;
    uint8_t i2 : 4;
    uint8_t i3 : 4;
    uint8_t i4 : 4;
    uint8_t i5 : 4;
    uint8_t fog; //table fog emulation?
} nv4_d3d6_specular_t;

//
// nv4 d3d6: MISC
//
typedef struct nv4_d3d6_texture_filter_s
{
    uint8_t spread_x;
    uint8_t spread_y;
    uint8_t mipmap;
    uint8_t turbo;
} nv4_d3d6_texture_filter_t;

//
// nv4 d3d6: OUTPUT CONTROL STRUCTURE
//

/* Output Control for d3d6 Triangles */
typedef struct nv4_d3d6_control_out_s
{
    nv4_d3d6_interpolator_algorithm ctrl_out_interpolator : 2;
    uint8_t reserved : 2;
    nv4_d3d6_texture_wrap_mode wrap_u : 2;                              // Controls wrapping mode of U texture coordinate
    nv4_d3d6_texture_wrap_mode wrap_v : 2;                              // Controls wrapping move of V texture coordinate
    nv4_d3d6_output_pixel_format output_pixel_format : 1;
    bool reserved2 : 1;
    nv4_d3d6_dest_color_interpretation dest_color_interpretation : 2;
    nv4_d3d6_culling_algorithm culling_algorithm : 2;
    bool reserved3 : 1;
    nv4_d3d6_zbuffer_type zbuffer_type : 1;
    nv4_d3d6_buffer_comparison_type zeta_buffer_compare : 4;
    nv4_d3d6_buffer_write_control zeta_write : 3;
    bool reserved4 : 1;
    nv4_d3d6_buffer_write_control color_write : 3;
    bool reserved5 : 1;
    nv4_d3d6_blend_render_operation blend_rop : 1;
    nv4_d3d6_blend_input0 blend_input0 : 1;
    nv4_d3d6_blend_input1 blend_input1 : 1;
} nv4_d3d6_control_out_t;

typedef struct nv4_d3d6_alpha_control_s
{
    uint8_t alpha_key;
    nv4_d3d6_buffer_comparison_type zeta_buffer_compare : 4;
    uint32_t reserved : 20;
} nv4_d3d6_alpha_control_t;

//
// nv4 d3d6: Triangle Coordinates
//
typedef struct nv4_d3d6_coordinate_s
{
    nv4_d3d6_specular_t specular_reflection_parameters;     
    nv4_color_expanded_t color;                              // YOU HAVE TO FLIP THE ENDIANNESS. NVIDIA??? WHAT???

    // Seems more plausible for these specifically to be floats.
    // Also makes my life easier...
    float x;                     // X coordinate in 3d space of the triangle
    float y;                     // Y coordinate in 3d space of the triangle
    float z;                     // Z coordinate in 3d space of the triangle
    float m;                     // 1/W for projection
    float u;                     // U coordinate within texture for the (top left?) of the triangle where sampling starts.
    float v;                     // V coordinate within texture for the (top left?) of the triangle where sampling starts.
} nv4_d3d6_coordinate_t;

typedef struct nv4_object_class_0055
{
    nv4_class_ctx_switch_method_t set_notify_ctx_dma;       // Set notifier context for DMA (context switch)
    uint8_t reserved[0x100];
    uint32_t set_notify;                                    // Set notifier         
    uint8_t reserved2[0x1FC];
    uint32_t texture_offset;
    nv4_d3d6_texture_format_t texture_format;
    nv4_d3d6_texture_filter_t texture_filter;
    nv4_color_expanded_t fog_color;                          // Alpha is ignored here!
    nv4_d3d6_control_out_t control_out;
    nv4_d3d6_alpha_control_t alpha_control;

    uint8_t reserved3[0xCE4];
    nv4_d3d6_coordinate_t coordinate_points[128];           // The points we are rendering.
    /* No placeholder needed, it really is that long. */
} nv4_d3d6_accelerated_triangle_with_zeta_buffer_t;

// Color and Zeta Buffer algorithm 
typedef struct nv4_zeta_buffer_s
{
    nv4_color_expanded_t color;
    uint32_t zeta;                                            // 16 bits z, 8 bits stenciul
} nv4_zeta_buffer_t;

/* 0x19, 0x1A, 0x1B don't exist */

// See envytools. This is where we finally end up after this mess, it allows parameters to be passed to the methods.
typedef struct nv4_grobj_s
{
    uint32_t grobj_0;
    uint32_t grobj_1;
    uint32_t grobj_2;
    uint32_t grobj_3;
} nv4_grobj_t;
// TODO: PATCHCORDS!!!! TO LINK ALL OF THIS TOGETHER!!!
#pragma pack(pop) // return packing to whatever it was before this disaster

// PIO Subchannel info
#define NV4_SUBCHANNEL_PIO_IS_PFIFO_FREE                0x0010
#define NV4_SUBCHANNEL_PIO_ALWAYS_ZERO_START            0x0012
#define NV4_SUBCHANNEL_PIO_ALWAYS_ZERO_END              0x0017