Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon Apr 18 22:36:58 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file exam_wrapper_timing_summary_routed.rpt -rpx exam_wrapper_timing_summary_routed.rpx
| Design       : exam_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.040        0.000                      0                  104        0.164        0.000                      0                  104        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.040        0.000                      0                  104        0.164        0.000                      0                  104        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/ROM_Reader1_0/U0/data_tmp_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 2.578ns (66.365%)  route 1.307ns (33.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 9.794 - 5.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.762     5.120    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.574 r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=8, routed)           1.307     8.881    exam_i/ROM_Reader1_0/U0/data_in[3]
    SLICE_X82Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.005 r  exam_i/ROM_Reader1_0/U0/data_tmp[27]_i_1/O
                         net (fo=1, routed)           0.000     9.005    exam_i/ROM_Reader1_0/U0/data_tmp[27]_i_1_n_0
    SLICE_X82Y89         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.608     9.794    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y89         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.046    
                         clock uncertainty           -0.035    10.010    
    SLICE_X82Y89         FDRE (Setup_fdre_C_D)        0.034    10.044    exam_i/ROM_Reader1_0/U0/data_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/ROM_Reader1_0/U0/data_tmp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 2.578ns (66.434%)  route 1.303ns (33.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 9.793 - 5.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.762     5.120    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.574 r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=8, routed)           1.303     8.877    exam_i/ROM_Reader1_0/U0/data_in[2]
    SLICE_X82Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.001 r  exam_i/ROM_Reader1_0/U0/data_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.001    exam_i/ROM_Reader1_0/U0/data_tmp[2]_i_1_n_0
    SLICE_X82Y88         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607     9.793    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y88         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.045    
                         clock uncertainty           -0.035    10.009    
    SLICE_X82Y88         FDRE (Setup_fdre_C_D)        0.034    10.043    exam_i/ROM_Reader1_0/U0/data_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/ROM_Reader1_0/U0/data_tmp_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 2.578ns (68.163%)  route 1.204ns (31.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 9.793 - 5.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.764     5.122    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.576 r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=8, routed)           1.204     8.780    exam_i/ROM_Reader1_0/U0/data_in[0]
    SLICE_X87Y86         LUT6 (Prop_lut6_I1_O)        0.124     8.904 r  exam_i/ROM_Reader1_0/U0/data_tmp[24]_i_1/O
                         net (fo=1, routed)           0.000     8.904    exam_i/ROM_Reader1_0/U0/data_tmp[24]_i_1_n_0
    SLICE_X87Y86         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607     9.793    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X87Y86         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.045    
                         clock uncertainty           -0.035    10.009    
    SLICE_X87Y86         FDRE (Setup_fdre_C_D)        0.032    10.041    exam_i/ROM_Reader1_0/U0/data_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         10.041    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/ROM_Reader1_0/U0/data_tmp_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 2.578ns (68.769%)  route 1.171ns (31.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 9.794 - 5.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.764     5.122    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.576 r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=8, routed)           1.171     8.747    exam_i/ROM_Reader1_0/U0/data_in[0]
    SLICE_X88Y87         LUT6 (Prop_lut6_I2_O)        0.124     8.871 r  exam_i/ROM_Reader1_0/U0/data_tmp[28]_i_1/O
                         net (fo=1, routed)           0.000     8.871    exam_i/ROM_Reader1_0/U0/data_tmp[28]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.608     9.794    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.046    
                         clock uncertainty           -0.035    10.010    
    SLICE_X88Y87         FDRE (Setup_fdre_C_D)        0.084    10.094    exam_i/ROM_Reader1_0/U0/data_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         10.094    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/ROM_Reader1_0/U0/data_tmp_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 2.578ns (69.773%)  route 1.117ns (30.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 9.794 - 5.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.762     5.120    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.574 r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=8, routed)           1.117     8.691    exam_i/ROM_Reader1_0/U0/data_in[3]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.815 r  exam_i/ROM_Reader1_0/U0/data_tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.815    exam_i/ROM_Reader1_0/U0/data_tmp[11]_i_1_n_0
    SLICE_X82Y89         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.608     9.794    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y89         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.046    
                         clock uncertainty           -0.035    10.010    
    SLICE_X82Y89         FDRE (Setup_fdre_C_D)        0.032    10.042    exam_i/ROM_Reader1_0/U0/data_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         10.042    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/ROM_Reader1_0/U0/data_tmp_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 2.578ns (70.299%)  route 1.089ns (29.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 9.795 - 5.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.762     5.120    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.574 r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=8, routed)           1.089     8.663    exam_i/ROM_Reader1_0/U0/data_in[2]
    SLICE_X86Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.787 r  exam_i/ROM_Reader1_0/U0/data_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     8.787    exam_i/ROM_Reader1_0/U0/data_tmp[18]_i_1_n_0
    SLICE_X86Y88         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.609     9.795    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y88         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.047    
                         clock uncertainty           -0.035    10.011    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.032    10.043    exam_i/ROM_Reader1_0/U0/data_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/ROM_Reader1_0/U0/data_tmp_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 2.578ns (70.356%)  route 1.086ns (29.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 9.795 - 5.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.762     5.120    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.574 r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=8, routed)           1.086     8.660    exam_i/ROM_Reader1_0/U0/data_in[2]
    SLICE_X86Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.784 r  exam_i/ROM_Reader1_0/U0/data_tmp[30]_i_1/O
                         net (fo=1, routed)           0.000     8.784    exam_i/ROM_Reader1_0/U0/data_tmp[30]_i_1_n_0
    SLICE_X86Y88         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.609     9.795    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y88         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.047    
                         clock uncertainty           -0.035    10.011    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.034    10.045    exam_i/ROM_Reader1_0/U0/data_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/ROM_Reader1_0/U0/data_tmp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 2.578ns (70.359%)  route 1.086ns (29.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 9.795 - 5.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.762     5.120    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.574 r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=8, routed)           1.086     8.660    exam_i/ROM_Reader1_0/U0/data_in[2]
    SLICE_X86Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.784 r  exam_i/ROM_Reader1_0/U0/data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.784    exam_i/ROM_Reader1_0/U0/data_tmp[6]_i_1_n_0
    SLICE_X86Y88         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.609     9.795    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y88         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.047    
                         clock uncertainty           -0.035    10.011    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.034    10.045    exam_i/ROM_Reader1_0/U0/data_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/ROM_Reader1_0/U0/data_tmp_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 2.578ns (70.499%)  route 1.079ns (29.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 9.794 - 5.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.764     5.122    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.576 r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=8, routed)           1.079     8.655    exam_i/ROM_Reader1_0/U0/data_in[0]
    SLICE_X86Y87         LUT6 (Prop_lut6_I2_O)        0.124     8.779 r  exam_i/ROM_Reader1_0/U0/data_tmp[20]_i_1/O
                         net (fo=1, routed)           0.000     8.779    exam_i/ROM_Reader1_0/U0/data_tmp[20]_i_1_n_0
    SLICE_X86Y87         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.608     9.794    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y87         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.046    
                         clock uncertainty           -0.035    10.010    
    SLICE_X86Y87         FDRE (Setup_fdre_C_D)        0.032    10.042    exam_i/ROM_Reader1_0/U0/data_tmp_reg[20]
  -------------------------------------------------------------------
                         required time                         10.042    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/ROM_Reader1_0/U0/data_tmp_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 2.578ns (70.862%)  route 1.060ns (29.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.764     5.122    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.576 r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=8, routed)           1.060     8.636    exam_i/ROM_Reader1_0/U0/data_in[1]
    SLICE_X85Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.760 r  exam_i/ROM_Reader1_0/U0/data_tmp[21]_i_1/O
                         net (fo=1, routed)           0.000     8.760    exam_i/ROM_Reader1_0/U0/data_tmp[21]_i_1_n_0
    SLICE_X85Y86         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.605     9.791    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X85Y86         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.043    
                         clock uncertainty           -0.035    10.007    
    SLICE_X85Y86         FDRE (Setup_fdre_C_D)        0.032    10.039    exam_i/ROM_Reader1_0/U0/data_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  1.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/resetCircuit_0/U0/data_out_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.286ns  (logic 0.146ns (51.052%)  route 0.140ns (48.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 6.438 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.605     6.438    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X85Y90         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.146     6.584 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[19]/Q
                         net (fo=3, routed)           0.140     6.724    exam_i/resetCircuit_0/U0/data_in[19]
    SLICE_X87Y90         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.878     6.947    exam_i/resetCircuit_0/U0/clk
    SLICE_X87Y90         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.469     6.477    
    SLICE_X87Y90         FDRE (Hold_fdre_C_D)         0.083     6.560    exam_i/resetCircuit_0/U0/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.560    
                         arrival time                           6.724    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/resetCircuit_0/U0/data_out_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.282ns  (logic 0.146ns (51.691%)  route 0.136ns (48.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 6.944 - 5.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 6.436 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.603     6.436    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X85Y87         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.146     6.582 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[23]/Q
                         net (fo=3, routed)           0.136     6.719    exam_i/resetCircuit_0/U0/data_in[23]
    SLICE_X87Y87         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.875     6.944    exam_i/resetCircuit_0/U0/clk
    SLICE_X87Y87         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.469     6.474    
    SLICE_X87Y87         FDRE (Hold_fdre_C_D)         0.079     6.553    exam_i/resetCircuit_0/U0/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.553    
                         arrival time                           6.719    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/resetCircuit_0/U0/data_out_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.284ns  (logic 0.146ns (51.447%)  route 0.138ns (48.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 6.945 - 5.000 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 6.437 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.604     6.437    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y88         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y88         FDRE (Prop_fdre_C_Q)         0.146     6.583 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[10]/Q
                         net (fo=3, routed)           0.138     6.721    exam_i/resetCircuit_0/U0/data_in[10]
    SLICE_X83Y89         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.876     6.945    exam_i/resetCircuit_0/U0/clk
    SLICE_X83Y89         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.453    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.077     6.530    exam_i/resetCircuit_0/U0/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.530    
                         arrival time                           6.721    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/resetCircuit_0/U0/data_out_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.306ns  (logic 0.167ns (54.515%)  route 0.139ns (45.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 6.946 - 5.000 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 6.437 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.604     6.437    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X84Y88         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.167     6.604 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[7]/Q
                         net (fo=3, routed)           0.139     6.744    exam_i/resetCircuit_0/U0/data_in[7]
    SLICE_X84Y90         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.877     6.946    exam_i/resetCircuit_0/U0/clk
    SLICE_X84Y90         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.454    
    SLICE_X84Y90         FDRE (Hold_fdre_C_D)         0.067     6.521    exam_i/resetCircuit_0/U0/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.521    
                         arrival time                           6.744    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/resetCircuit_0/U0/data_out_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.339ns  (logic 0.146ns (43.085%)  route 0.193ns (56.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 6.944 - 5.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 6.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.602     6.435    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X85Y86         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.146     6.581 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[21]/Q
                         net (fo=3, routed)           0.193     6.774    exam_i/resetCircuit_0/U0/data_in[21]
    SLICE_X87Y87         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.875     6.944    exam_i/resetCircuit_0/U0/clk
    SLICE_X87Y87         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.469     6.474    
    SLICE_X87Y87         FDRE (Hold_fdre_C_D)         0.073     6.547    exam_i/resetCircuit_0/U0/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.547    
                         arrival time                           6.774    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/resetCircuit_0/U0/data_out_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.324ns  (logic 0.146ns (45.059%)  route 0.178ns (54.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 6.945 - 5.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 6.436 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.603     6.436    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X83Y87         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.146     6.582 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/Q
                         net (fo=3, routed)           0.178     6.760    exam_i/resetCircuit_0/U0/data_in[1]
    SLICE_X85Y88         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.876     6.945    exam_i/resetCircuit_0/U0/clk
    SLICE_X85Y88         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.453    
    SLICE_X85Y88         FDRE (Hold_fdre_C_D)         0.077     6.530    exam_i/resetCircuit_0/U0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.530    
                         arrival time                           6.760    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/resetCircuit_0/U0/data_out_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.331ns  (logic 0.146ns (44.174%)  route 0.185ns (55.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 6.945 - 5.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 6.436 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.603     6.436    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y87         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.146     6.582 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[0]/Q
                         net (fo=3, routed)           0.185     6.767    exam_i/resetCircuit_0/U0/data_in[0]
    SLICE_X85Y88         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.876     6.945    exam_i/resetCircuit_0/U0/clk
    SLICE_X85Y88         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.453    
    SLICE_X85Y88         FDRE (Hold_fdre_C_D)         0.073     6.526    exam_i/resetCircuit_0/U0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.526    
                         arrival time                           6.767    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/resetCircuit_0/U0/data_out_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.334ns  (logic 0.146ns (43.751%)  route 0.188ns (56.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 6.946 - 5.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 6.438 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.605     6.438    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y88         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.146     6.584 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[30]/Q
                         net (fo=3, routed)           0.188     6.772    exam_i/resetCircuit_0/U0/data_in[30]
    SLICE_X86Y89         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.877     6.946    exam_i/resetCircuit_0/U0/clk
    SLICE_X86Y89         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.454    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.077     6.531    exam_i/resetCircuit_0/U0/data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -6.531    
                         arrival time                           6.772    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/resetCircuit_0/U0/data_out_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.338ns  (logic 0.146ns (43.163%)  route 0.192ns (56.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 6.946 - 5.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 6.436 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.603     6.436    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X87Y86         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.146     6.582 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[24]/Q
                         net (fo=3, routed)           0.192     6.775    exam_i/resetCircuit_0/U0/data_in[24]
    SLICE_X87Y89         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.877     6.946    exam_i/resetCircuit_0/U0/clk
    SLICE_X87Y89         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.454    
    SLICE_X87Y89         FDRE (Hold_fdre_C_D)         0.077     6.531    exam_i/resetCircuit_0/U0/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.531    
                         arrival time                           6.775    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/resetCircuit_0/U0/data_out_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.325ns  (logic 0.146ns (44.918%)  route 0.179ns (55.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 6.945 - 5.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 6.436 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.603     6.436    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y87         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.146     6.582 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[12]/Q
                         net (fo=3, routed)           0.179     6.761    exam_i/resetCircuit_0/U0/data_in[12]
    SLICE_X84Y89         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.876     6.945    exam_i/resetCircuit_0/U0/clk
    SLICE_X84Y89         FDRE                                         r  exam_i/resetCircuit_0/U0/data_out_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.453    
    SLICE_X84Y89         FDRE (Hold_fdre_C_D)         0.063     6.516    exam_i/resetCircuit_0/U0/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.516    
                         arrival time                           6.761    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y34    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y34    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y89    exam_i/DC32_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y91    exam_i/DC32_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y91    exam_i/DC32_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y92    exam_i/DC32_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y92    exam_i/DC32_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y92    exam_i/DC32_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y92    exam_i/DC32_0/U0/div_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y87    exam_i/ROM_Reader1_0/U0/data_tmp_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y87    exam_i/ROM_Reader1_0/U0/data_tmp_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y87    exam_i/ROM_Reader1_0/U0/data_tmp_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y87    exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y87    exam_i/resetCircuit_0/U0/data_out_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y87    exam_i/resetCircuit_0/U0/data_out_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y87    exam_i/resetCircuit_0/U0/data_out_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y87    exam_i/resetCircuit_0/U0/data_out_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y89    exam_i/DC32_0/U0/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y91    exam_i/DC32_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y89    exam_i/DC32_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y91    exam_i/DC32_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y91    exam_i/DC32_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y92    exam_i/DC32_0/U0/div_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y92    exam_i/DC32_0/U0/div_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y92    exam_i/DC32_0/U0/div_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y92    exam_i/DC32_0/U0/div_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y93    exam_i/DC32_0/U0/div_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y93    exam_i/DC32_0/U0/div_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y89    exam_i/DC32_0/U0/div_reg[1]/C



