ISim log file
Running: C:\Users\ib701\Desktop\Single-Cycle-RISC-Verilog\Single-Cycle-RISC-Verilog\Datapath_Module_Datapath_Module_sch_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/Datapath_Module_Datapath_Module_sch_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
0ns x 0 0 1 0000 0000 xxxx xxxx 

10ns 0 0 0 1 0000 0000 xxxx xxxx 

20ns 1 0 0 1 0000 0000 xxxx xxxx 

30ns 0 0 0 1 0000 0000 xxxx xxxx 

40ns 1 0 0 1 0000 0000 xxxx xxxx 

50ns 0 0 0 1 0000 0000 xxxx xxxx 

60ns 1 0 0 1 0000 0000 xxxx xxxx 

70ns 0 0 0 1 0000 0000 xxxx xxxx 

80ns 1 0 0 1 0000 0000 xxxx xxxx 

90ns 0 0 0 1 0000 0000 xxxx xxxx 

100ns 1 0 0 1 0000 0000 xxxx xxxx 

110ns 0 0 0 1 0000 0000 xxxx xxxx 

120ns 1 0 0 1 0000 0000 xxxx xxxx 

130ns 0 0 0 1 0000 0000 xxxx xxxx 

140ns 1 0 0 1 0000 0000 xxxx xxxx 

150ns 0 0 0 1 0000 0000 xxxx xxxx 

160ns 1 0 1 1 0000 1900 xxxx xxxx 

170ns 0 0 1 1 0000 1900 1900 xxxx 

180ns 1 0 1 1 0001 9220 xxxx xxxx 

190ns 0 0 1 1 0001 9220 9220 xxxx 

200ns 1 0 1 1 0012 e040 xxxx xxxx 

210ns 0 0 1 1 0012 e040 e040 xxxx 

220ns 1 0 1 1 0012 e040 e040 xxxx 

230ns 0 0 1 1 0012 e040 e040 xxxx 

240ns 1 0 1 1 0012 e040 e040 xxxx 

250ns 0 0 1 1 0012 e040 e040 xxxx 

260ns 1 1 0 0 0012 e040 1900 0000 

270ns 0 1 0 0 0012 e040 1900 0000 

280ns 1 0 0 0 0012 e040 1900 0000 

290ns 0 0 0 0 0012 e040 1900 0000 

300ns 1 0 0 0 0012 e040 9220 0000 

310ns 0 0 0 0 0012 e040 9220 0000 

320ns 1 0 0 0 0012 e040 e040 0000 

330ns 0 0 0 0 0012 e040 e040 0001 

340ns 1 0 0 0 0012 e040 xxxx 0001 

350ns 0 0 0 0 0012 e040 xxxx 0001 

360ns 1 0 0 0 0012 e040 xxxx 0001 

Stopped at time : 370 ns : File "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/tb_Datapath_Module.v" Line 117
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
0ns x 0 0 1 0000 0000 xxxx xxxx 

10ns 0 0 0 1 0000 0000 xxxx xxxx 

20ns 1 0 0 1 0000 0000 xxxx xxxx 

30ns 0 0 0 1 0000 0000 xxxx xxxx 

40ns 1 0 0 1 0000 0000 xxxx xxxx 

50ns 0 0 0 1 0000 0000 xxxx xxxx 

60ns 1 0 0 1 0000 0000 xxxx xxxx 

70ns 0 0 0 1 0000 0000 xxxx xxxx 

80ns 1 0 0 1 0000 0000 xxxx xxxx 

90ns 0 0 0 1 0000 0000 xxxx xxxx 

100ns 1 0 0 1 0000 0000 xxxx xxxx 

110ns 0 0 0 1 0000 0000 xxxx xxxx 

120ns 1 0 0 1 0000 0000 xxxx xxxx 

130ns 0 0 0 1 0000 0000 xxxx xxxx 

140ns 1 0 0 1 0000 0000 xxxx xxxx 

150ns 0 0 0 1 0000 0000 xxxx xxxx 

160ns 1 0 1 1 0000 1900 xxxx xxxx 

170ns 0 0 1 1 0000 1900 1900 xxxx 

180ns 1 0 1 1 0001 9220 xxxx xxxx 

190ns 0 0 1 1 0001 9220 9220 xxxx 

200ns 1 0 1 1 0012 e040 xxxx xxxx 

210ns 0 0 1 1 0012 e040 e040 xxxx 

220ns 1 0 1 1 0012 e040 e040 xxxx 

230ns 0 0 1 1 0012 e040 e040 xxxx 

240ns 1 0 1 1 0012 e040 e040 xxxx 

250ns 0 0 1 1 0012 e040 e040 xxxx 

260ns 1 1 0 0 0012 e040 1900 0000 

270ns 0 1 0 0 0012 e040 1900 0000 

280ns 1 0 0 0 0012 e040 1900 0000 

290ns 0 0 0 0 0012 e040 1900 0000 

300ns 1 0 0 0 0012 e040 9220 0000 

310ns 0 0 0 0 0012 e040 9220 0000 

320ns 1 0 0 0 0012 e040 e040 0000 

330ns 0 0 0 0 0012 e040 e040 0001 

340ns 1 0 0 0 0012 e040 xxxx 0001 

350ns 0 0 0 0 0012 e040 xxxx 0001 

360ns 1 0 0 0 0012 e040 xxxx 0001 

Stopped at time : 370 ns : File "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/tb_Datapath_Module.v" Line 117
