// Seed: 3885493738
module module_0;
  parameter id_1 = 1;
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1
);
  wire id_3;
  ;
  module_0 modCall_1 ();
  assign id_3 = id_3;
  wire id_4;
  if ("" - 1) logic id_5;
  else always id_5 = id_5;
endmodule
module module_2 #(
    parameter id_11 = 32'd87,
    parameter id_17 = 32'd32,
    parameter id_4  = 32'd82,
    parameter id_5  = 32'd21
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6
);
  output reg id_6;
  input wire _id_5;
  input wire _id_4;
  output logic [7:0] id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  logic [7:0][id_5] id_7;
  logic id_8;
  assign id_2 = id_8;
  id_9 :
  assert property (@(posedge (id_4) or 1'b0) &1)
    id_6#(
        .id_4(1'b0),
        .id_4(1),
        .id_4(1)
    ) = -1;
  wire  id_10;
  logic _id_11 = -1;
  assign id_2[1] = id_10;
  bit [id_11  -  id_4 : 1 'd0] id_12, id_13, id_14, id_15;
  parameter id_16 = 1;
  logic _id_17;
  ;
  wire id_18;
  always $signed(id_4);
  ;
  logic [7:0] id_19, id_20;
  parameter integer id_21 = id_16;
  always $clog2(id_4);
  ;
  id_22 :
  assert property (@(posedge id_19[id_17] or posedge (-1'b0) && 1) -1) id_12 = -1;
  reg id_23, id_24, id_25, id_26;
  module_0 modCall_1 ();
  wire id_27;
  initial
    if (1'b0) begin : LABEL_0
      id_24 = id_11 + id_17;
    end else id_3[1'b0] <= id_14 & -1;
endmodule
