library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity CarryBlock is
  Generic(data_width:integer:=4);
  Port (
        c0 : in std_logic; 
        x  : in std_logic_vector(data_width-1 downto 0);
        y  : in std_logic_vector(data_width-1 downto 0); 
        c  : out std_logic 
        );

end CarryBlock;

architecture Behavioral of CarryBlock is

signal c_internal: std_logic;

begin

process(x,y, c0) 
    begin 
        if (data_width = 1) then
            c_internal <= (x(0) and y(0)) or ((x(0) xor y(0)) and c0);
        elsif data_width = 2 then
            c_internal <= (x(1) and y(1)) or ((x(1) xor y(1)) and ((x(0) and y(0)) or ((x(0) xor y(0)) and c0)));
        elsif data_width = 3 then
            c_internal <= (x(2) and y(2)) or ((x(2) xor y(2)) and ((x(1) and y(1)) or ((x(1) xor y(1)) and ((x(0) and y(0)) or ((x(0) xor y(0)) and c0)))));
        elsif data_width = 4 then
            c_internal <= (x(3) and y(3)) or ((x(3) xor y(3)) and ((x(2) and y(2)) or ((x(2) xor y(2)) and ((x(1) and y(1)) or ((x(1) xor y(1)) and ((x(0) and y(0)) or ((x(0) xor y(0)) and c0)))))));
        else 
            c_internal <= '0';
        end if;       
end process;

c <= c_internal;

end Behavioral;
