{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1641923475298 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Washing_Machine EP3C25Q240C8 " "Selected device EP3C25Q240C8 for design \"Washing_Machine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641923475314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641923475361 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641923475361 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641923475486 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641923475501 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Device EP3C16Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1641923475782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1641923475782 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1641923475782 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 1095 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1641923475782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 1097 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1641923475782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 1099 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1641923475782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 1101 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1641923475782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 1103 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1641923475782 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1641923475782 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1641923475782 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Washing_Machine.sdc " "Synopsys Design Constraints File file not found: 'Washing_Machine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1641923476595 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641923476595 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|double_edge_detect  from: datac  to: combout " "Cell: inst3\|double_edge_detect  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1641923476595 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1641923476595 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1641923476595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1641923476610 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1641923476610 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN 33 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK~input (placed in PIN 33 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641923476642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer:inst3\|q1 " "Destination node Timer:inst3\|q1" {  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 19 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Timer:inst3|q1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641923476642 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1641923476642 ""}  } { { "washing_machine.bdf" "" { Schematic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/washing_machine.bdf" { { 264 32 200 280 "CLOCK" "" } } } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 1085 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641923476642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED_dot_matrix:inst2\|clk_9375  " "Automatically promoted node LED_dot_matrix:inst2\|clk_9375 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641923476642 ""}  } { { "../Blocks_PRO_MAX/LED_dot_matrix/LED_dot_matrix.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/LED_dot_matrix/LED_dot_matrix.v" 9 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_dot_matrix:inst2|clk_9375 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641923476642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timer:inst3\|double_edge_detect  " "Automatically promoted node Timer:inst3\|double_edge_detect " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641923476642 ""}  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 20 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Timer:inst3|double_edge_detect } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641923476642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timer:inst3\|clk_9375  " "Automatically promoted node Timer:inst3\|clk_9375 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641923476642 ""}  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 17 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Timer:inst3|clk_9375 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641923476642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timer:inst3\|second  " "Automatically promoted node Timer:inst3\|second " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641923476642 ""}  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 16 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Timer:inst3|second } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641923476642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Seven_segment_digital_tube_choose:inst1\|clk_div  " "Automatically promoted node Seven_segment_digital_tube_choose:inst1\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641923476642 ""}  } { { "../Blocks_PRO_MAX/Seven_segment_digital_tube_choose/Seven_segment_digital_tube_choose.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Seven_segment_digital_tube_choose/Seven_segment_digital_tube_choose.v" 11 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seven_segment_digital_tube_choose:inst1|clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641923476642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timer:inst3\|ten_second  " "Automatically promoted node Timer:inst3\|ten_second " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641923476642 ""}  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 17 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Timer:inst3|ten_second } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641923476642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timer:inst3\|minute  " "Automatically promoted node Timer:inst3\|minute " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641923476642 ""}  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 17 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Timer:inst3|minute } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641923476642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN 212 (CLK11, DIFFCLK_4p)) " "Automatically promoted node RESET~input (placed in PIN 212 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641923476642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Seven_segment_digital_tube_ignite:inst\|a~6 " "Destination node Seven_segment_digital_tube_ignite:inst\|a~6" {  } { { "../Blocks_PRO_MAX/Seven_segment_digital_tube_ignite/Seven_segment_digital_tube_ignite.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Seven_segment_digital_tube_ignite/Seven_segment_digital_tube_ignite.v" 15 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seven_segment_digital_tube_ignite:inst|a~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 401 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641923476642 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1641923476642 ""}  } { { "washing_machine.bdf" "" { Schematic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/washing_machine.bdf" { { 280 32 200 296 "RESET" "" } } } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 1086 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641923476642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Seven_segment_digital_tube_ignite:inst\|a~6  " "Automatically promoted node Seven_segment_digital_tube_ignite:inst\|a~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641923476642 ""}  } { { "../Blocks_PRO_MAX/Seven_segment_digital_tube_ignite/Seven_segment_digital_tube_ignite.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Seven_segment_digital_tube_ignite/Seven_segment_digital_tube_ignite.v" 15 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seven_segment_digital_tube_ignite:inst|a~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 0 { 0 ""} 0 401 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641923476642 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641923476970 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641923476970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641923476970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641923476970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641923476970 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1641923476970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1641923476970 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641923476970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641923477266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1641923477282 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641923477282 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641923477344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641923478875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641923479172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641923479188 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641923480512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641923480512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641923480809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1641923481950 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641923481950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641923483627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1641923483627 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641923483627 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1641923483642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641923483673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641923483970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641923484007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641923484179 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641923484531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/output_files/Washing_Machine.fit.smsg " "Generated suppressed messages file C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/output_files/Washing_Machine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641923484995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641923485323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 12 01:51:25 2022 " "Processing ended: Wed Jan 12 01:51:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641923485323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641923485323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641923485323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641923485323 ""}
