#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Apr 26 19:25:40 2019
# Process ID: 4152
# Current directory: D:/DSD-II/proj1 - Copy/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6260 D:\DSD-II\proj1 - Copy\project_1\project_1.xpr
# Log file: D:/DSD-II/proj1 - Copy/project_1/vivado.log
# Journal file: D:/DSD-II/proj1 - Copy/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/DSD-II/proj1 - Copy/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'D:/DSD-II/proj1/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 751.133 ; gain = 74.656
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj MIPS_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bf012efcabd8415187872d9e023a8601 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] clk_wiz_0 remains a black-box since it has no binding entity [D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd:114]
ERROR: [VRFC 10-718] formal port <jump_addr> does not exist in entity <instr_fetch>.  Please compare the definition of block <instr_fetch> to its component declaration and its instantion to detect the mismatch. [D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 807.039 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj MIPS_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bf012efcabd8415187872d9e023a8601 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] clk_wiz_0 remains a black-box since it has no binding entity [D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd:114]
ERROR: [VRFC 10-718] formal port <AluopCode> does not exist in entity <instr_decode>.  Please compare the definition of block <instr_decode> to its component declaration and its instantion to detect the mismatch. [D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd:82]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 808.988 ; gain = 1.949
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj MIPS_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bf012efcabd8415187872d9e023a8601 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] clk_wiz_0 remains a black-box since it has no binding entity [D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd:114]
ERROR: [VRFC 10-718] formal port <exWbIdx> does not exist in entity <execute>.  Please compare the definition of block <execute> to its component declaration and its instantion to detect the mismatch. [D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd:93]
ERROR: [VRFC 10-718] formal port <ExWbEn> does not exist in entity <execute>.  Please compare the definition of block <execute> to its component declaration and its instantion to detect the mismatch. [D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd:94]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 808.988 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj MIPS_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bf012efcabd8415187872d9e023a8601 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <exWbIdx> does not exist in entity <execute>.  Please compare the definition of block <execute> to its component declaration and its instantion to detect the mismatch. [D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd:93]
ERROR: [VRFC 10-718] formal port <ExWbEn> does not exist in entity <execute>.  Please compare the definition of block <execute> to its component declaration and its instantion to detect the mismatch. [D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd:94]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 811.012 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj MIPS_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS
ERROR: [VRFC 10-719] formal port/generic <exwbidx> is not declared in <execute> [D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd:233]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd:24]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 815.109 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 815.109 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj MIPS_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS
ERROR: [VRFC 10-719] formal port/generic <exwbidx> is not declared in <execute> [D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd:233]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd:24]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 815.109 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 815.109 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj MIPS_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bf012efcabd8415187872d9e023a8601 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behav of entity xil_defaultlib.pc_reg [pc_reg_default]
Compiling architecture behav of entity xil_defaultlib.adder [adder_default]
Compiling architecture behav of entity xil_defaultlib.instr_mem [instr_mem_default]
Compiling architecture structural of entity xil_defaultlib.instr_fetch [instr_fetch_default]
Compiling architecture reg_arch of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behav of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture dataflow of entity xil_defaultlib.fa [fa_default]
Compiling architecture structural of entity xil_defaultlib.ripplecarry_fa [ripplecarry_fa_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behav of entity xil_defaultlib.multU [multu_default]
Compiling architecture structural of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.execute [execute_default]
Compiling architecture behav of entity xil_defaultlib.data_mem [data_mem_default]
Compiling architecture structural of entity xil_defaultlib.mem_stage [mem_stage_default]
Compiling architecture behav of entity xil_defaultlib.wb_stage [wb_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.MIPS [mips_default]
Compiling architecture bench of entity xil_defaultlib.mips_tb
Built simulation snapshot MIPS_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 815.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_tb_behav -key {Behavioral:sim_1:Functional:MIPS_tb} -tclbatch {MIPS_tb.tcl} -view {D:/DSD-II/proj1 - Copy/project_1/microprocessor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/DSD-II/proj1
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/DSD-II/proj1.wcfg'.
open_wave_config -
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/-.wcfg'.
open_wave_config Copy/project_1/microprocessor_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/Copy/project_1/microprocessor_tb_behav.wcfg'.
source MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2500ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 840.148 ; gain = 25.039
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj MIPS_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 846.352 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bf012efcabd8415187872d9e023a8601 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behav of entity xil_defaultlib.pc_reg [pc_reg_default]
Compiling architecture behav of entity xil_defaultlib.adder [adder_default]
Compiling architecture behav of entity xil_defaultlib.instr_mem [instr_mem_default]
Compiling architecture structural of entity xil_defaultlib.instr_fetch [instr_fetch_default]
Compiling architecture reg_arch of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behav of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture dataflow of entity xil_defaultlib.fa [fa_default]
Compiling architecture structural of entity xil_defaultlib.ripplecarry_fa [ripplecarry_fa_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behav of entity xil_defaultlib.multU [multu_default]
Compiling architecture structural of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.execute [execute_default]
Compiling architecture behav of entity xil_defaultlib.data_mem [data_mem_default]
Compiling architecture structural of entity xil_defaultlib.mem_stage [mem_stage_default]
Compiling architecture behav of entity xil_defaultlib.wb_stage [wb_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.MIPS [mips_default]
Compiling architecture bench of entity xil_defaultlib.mips_tb
Built simulation snapshot MIPS_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 846.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 846.352 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 846.352 ; gain = 0.000
update_compile_order -fileset sources_1
check_syntax -fileset sources_1
INFO: [Vivado 12-4796] No errors or warning reported.
launch_simulation
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:MIPS_tb' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj MIPS_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bf012efcabd8415187872d9e023a8601 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] instr_mem remains a black-box since it has no binding entity [D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behav of entity xil_defaultlib.pc_reg [pc_reg_default]
Compiling architecture behav of entity xil_defaultlib.adder [adder_default]
Compiling architecture structural of entity xil_defaultlib.instr_fetch [instr_fetch_default]
Compiling architecture reg_arch of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behav of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture dataflow of entity xil_defaultlib.fa [fa_default]
Compiling architecture structural of entity xil_defaultlib.ripplecarry_fa [ripplecarry_fa_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behav of entity xil_defaultlib.multU [multu_default]
Compiling architecture structural of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.execute [execute_default]
Compiling architecture behav of entity xil_defaultlib.data_mem [data_mem_default]
Compiling architecture structural of entity xil_defaultlib.mem_stage [mem_stage_default]
Compiling architecture behav of entity xil_defaultlib.wb_stage [wb_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.MIPS [mips_default]
Compiling architecture bench of entity xil_defaultlib.mips_tb
Built simulation snapshot MIPS_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 846.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_tb_behav -key {Behavioral:sim_1:Functional:MIPS_tb} -tclbatch {MIPS_tb.tcl} -view {D:/DSD-II/proj1 - Copy/project_1/microprocessor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/DSD-II/proj1
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/DSD-II/proj1.wcfg'.
open_wave_config -
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/-.wcfg'.
open_wave_config Copy/project_1/microprocessor_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav/Copy/project_1/microprocessor_tb_behav.wcfg'.
source MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 849.531 ; gain = 3.180
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj MIPS_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 852.906 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bf012efcabd8415187872d9e023a8601 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] instr_mem remains a black-box since it has no binding entity [D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behav of entity xil_defaultlib.pc_reg [pc_reg_default]
Compiling architecture behav of entity xil_defaultlib.adder [adder_default]
Compiling architecture structural of entity xil_defaultlib.instr_fetch [instr_fetch_default]
Compiling architecture reg_arch of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behav of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture dataflow of entity xil_defaultlib.fa [fa_default]
Compiling architecture structural of entity xil_defaultlib.ripplecarry_fa [ripplecarry_fa_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behav of entity xil_defaultlib.multU [multu_default]
Compiling architecture structural of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.execute [execute_default]
Compiling architecture behav of entity xil_defaultlib.data_mem [data_mem_default]
Compiling architecture structural of entity xil_defaultlib.mem_stage [mem_stage_default]
Compiling architecture behav of entity xil_defaultlib.wb_stage [wb_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.MIPS [mips_default]
Compiling architecture bench of entity xil_defaultlib.mips_tb
Built simulation snapshot MIPS_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 852.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 852.906 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 855.238 ; gain = 2.332
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj MIPS_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1 - Copy/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 857.117 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/proj1 - Copy/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bf012efcabd8415187872d9e023a8601 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] instr_mem remains a black-box since it has no binding entity [D:/DSD-II/proj1 - Copy/sources/instr_fetch.vhd:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behav of entity xil_defaultlib.pc_reg [pc_reg_default]
Compiling architecture behav of entity xil_defaultlib.adder [adder_default]
Compiling architecture structural of entity xil_defaultlib.instr_fetch [instr_fetch_default]
Compiling architecture reg_arch of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behav of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture dataflow of entity xil_defaultlib.fa [fa_default]
Compiling architecture structural of entity xil_defaultlib.ripplecarry_fa [ripplecarry_fa_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behav of entity xil_defaultlib.multU [multu_default]
Compiling architecture structural of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.execute [execute_default]
Compiling architecture behav of entity xil_defaultlib.data_mem [data_mem_default]
Compiling architecture structural of entity xil_defaultlib.mem_stage [mem_stage_default]
Compiling architecture behav of entity xil_defaultlib.wb_stage [wb_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.MIPS [mips_default]
Compiling architecture bench of entity xil_defaultlib.mips_tb
Built simulation snapshot MIPS_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 857.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 857.117 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 859.457 ; gain = 3.152
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/DSD-II/proj1/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microprocessor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj microprocessor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity microprocessor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity microprocessor_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/proj1/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bf012efcabd8415187872d9e023a8601 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot microprocessor_tb_behav xil_defaultlib.microprocessor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behav of entity xil_defaultlib.pc_reg [pc_reg_default]
Compiling architecture behav of entity xil_defaultlib.adder [adder_default]
Compiling architecture behav of entity xil_defaultlib.instr_mem [instr_mem_default]
Compiling architecture structural of entity xil_defaultlib.instr_fetch [instr_fetch_default]
Compiling architecture behav of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture dataflow of entity xil_defaultlib.fa [fa_default]
Compiling architecture structural of entity xil_defaultlib.ripplecarry_fa [ripplecarry_fa_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behav of entity xil_defaultlib.multU [multu_default]
Compiling architecture structural of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.execute [execute_default]
Compiling architecture behav of entity xil_defaultlib.data_mem [data_mem_default]
Compiling architecture structural of entity xil_defaultlib.mem_stage [mem_stage_default]
Compiling architecture behav of entity xil_defaultlib.wb_stage [wb_stage_default]
Compiling architecture reg_arch of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behav of entity xil_defaultlib.microprocessor [microprocessor_default]
Compiling architecture behav of entity xil_defaultlib.microprocessor_tb
Built simulation snapshot microprocessor_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/proj1/project_1/project_1.sim/sim_1/behav/xsim.dir/microprocessor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/proj1/project_1/project_1.sim/sim_1/behav/xsim.dir/microprocessor_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 26 19:57:55 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 26 19:57:55 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 862.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/proj1/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "microprocessor_tb_behav -key {Behavioral:sim_1:Functional:microprocessor_tb} -tclbatch {microprocessor_tb.tcl} -view {D:/DSD-II/proj1/project_1/microprocessor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/DSD-II/proj1/project_1/microprocessor_tb_behav.wcfg
source microprocessor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'microprocessor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 870.727 ; gain = 8.613
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 873.113 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microprocessor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj microprocessor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity microprocessor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity microprocessor_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 873.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 873.113 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/proj1/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bf012efcabd8415187872d9e023a8601 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot microprocessor_tb_behav xil_defaultlib.microprocessor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behav of entity xil_defaultlib.pc_reg [pc_reg_default]
Compiling architecture behav of entity xil_defaultlib.adder [adder_default]
Compiling architecture behav of entity xil_defaultlib.instr_mem [instr_mem_default]
Compiling architecture structural of entity xil_defaultlib.instr_fetch [instr_fetch_default]
Compiling architecture behav of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture dataflow of entity xil_defaultlib.fa [fa_default]
Compiling architecture structural of entity xil_defaultlib.ripplecarry_fa [ripplecarry_fa_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behav of entity xil_defaultlib.multU [multu_default]
Compiling architecture structural of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.execute [execute_default]
Compiling architecture behav of entity xil_defaultlib.data_mem [data_mem_default]
Compiling architecture structural of entity xil_defaultlib.mem_stage [mem_stage_default]
Compiling architecture behav of entity xil_defaultlib.wb_stage [wb_stage_default]
Compiling architecture reg_arch of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behav of entity xil_defaultlib.microprocessor [microprocessor_default]
Compiling architecture behav of entity xil_defaultlib.microprocessor_tb
Built simulation snapshot microprocessor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 873.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 873.113 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 873.113 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microprocessor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj microprocessor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity microprocessor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity microprocessor_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 878.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 878.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/proj1/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bf012efcabd8415187872d9e023a8601 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot microprocessor_tb_behav xil_defaultlib.microprocessor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behav of entity xil_defaultlib.pc_reg [pc_reg_default]
Compiling architecture behav of entity xil_defaultlib.adder [adder_default]
Compiling architecture behav of entity xil_defaultlib.instr_mem [instr_mem_default]
Compiling architecture structural of entity xil_defaultlib.instr_fetch [instr_fetch_default]
Compiling architecture behav of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture dataflow of entity xil_defaultlib.fa [fa_default]
Compiling architecture structural of entity xil_defaultlib.ripplecarry_fa [ripplecarry_fa_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behav of entity xil_defaultlib.multU [multu_default]
Compiling architecture structural of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.execute [execute_default]
Compiling architecture behav of entity xil_defaultlib.data_mem [data_mem_default]
Compiling architecture structural of entity xil_defaultlib.mem_stage [mem_stage_default]
Compiling architecture behav of entity xil_defaultlib.wb_stage [wb_stage_default]
Compiling architecture reg_arch of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behav of entity xil_defaultlib.microprocessor [microprocessor_default]
Compiling architecture behav of entity xil_defaultlib.microprocessor_tb
Built simulation snapshot microprocessor_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 878.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 878.227 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 880.906 ; gain = 2.680
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microprocessor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/proj1/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj microprocessor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/instr_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/mem_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/project_1/project_1.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity microprocessor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/multiU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/ripplecarry_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripplecarry_fa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sllN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sraN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srlN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/wb_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/sources/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorN
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/proj1/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity microprocessor_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 882.031 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 882.031 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/proj1/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bf012efcabd8415187872d9e023a8601 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot microprocessor_tb_behav xil_defaultlib.microprocessor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behav of entity xil_defaultlib.pc_reg [pc_reg_default]
Compiling architecture behav of entity xil_defaultlib.adder [adder_default]
Compiling architecture behav of entity xil_defaultlib.instr_mem [instr_mem_default]
Compiling architecture structural of entity xil_defaultlib.instr_fetch [instr_fetch_default]
Compiling architecture behav of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture dataflow of entity xil_defaultlib.fa [fa_default]
Compiling architecture structural of entity xil_defaultlib.ripplecarry_fa [ripplecarry_fa_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behav of entity xil_defaultlib.multU [multu_default]
Compiling architecture structural of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.execute [execute_default]
Compiling architecture behav of entity xil_defaultlib.data_mem [data_mem_default]
Compiling architecture structural of entity xil_defaultlib.mem_stage [mem_stage_default]
Compiling architecture behav of entity xil_defaultlib.wb_stage [wb_stage_default]
Compiling architecture reg_arch of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behav of entity xil_defaultlib.microprocessor [microprocessor_default]
Compiling architecture behav of entity xil_defaultlib.microprocessor_tb
Built simulation snapshot microprocessor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 882.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 882.031 ; gain = 0.000
Vivado Simulator 2017.2
