Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Thu Feb  2 17:37:30 2023
| Host             : Tajdar running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.432        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.339        |
| Device Static (W)        | 0.093        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 57.8         |
| Junction Temperature (C) | 52.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.341 |     1376 |       --- |             --- |
|   LUT as Logic |     1.213 |      754 |     20800 |            3.63 |
|   CARRY4       |     0.070 |       90 |      8150 |            1.10 |
|   Register     |     0.044 |      302 |     41600 |            0.73 |
|   F7/F8 Muxes  |     0.009 |       39 |     32600 |            0.12 |
|   BUFG         |     0.006 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       57 |       --- |             --- |
| Signals        |     1.602 |      935 |       --- |             --- |
| Block RAM      |     0.780 |        4 |        50 |            8.00 |
| I/O            |     1.617 |       35 |       106 |           33.02 |
| Static Power   |     0.093 |          |           |                 |
| Total          |     5.432 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     3.718 |       3.691 |      0.027 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.072 |       0.058 |      0.014 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.448 |       0.447 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.068 |       0.067 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------+-----------+
| Name       | Power (W) |
+------------+-----------+
| top        |     5.339 |
|   c1       |     0.118 |
|   pg       |     2.103 |
|     b2b    |     0.085 |
|     b2b1   |     0.015 |
|     b2h4   |     0.025 |
|     l2     |     0.048 |
|       F[0] |     0.007 |
|       F[1] |     0.004 |
|       F[2] |     0.024 |
|       F[3] |     0.012 |
|     l3     |     0.039 |
|       F[2] |     0.026 |
|       F[3] |     0.013 |
|     sc     |     0.198 |
|     test1  |     0.235 |
|       rom1 |     0.235 |
|     test2  |     0.014 |
|       rom1 |     0.014 |
|     test3  |     0.230 |
|       rom1 |     0.230 |
|     test4  |     0.021 |
|       rom1 |     0.021 |
|     test6  |     0.008 |
|       rom1 |     0.008 |
|     test7  |     0.229 |
|       rom1 |     0.229 |
|     test8  |     0.234 |
|       rom1 |     0.234 |
|   vc       |     1.429 |
+------------+-----------+


