Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 21 03:53:08 2019
| Host         : natchanon-MacBookPro running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file vga_test_control_sets_placed.rpt
| Design       : vga_test
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|     10 |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                             |                  |                1 |              4 |
|  clk_IBUF_BUFG | p_clk                       | VGA_SYNC/h_count |                3 |             10 |
|  clk_IBUF_BUFG | VGA_SYNC/v_count[9]_i_1_n_0 |                  |                4 |             10 |
+----------------+-----------------------------+------------------+------------------+----------------+


