=====
SETUP
-0.454
5.155
4.701
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0
2.199
2.581
u_dvi_encoder/serdes_4b_10to1_inst/n150_s2
4.346
4.807
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst
5.155
=====
SETUP
-0.451
5.155
4.704
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0
2.199
2.581
u_dvi_encoder/serdes_4b_10to1_inst/n146_s2
4.346
4.807
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst
5.155
=====
SETUP
-0.389
5.093
4.704
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0
2.208
2.591
u_dvi_encoder/serdes_4b_10to1_inst/n144_s2
4.219
4.746
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst
5.093
=====
SETUP
-0.327
5.028
4.701
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0
2.208
2.591
u_dvi_encoder/serdes_4b_10to1_inst/n148_s2
4.219
4.681
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst
5.028
=====
SETUP
-0.118
4.819
4.701
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0
2.208
2.591
u_dvi_encoder/serdes_4b_10to1_inst/n149_s2
4.011
4.472
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst
4.819
=====
SETUP
0.012
4.689
4.701
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0
2.232
2.614
u_dvi_encoder/serdes_4b_10to1_inst/n147_s2
3.826
4.342
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst
4.689
=====
SETUP
0.030
4.674
4.704
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0
2.199
2.581
u_dvi_encoder/serdes_4b_10to1_inst/n145_s2
3.865
4.326
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst
4.674
=====
SETUP
0.038
4.666
4.704
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0
2.215
2.598
u_dvi_encoder/serdes_4b_10to1_inst/n143_s2
3.793
4.319
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst
4.666
=====
SETUP
0.150
4.544
4.695
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0
2.208
2.591
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst
4.544
=====
SETUP
0.153
5.641
5.794
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
1.551
1.957
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_d_7_s0
5.641
=====
SETUP
0.177
4.536
4.713
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0
2.199
2.581
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst
4.536
=====
SETUP
0.311
4.400
4.710
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0
2.199
2.581
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst
4.400
=====
SETUP
0.356
4.336
4.692
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0
2.208
2.591
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[1].oddr_inst
4.336
=====
SETUP
0.437
4.254
4.692
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0
2.208
2.591
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst
4.254
=====
SETUP
0.445
4.366
4.811
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0
2.222
2.605
u_dvi_encoder/serdes_4b_10to1_inst/n58_s0
2.761
3.287
u_dvi_encoder/serdes_4b_10to1_inst/n73_s0
3.840
4.366
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0
4.366
=====
SETUP
0.476
13.648
14.125
disp_driver/Disp_DE_s0
0.884
1.266
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
3.441
3.703
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_3_s6
4.580
5.041
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_2_s1
5.206
5.468
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_6_s0
5.963
6.490
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n683_s0
7.390
7.946
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n684_s0
7.946
7.996
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n685_s0
7.996
8.046
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n686_s0
8.046
8.096
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
9.965
10.486
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s
13.648
=====
SETUP
0.507
4.319
4.825
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0
2.222
2.605
u_dvi_encoder/serdes_4b_10to1_inst/n58_s0
2.761
3.287
u_dvi_encoder/serdes_4b_10to1_inst/n66_s0
3.857
4.319
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_2_s0
4.319
=====
SETUP
0.507
4.319
4.825
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0
2.222
2.605
u_dvi_encoder/serdes_4b_10to1_inst/n58_s0
2.761
3.287
u_dvi_encoder/serdes_4b_10to1_inst/n65_s0
3.857
4.319
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0
4.319
=====
SETUP
0.553
2.110
2.663
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_s0
0.913
1.295
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.110
=====
SETUP
0.566
2.097
2.663
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_s0
0.913
1.295
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.098
=====
SETUP
0.588
4.214
4.802
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0
2.222
2.605
u_dvi_encoder/serdes_4b_10to1_inst/n58_s0
2.761
3.287
u_dvi_encoder/serdes_4b_10to1_inst/n78_s0
3.697
4.214
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0
4.214
=====
SETUP
0.588
4.214
4.802
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0
2.222
2.605
u_dvi_encoder/serdes_4b_10to1_inst/n58_s0
2.761
3.287
u_dvi_encoder/serdes_4b_10to1_inst/n68_s0
3.697
4.214
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0
4.214
=====
SETUP
0.588
4.214
4.802
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0
2.222
2.605
u_dvi_encoder/serdes_4b_10to1_inst/n58_s0
2.761
3.287
u_dvi_encoder/serdes_4b_10to1_inst/n67_s0
3.697
4.214
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_1_s0
4.214
=====
SETUP
0.588
4.214
4.802
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0
2.222
2.605
u_dvi_encoder/serdes_4b_10to1_inst/n58_s0
2.761
3.287
u_dvi_encoder/serdes_4b_10to1_inst/n63_s0
3.697
4.214
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0
4.214
=====
SETUP
0.596
4.118
4.713
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0
2.215
2.598
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst
4.118
=====
HOLD
-0.732
0.993
1.724
u_dvi_encoder/encb/dout_8_s0
0.386
0.566
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0
0.993
=====
HOLD
-0.677
1.061
1.738
u_dvi_encoder/encb/dout_0_s0
0.380
0.560
u_dvi_encoder/serdes_4b_10to1_inst/n63_s0
0.804
1.061
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0
1.061
=====
HOLD
-0.642
1.107
1.749
u_dvi_encoder/encb/dout_4_s0
0.380
0.560
u_dvi_encoder/serdes_4b_10to1_inst/n61_s0
0.916
1.107
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0
1.107
=====
HOLD
-0.597
1.141
1.738
u_dvi_encoder/encb/dout_1_s0
0.386
0.566
u_dvi_encoder/serdes_4b_10to1_inst/n68_s0
0.884
1.141
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0
1.141
=====
HOLD
-0.534
1.197
1.731
u_dvi_encoder/encb/dout_9_s0
0.397
0.577
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0
1.197
=====
HOLD
-0.523
1.226
1.749
u_dvi_encoder/encb/dout_2_s0
0.380
0.560
u_dvi_encoder/serdes_4b_10to1_inst/n62_s0
0.916
1.226
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0
1.226
=====
HOLD
-0.522
1.216
1.738
u_dvi_encoder/encb/dout_3_s0
0.380
0.560
u_dvi_encoder/serdes_4b_10to1_inst/n67_s0
0.897
1.216
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_1_s0
1.216
=====
HOLD
-0.522
1.234
1.756
u_dvi_encoder/encb/dout_7_s0
0.380
0.560
u_dvi_encoder/serdes_4b_10to1_inst/n65_s0
0.924
1.234
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0
1.234
=====
HOLD
-0.514
1.235
1.749
u_dvi_encoder/encb/dout_6_s0
0.380
0.560
u_dvi_encoder/serdes_4b_10to1_inst/n60_s0
0.916
1.235
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0
1.235
=====
HOLD
-0.514
1.241
1.756
u_dvi_encoder/encb/dout_5_s0
0.386
0.566
u_dvi_encoder/serdes_4b_10to1_inst/n66_s0
0.923
1.241
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_2_s0
1.241
=====
HOLD
-0.488
1.255
1.743
u_dvi_encoder/encg/dout_3_s0
0.363
0.543
u_dvi_encoder/serdes_4b_10to1_inst/n77_s0
1.064
1.255
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0
1.255
=====
HOLD
-0.432
1.313
1.744
u_dvi_encoder/encr/dout_7_s0
0.363
0.543
u_dvi_encoder/serdes_4b_10to1_inst/n85_s0
1.121
1.313
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0
1.313
=====
HOLD
-0.428
1.321
1.749
u_dvi_encoder/encr/dout_6_s0
0.363
0.543
u_dvi_encoder/serdes_4b_10to1_inst/n80_s0
1.003
1.321
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0
1.321
=====
HOLD
-0.421
1.304
1.724
u_dvi_encoder/encr/dout_8_s0
0.363
0.543
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0
1.304
=====
HOLD
-0.412
1.308
1.719
u_dvi_encoder/encr/dout_9_s0
0.363
0.543
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0
1.308
=====
HOLD
-0.407
1.336
1.743
u_dvi_encoder/encg/dout_0_s0
0.371
0.551
u_dvi_encoder/serdes_4b_10to1_inst/n73_s0
1.145
1.336
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0
1.336
=====
HOLD
-0.402
1.322
1.724
u_dvi_encoder/encg/dout_9_s0
0.371
0.551
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0
1.322
=====
HOLD
-0.402
1.354
1.756
u_dvi_encoder/encr/dout_4_s0
0.363
0.543
u_dvi_encoder/serdes_4b_10to1_inst/n81_s0
1.096
1.354
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0
1.354
=====
HOLD
-0.361
1.383
1.743
u_dvi_encoder/encg/dout_5_s0
0.363
0.543
u_dvi_encoder/serdes_4b_10to1_inst/n76_s0
1.064
1.383
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0
1.383
=====
HOLD
-0.361
1.383
1.743
u_dvi_encoder/encg/dout_7_s0
0.363
0.543
u_dvi_encoder/serdes_4b_10to1_inst/n75_s0
1.064
1.383
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0
1.383
=====
HOLD
-0.361
1.383
1.743
u_dvi_encoder/encg/dout_6_s0
0.363
0.543
u_dvi_encoder/serdes_4b_10to1_inst/n70_s0
1.064
1.383
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0
1.383
=====
HOLD
-0.329
1.180
1.509
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0
0.358
0.538
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0
1.180
=====
HOLD
-0.311
1.434
1.744
u_dvi_encoder/encr/dout_3_s0
0.363
0.543
u_dvi_encoder/serdes_4b_10to1_inst/n87_s0
1.115
1.434
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0
1.434
=====
HOLD
-0.309
1.178
1.487
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0
0.363
0.543
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0
1.178
=====
HOLD
-0.304
1.440
1.744
u_dvi_encoder/encr/dout_5_s0
0.363
0.543
u_dvi_encoder/serdes_4b_10to1_inst/n86_s0
1.121
1.440
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0
1.440
