Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 21:10:48 2024
| Host         : Boom running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    101         
TIMING-16  Warning           Large setup violation          7           
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (121)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (173)
5. checking no_input_delay (11)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (121)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: hxd/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (173)
--------------------------------------------------
 There are 173 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.206      -18.279                     49                 1815        0.212        0.000                      0                 1815        4.500        0.000                       0                  1774  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.206      -18.279                     49                 1815        0.212        0.000                      0                 1815        4.500        0.000                       0                  1774  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           49  Failing Endpoints,  Worst Slack       -2.206ns,  Total Violation      -18.279ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.206ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.610ns  (logic 3.704ns (31.904%)  route 7.906ns (68.096%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X13Y71         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.166    vga/w_x[3]
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.822 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/addr_reg_reg_i_111_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.044 r  vga/addr_reg_reg_i_106/O[0]
                         net (fo=4, routed)           0.615     7.658    vga/at/compute_ascii_index_return0[4]
    SLICE_X13Y74         LUT2 (Prop_lut2_I0_O)        0.299     7.957 r  vga/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     7.957    vga/addr_reg_reg_i_109_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.184 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=6, routed)           0.980     9.165    vga/at/compute_ascii_index_return[4]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.303     9.468 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.915    10.383    vga/addr_reg_reg_i_41_n_0
    SLICE_X12Y77         LUT4 (Prop_lut4_I1_O)        0.124    10.507 r  vga/addr_reg_reg_i_898/O
                         net (fo=70, routed)          0.807    11.315    grid/addr_reg_reg_i_533_1
    SLICE_X14Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.439 r  grid/addr_reg_reg_i_901/O
                         net (fo=1, routed)           0.000    11.439    grid/addr_reg_reg_i_901_n_0
    SLICE_X14Y73         MUXF7 (Prop_muxf7_I0_O)      0.241    11.680 r  grid/addr_reg_reg_i_505/O
                         net (fo=2, routed)           1.005    12.684    grid/addr_reg_reg_i_505_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I1_O)        0.298    12.982 r  grid/addr_reg_reg_i_250/O
                         net (fo=1, routed)           0.645    13.627    grid/addr_reg_reg_i_250_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124    13.751 r  grid/addr_reg_reg_i_112/O
                         net (fo=3, routed)           0.906    14.657    grid/addr_reg_reg_i_112_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I0_O)        0.124    14.781 r  grid/addr_reg_reg_i_42/O
                         net (fo=1, routed)           0.000    14.781    grid/addr_reg_reg_i_42_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.209    14.990 r  grid/addr_reg_reg_i_13/O
                         net (fo=1, routed)           0.575    15.565    vga/addr_reg_reg_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.297    15.862 r  vga/addr_reg_reg_i_1/O
                         net (fo=1, routed)           0.812    16.674    at/rom/ADDRARDADDR[10]
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.470    14.811    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.468    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -16.674    
  -------------------------------------------------------------------
                         slack                                 -2.206    

Slack (VIOLATED) :        -2.171ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.575ns  (logic 4.485ns (38.748%)  route 7.090ns (61.252%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X13Y71         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.166    vga/w_x[3]
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.822 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/addr_reg_reg_i_111_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.156 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.410     7.566    vga/at/compute_ascii_index_return0[5]
    SLICE_X13Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.865 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.649     8.514    vga/addr_reg_reg_i_104_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.327     8.841 r  vga/addr_reg_reg_i_107/O
                         net (fo=1, routed)           0.000     8.841    vga/addr_reg_reg_i_107_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.242 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.009     9.251    vga/addr_reg_reg_i_40_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.473 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          0.904    10.377    vga/at/compute_ascii_index_return[7]
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.299    10.676 r  vga/addr_reg_reg_i_1048/O
                         net (fo=70, routed)          0.986    11.663    grid/addr_reg_reg_i_767_1
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    11.787 r  grid/addr_reg_reg_i_1088/O
                         net (fo=1, routed)           0.000    11.787    grid/addr_reg_reg_i_1088_n_0
    SLICE_X12Y63         MUXF7 (Prop_muxf7_I1_O)      0.214    12.001 r  grid/addr_reg_reg_i_775/O
                         net (fo=1, routed)           0.000    12.001    grid/addr_reg_reg_i_775_n_0
    SLICE_X12Y63         MUXF8 (Prop_muxf8_I1_O)      0.088    12.089 r  grid/addr_reg_reg_i_394/O
                         net (fo=2, routed)           1.045    13.134    grid/addr_reg_reg_i_394_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.319    13.453 r  grid/addr_reg_reg_i_204/O
                         net (fo=4, routed)           0.915    14.368    grid/addr_reg_reg_i_204_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I5_O)        0.124    14.492 r  grid/addr_reg_reg_i_130/O
                         net (fo=1, routed)           0.000    14.492    grid/addr_reg_reg_i_130_n_0
    SLICE_X5Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    14.704 r  grid/addr_reg_reg_i_51/O
                         net (fo=1, routed)           0.000    14.704    vga/addr_reg_reg_15
    SLICE_X5Y76          MUXF8 (Prop_muxf8_I1_O)      0.094    14.798 r  vga/addr_reg_reg_i_17/O
                         net (fo=1, routed)           0.853    15.651    vga/addr_reg_reg_i_17_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.316    15.967 r  vga/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.672    16.639    at/rom/ADDRARDADDR[8]
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.470    14.811    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.468    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -16.639    
  -------------------------------------------------------------------
                         slack                                 -2.171    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.513ns  (logic 4.148ns (36.027%)  route 7.365ns (63.973%))
  Logic Levels:           14  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X13Y71         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.166    vga/w_x[3]
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.822 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/addr_reg_reg_i_111_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.156 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.410     7.566    vga/at/compute_ascii_index_return0[5]
    SLICE_X13Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.865 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.649     8.514    vga/addr_reg_reg_i_104_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.327     8.841 r  vga/addr_reg_reg_i_107/O
                         net (fo=1, routed)           0.000     8.841    vga/addr_reg_reg_i_107_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.242 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.009     9.251    vga/addr_reg_reg_i_40_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.473 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          0.904    10.377    vga/at/compute_ascii_index_return[7]
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.299    10.676 r  vga/addr_reg_reg_i_1048/O
                         net (fo=70, routed)          0.873    11.550    grid/addr_reg_reg_i_767_1
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.674 r  grid/addr_reg_reg_i_1069/O
                         net (fo=1, routed)           0.000    11.674    grid/addr_reg_reg_i_1069_n_0
    SLICE_X12Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    11.915 r  grid/addr_reg_reg_i_758/O
                         net (fo=1, routed)           0.000    11.915    grid/addr_reg_reg_i_758_n_0
    SLICE_X12Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    12.013 r  grid/addr_reg_reg_i_387/O
                         net (fo=3, routed)           1.110    13.123    grid/addr_reg_reg_i_387_n_0
    SLICE_X7Y73          LUT5 (Prop_lut5_I4_O)        0.319    13.442 r  grid/addr_reg_reg_i_181/O
                         net (fo=1, routed)           0.906    14.348    grid/addr_reg_reg_i_181_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I0_O)        0.124    14.472 r  grid/addr_reg_reg_i_82/O
                         net (fo=1, routed)           0.652    15.124    grid/addr_reg_reg_i_82_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124    15.248 r  grid/addr_reg_reg_i_30/O
                         net (fo=1, routed)           0.394    15.642    vga/addr_reg_reg_11
    SLICE_X7Y79          LUT6 (Prop_lut6_I3_O)        0.124    15.766 r  vga/addr_reg_reg_i_7/O
                         net (fo=1, routed)           0.811    16.577    at/rom/ADDRARDADDR[4]
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.470    14.811    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.468    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -16.577    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.029ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.433ns  (logic 4.112ns (35.967%)  route 7.321ns (64.033%))
  Logic Levels:           14  (CARRY4=4 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X13Y71         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.166    vga/w_x[3]
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.822 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/addr_reg_reg_i_111_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.156 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.410     7.566    vga/at/compute_ascii_index_return0[5]
    SLICE_X13Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.865 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.649     8.514    vga/addr_reg_reg_i_104_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.327     8.841 r  vga/addr_reg_reg_i_107/O
                         net (fo=1, routed)           0.000     8.841    vga/addr_reg_reg_i_107_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.242 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.009     9.251    vga/addr_reg_reg_i_40_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.473 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          0.904    10.377    vga/at/compute_ascii_index_return[7]
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.299    10.676 r  vga/addr_reg_reg_i_1048/O
                         net (fo=70, routed)          0.927    11.603    grid/addr_reg_reg_i_767_1
    SLICE_X12Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.727 r  grid/addr_reg_reg_i_756/O
                         net (fo=3, routed)           0.937    12.665    grid/addr_reg_reg_i_756_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    12.789 r  grid/addr_reg_reg_i_594/O
                         net (fo=1, routed)           0.577    13.366    grid/addr_reg_reg_i_594_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124    13.490 r  grid/addr_reg_reg_i_287/O
                         net (fo=4, routed)           0.961    14.451    grid/addr_reg_reg_i_287_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124    14.575 r  grid/addr_reg_reg_i_154/O
                         net (fo=1, routed)           0.000    14.575    grid/addr_reg_reg_i_154_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I0_O)      0.212    14.787 r  grid/addr_reg_reg_i_69/O
                         net (fo=1, routed)           0.000    14.787    vga/addr_reg_reg_18
    SLICE_X5Y80          MUXF8 (Prop_muxf8_I1_O)      0.094    14.881 r  vga/addr_reg_reg_i_26/O
                         net (fo=1, routed)           0.480    15.361    vga/addr_reg_reg_i_26_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I1_O)        0.316    15.677 r  vga/addr_reg_reg_i_6/O
                         net (fo=1, routed)           0.819    16.496    at/rom/ADDRARDADDR[5]
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.470    14.811    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.468    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -16.496    
  -------------------------------------------------------------------
                         slack                                 -2.029    

Slack (VIOLATED) :        -1.982ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.387ns  (logic 4.112ns (36.113%)  route 7.275ns (63.887%))
  Logic Levels:           14  (CARRY4=4 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X13Y71         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.166    vga/w_x[3]
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.822 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/addr_reg_reg_i_111_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.156 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.410     7.566    vga/at/compute_ascii_index_return0[5]
    SLICE_X13Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.865 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.649     8.514    vga/addr_reg_reg_i_104_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.327     8.841 r  vga/addr_reg_reg_i_107/O
                         net (fo=1, routed)           0.000     8.841    vga/addr_reg_reg_i_107_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.242 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.009     9.251    vga/addr_reg_reg_i_40_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.473 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          0.904    10.377    vga/at/compute_ascii_index_return[7]
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.299    10.676 r  vga/addr_reg_reg_i_1048/O
                         net (fo=70, routed)          0.927    11.603    grid/addr_reg_reg_i_767_1
    SLICE_X12Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.727 r  grid/addr_reg_reg_i_756/O
                         net (fo=3, routed)           0.937    12.665    grid/addr_reg_reg_i_756_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    12.789 r  grid/addr_reg_reg_i_594/O
                         net (fo=1, routed)           0.577    13.366    grid/addr_reg_reg_i_594_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124    13.490 r  grid/addr_reg_reg_i_287/O
                         net (fo=4, routed)           0.944    14.434    grid/addr_reg_reg_i_287_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124    14.558 r  grid/addr_reg_reg_i_146/O
                         net (fo=1, routed)           0.000    14.558    grid/addr_reg_reg_i_146_n_0
    SLICE_X4Y77          MUXF7 (Prop_muxf7_I0_O)      0.212    14.770 r  grid/addr_reg_reg_i_63/O
                         net (fo=1, routed)           0.000    14.770    vga/addr_reg_reg_17
    SLICE_X4Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    14.864 r  vga/addr_reg_reg_i_23/O
                         net (fo=1, routed)           0.586    15.450    vga/addr_reg_reg_i_23_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I1_O)        0.316    15.766 r  vga/addr_reg_reg_i_5/O
                         net (fo=1, routed)           0.684    16.450    at/rom/ADDRARDADDR[6]
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.470    14.811    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.468    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                 -1.982    

Slack (VIOLATED) :        -1.922ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.326ns  (logic 3.676ns (32.457%)  route 7.650ns (67.543%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X13Y71         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.166    vga/w_x[3]
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.822 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/addr_reg_reg_i_111_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.044 r  vga/addr_reg_reg_i_106/O[0]
                         net (fo=4, routed)           0.615     7.658    vga/at/compute_ascii_index_return0[4]
    SLICE_X13Y74         LUT2 (Prop_lut2_I0_O)        0.299     7.957 r  vga/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     7.957    vga/addr_reg_reg_i_109_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.184 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=6, routed)           0.980     9.165    vga/at/compute_ascii_index_return[4]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.303     9.468 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.915    10.383    vga/addr_reg_reg_i_41_n_0
    SLICE_X12Y77         LUT4 (Prop_lut4_I1_O)        0.124    10.507 r  vga/addr_reg_reg_i_898/O
                         net (fo=70, routed)          1.191    11.698    grid/addr_reg_reg_i_533_1
    SLICE_X14Y88         LUT6 (Prop_lut6_I4_O)        0.124    11.822 r  grid/addr_reg_reg_i_603/O
                         net (fo=2, routed)           0.000    11.822    grid/addr_reg_reg_i_603_n_0
    SLICE_X14Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    12.036 r  grid/addr_reg_reg_i_529/O
                         net (fo=1, routed)           0.590    12.626    grid/addr_reg_reg_i_529_n_0
    SLICE_X13Y88         LUT5 (Prop_lut5_I0_O)        0.297    12.923 r  grid/addr_reg_reg_i_259/O
                         net (fo=2, routed)           0.416    13.339    grid/addr_reg_reg_i_259_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124    13.463 r  grid/addr_reg_reg_i_115_replica/O
                         net (fo=1, routed)           1.096    14.559    grid/addr_reg_reg_i_115_n_0_repN
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.124    14.683 r  grid/addr_reg_reg_i_48/O
                         net (fo=1, routed)           0.000    14.683    grid/addr_reg_reg_i_48_n_0
    SLICE_X8Y81          MUXF7 (Prop_muxf7_I0_O)      0.209    14.892 r  grid/addr_reg_reg_i_16/O
                         net (fo=1, routed)           0.611    15.503    vga/addr_reg_reg_2
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.297    15.800 r  vga/addr_reg_reg_i_2/O
                         net (fo=1, routed)           0.590    16.390    at/rom/ADDRARDADDR[9]
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.470    14.811    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.468    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -16.390    
  -------------------------------------------------------------------
                         slack                                 -1.922    

Slack (VIOLATED) :        -1.868ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.272ns  (logic 4.479ns (39.736%)  route 6.793ns (60.264%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X13Y71         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.166    vga/w_x[3]
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.822 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/addr_reg_reg_i_111_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.156 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.410     7.566    vga/at/compute_ascii_index_return0[5]
    SLICE_X13Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.865 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.649     8.514    vga/addr_reg_reg_i_104_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.327     8.841 r  vga/addr_reg_reg_i_107/O
                         net (fo=1, routed)           0.000     8.841    vga/addr_reg_reg_i_107_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.242 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.009     9.251    vga/addr_reg_reg_i_40_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.473 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          0.904    10.377    vga/at/compute_ascii_index_return[7]
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.299    10.676 r  vga/addr_reg_reg_i_1048/O
                         net (fo=70, routed)          0.986    11.663    grid/addr_reg_reg_i_767_1
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    11.787 r  grid/addr_reg_reg_i_1088/O
                         net (fo=1, routed)           0.000    11.787    grid/addr_reg_reg_i_1088_n_0
    SLICE_X12Y63         MUXF7 (Prop_muxf7_I1_O)      0.214    12.001 r  grid/addr_reg_reg_i_775/O
                         net (fo=1, routed)           0.000    12.001    grid/addr_reg_reg_i_775_n_0
    SLICE_X12Y63         MUXF8 (Prop_muxf8_I1_O)      0.088    12.089 r  grid/addr_reg_reg_i_394/O
                         net (fo=2, routed)           1.045    13.134    grid/addr_reg_reg_i_394_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.319    13.453 r  grid/addr_reg_reg_i_204/O
                         net (fo=4, routed)           1.165    14.617    grid/addr_reg_reg_i_204_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.124    14.741 r  grid/addr_reg_reg_i_138/O
                         net (fo=1, routed)           0.000    14.741    grid/addr_reg_reg_i_138_n_0
    SLICE_X6Y79          MUXF7 (Prop_muxf7_I0_O)      0.209    14.950 r  grid/addr_reg_reg_i_57/O
                         net (fo=1, routed)           0.000    14.950    vga/addr_reg_reg_16
    SLICE_X6Y79          MUXF8 (Prop_muxf8_I1_O)      0.088    15.038 r  vga/addr_reg_reg_i_20/O
                         net (fo=1, routed)           0.295    15.333    vga/addr_reg_reg_i_20_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.319    15.652 r  vga/addr_reg_reg_i_4/O
                         net (fo=1, routed)           0.683    16.336    at/rom/ADDRARDADDR[7]
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.470    14.811    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.468    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -16.336    
  -------------------------------------------------------------------
                         slack                                 -1.868    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 grid/iterator_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1609]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.153ns  (logic 3.435ns (33.833%)  route 6.718ns (66.167%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.533     5.054    grid/clk_IBUF_BUFG
    SLICE_X32Y75         FDCE                                         r  grid/iterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  grid/iterator_reg[0]/Q
                         net (fo=13, routed)          0.628     6.137    grid/iterator_reg_n_0_[0]
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.793 r  grid/ascii_grid_flat_reg[1536]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.793    grid/ascii_grid_flat_reg[1536]_i_5_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.127 f  grid/ascii_grid_flat_reg[1653]_i_12/O[1]
                         net (fo=2, routed)           0.589     7.716    grid/ascii_grid_flat3[5]
    SLICE_X30Y73         LUT6 (Prop_lut6_I5_O)        0.303     8.019 r  grid/ascii_grid_flat[1653]_i_13/O
                         net (fo=6, routed)           0.623     8.642    grid/ascii_grid_flat[1653]_i_13_n_0
    SLICE_X28Y73         LUT4 (Prop_lut4_I1_O)        0.124     8.766 r  grid/ascii_grid_flat[1653]_i_5/O
                         net (fo=1, routed)           0.000     8.766    grid/ascii_grid_flat[1653]_i_5_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.167 r  grid/ascii_grid_flat_reg[1653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.167    grid/ascii_grid_flat_reg[1653]_i_2_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.406 f  grid/ascii_grid_flat_reg[1284]_i_2/O[2]
                         net (fo=72, routed)          0.632    10.038    grid/ascii_grid_flat1[11]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.302    10.340 r  grid/ascii_grid_flat[1677]_i_8/O
                         net (fo=4, routed)           1.034    11.374    grid/ascii_grid_flat[1677]_i_8_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.498 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1649]_i_7/O
                         net (fo=1, routed)           0.433    11.931    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1649]_i_7_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.055 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1649]_i_4/O
                         net (fo=6, routed)           0.818    12.873    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1649]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    12.997 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1673]_i_4/O
                         net (fo=16, routed)          1.047    14.044    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1673]_i_4_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.124    14.168 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1609]_i_2/O
                         net (fo=7, routed)           0.915    15.083    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1609]_i_2_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.207 r  grid/ascii_grid_flat[1609]_i_1/O
                         net (fo=1, routed)           0.000    15.207    grid/ascii_grid_flat[1609]_i_1_n_0
    SLICE_X44Y75         FDRE                                         r  grid/ascii_grid_flat_reg[1609]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.421    14.762    grid/clk_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  grid/ascii_grid_flat_reg[1609]/C
                         clock pessimism              0.187    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X44Y75         FDRE (Setup_fdre_C_D)        0.029    14.942    grid/ascii_grid_flat_reg[1609]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -15.207    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 grid/iterator_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.088ns  (logic 3.435ns (34.051%)  route 6.653ns (65.948%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.533     5.054    grid/clk_IBUF_BUFG
    SLICE_X32Y75         FDCE                                         r  grid/iterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  grid/iterator_reg[0]/Q
                         net (fo=13, routed)          0.628     6.137    grid/iterator_reg_n_0_[0]
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.793 r  grid/ascii_grid_flat_reg[1536]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.793    grid/ascii_grid_flat_reg[1536]_i_5_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.127 f  grid/ascii_grid_flat_reg[1653]_i_12/O[1]
                         net (fo=2, routed)           0.589     7.716    grid/ascii_grid_flat3[5]
    SLICE_X30Y73         LUT6 (Prop_lut6_I5_O)        0.303     8.019 r  grid/ascii_grid_flat[1653]_i_13/O
                         net (fo=6, routed)           0.623     8.642    grid/ascii_grid_flat[1653]_i_13_n_0
    SLICE_X28Y73         LUT4 (Prop_lut4_I1_O)        0.124     8.766 r  grid/ascii_grid_flat[1653]_i_5/O
                         net (fo=1, routed)           0.000     8.766    grid/ascii_grid_flat[1653]_i_5_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.167 r  grid/ascii_grid_flat_reg[1653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.167    grid/ascii_grid_flat_reg[1653]_i_2_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.406 f  grid/ascii_grid_flat_reg[1284]_i_2/O[2]
                         net (fo=72, routed)          0.632    10.038    grid/ascii_grid_flat1[11]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.302    10.340 r  grid/ascii_grid_flat[1677]_i_8/O
                         net (fo=4, routed)           1.034    11.374    grid/ascii_grid_flat[1677]_i_8_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.498 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1649]_i_7/O
                         net (fo=1, routed)           0.433    11.931    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1649]_i_7_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.055 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1649]_i_4/O
                         net (fo=6, routed)           0.818    12.873    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1649]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    12.997 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1673]_i_4/O
                         net (fo=16, routed)          1.091    14.088    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1673]_i_4_n_0
    SLICE_X48Y70         LUT5 (Prop_lut5_I4_O)        0.124    14.212 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1465]_i_2/O
                         net (fo=6, routed)           0.805    15.018    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1465]_i_2_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I1_O)        0.124    15.142 r  grid/ascii_grid_flat[185]_i_1/O
                         net (fo=1, routed)           0.000    15.142    grid/ascii_grid_flat[185]_i_1_n_0
    SLICE_X47Y77         FDRE                                         r  grid/ascii_grid_flat_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.424    14.765    grid/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  grid/ascii_grid_flat_reg[185]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X47Y77         FDRE (Setup_fdre_C_D)        0.029    14.945    grid/ascii_grid_flat_reg[185]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -15.142    
  -------------------------------------------------------------------
                         slack                                 -0.196    

Slack (VIOLATED) :        -0.185ns  (required time - arrival time)
  Source:                 grid/iterator_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[697]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.077ns  (logic 3.435ns (34.087%)  route 6.642ns (65.913%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.533     5.054    grid/clk_IBUF_BUFG
    SLICE_X32Y75         FDCE                                         r  grid/iterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  grid/iterator_reg[0]/Q
                         net (fo=13, routed)          0.628     6.137    grid/iterator_reg_n_0_[0]
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.793 r  grid/ascii_grid_flat_reg[1536]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.793    grid/ascii_grid_flat_reg[1536]_i_5_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.127 f  grid/ascii_grid_flat_reg[1653]_i_12/O[1]
                         net (fo=2, routed)           0.589     7.716    grid/ascii_grid_flat3[5]
    SLICE_X30Y73         LUT6 (Prop_lut6_I5_O)        0.303     8.019 r  grid/ascii_grid_flat[1653]_i_13/O
                         net (fo=6, routed)           0.623     8.642    grid/ascii_grid_flat[1653]_i_13_n_0
    SLICE_X28Y73         LUT4 (Prop_lut4_I1_O)        0.124     8.766 r  grid/ascii_grid_flat[1653]_i_5/O
                         net (fo=1, routed)           0.000     8.766    grid/ascii_grid_flat[1653]_i_5_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.167 r  grid/ascii_grid_flat_reg[1653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.167    grid/ascii_grid_flat_reg[1653]_i_2_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.406 f  grid/ascii_grid_flat_reg[1284]_i_2/O[2]
                         net (fo=72, routed)          0.632    10.038    grid/ascii_grid_flat1[11]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.302    10.340 r  grid/ascii_grid_flat[1677]_i_8/O
                         net (fo=4, routed)           1.034    11.374    grid/ascii_grid_flat[1677]_i_8_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.498 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1649]_i_7/O
                         net (fo=1, routed)           0.433    11.931    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1649]_i_7_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.055 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1649]_i_4/O
                         net (fo=6, routed)           0.818    12.873    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1649]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    12.997 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1673]_i_4/O
                         net (fo=16, routed)          1.091    14.088    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1673]_i_4_n_0
    SLICE_X48Y70         LUT5 (Prop_lut5_I4_O)        0.124    14.212 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1465]_i_2/O
                         net (fo=6, routed)           0.795    15.007    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1465]_i_2_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  grid/ascii_grid_flat[697]_i_1/O
                         net (fo=1, routed)           0.000    15.131    grid/ascii_grid_flat[697]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  grid/ascii_grid_flat_reg[697]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.423    14.764    grid/clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  grid/ascii_grid_flat_reg[697]/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X45Y76         FDRE (Setup_fdre_C_D)        0.031    14.946    grid/ascii_grid_flat_reg[697]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -15.131    
  -------------------------------------------------------------------
                         slack                                 -0.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[345]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[345]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.551     1.434    grid/clk_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  grid/ascii_grid_flat_reg[345]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  grid/ascii_grid_flat_reg[345]/Q
                         net (fo=2, routed)           0.117     1.693    grid/ascii_grid_flat[345]
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.738 r  grid/ascii_grid_flat[345]_i_1/O
                         net (fo=1, routed)           0.000     1.738    grid/ascii_grid_flat[345]_i_1_n_0
    SLICE_X49Y74         FDRE                                         r  grid/ascii_grid_flat_reg[345]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.817     1.945    grid/clk_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  grid/ascii_grid_flat_reg[345]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X49Y74         FDRE (Hold_fdre_C_D)         0.091     1.525    grid/ascii_grid_flat_reg[345]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[317]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[317]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.553     1.436    grid/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  grid/ascii_grid_flat_reg[317]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  grid/ascii_grid_flat_reg[317]/Q
                         net (fo=2, routed)           0.127     1.727    grid/ascii_grid_flat[317]
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.772 r  grid/ascii_grid_flat[317]_i_1/O
                         net (fo=1, routed)           0.000     1.772    grid/ascii_grid_flat[317]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  grid/ascii_grid_flat_reg[317]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.819     1.947    grid/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  grid/ascii_grid_flat_reg[317]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121     1.557    grid/ascii_grid_flat_reg[317]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[525]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[525]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.557     1.440    grid/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  grid/ascii_grid_flat_reg[525]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  grid/ascii_grid_flat_reg[525]/Q
                         net (fo=2, routed)           0.127     1.731    grid/ascii_grid_flat[525]
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  grid/ascii_grid_flat[525]_i_1/O
                         net (fo=1, routed)           0.000     1.776    grid/ascii_grid_flat[525]_i_1_n_0
    SLICE_X38Y64         FDRE                                         r  grid/ascii_grid_flat_reg[525]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.824     1.952    grid/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  grid/ascii_grid_flat_reg[525]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.121     1.561    grid/ascii_grid_flat_reg[525]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[491]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[491]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.557     1.440    grid/clk_IBUF_BUFG
    SLICE_X42Y84         FDRE                                         r  grid/ascii_grid_flat_reg[491]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  grid/ascii_grid_flat_reg[491]/Q
                         net (fo=2, routed)           0.127     1.731    grid/ascii_grid_flat[491]
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  grid/ascii_grid_flat[491]_i_1/O
                         net (fo=1, routed)           0.000     1.776    grid/ascii_grid_flat[491]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  grid/ascii_grid_flat_reg[491]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.825     1.952    grid/clk_IBUF_BUFG
    SLICE_X42Y84         FDRE                                         r  grid/ascii_grid_flat_reg[491]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.121     1.561    grid/ascii_grid_flat_reg[491]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[724]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[724]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.560     1.443    grid/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  grid/ascii_grid_flat_reg[724]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  grid/ascii_grid_flat_reg[724]/Q
                         net (fo=2, routed)           0.127     1.734    grid/ascii_grid_flat[724]
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  grid/ascii_grid_flat[724]_i_1/O
                         net (fo=1, routed)           0.000     1.779    grid/ascii_grid_flat[724]_i_1_n_0
    SLICE_X10Y86         FDRE                                         r  grid/ascii_grid_flat_reg[724]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.828     1.956    grid/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  grid/ascii_grid_flat_reg[724]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.121     1.564    grid/ascii_grid_flat_reg[724]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[586]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[586]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.559     1.442    grid/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  grid/ascii_grid_flat_reg[586]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  grid/ascii_grid_flat_reg[586]/Q
                         net (fo=2, routed)           0.127     1.733    grid/ascii_grid_flat[586]
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  grid/ascii_grid_flat[586]_i_1/O
                         net (fo=1, routed)           0.000     1.778    grid/ascii_grid_flat[586]_i_1_n_0
    SLICE_X42Y88         FDRE                                         r  grid/ascii_grid_flat_reg[586]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.829     1.956    grid/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  grid/ascii_grid_flat_reg[586]/C
                         clock pessimism             -0.514     1.442    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.121     1.563    grid/ascii_grid_flat_reg[586]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[427]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[427]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.033%)  route 0.128ns (37.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.557     1.440    grid/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  grid/ascii_grid_flat_reg[427]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  grid/ascii_grid_flat_reg[427]/Q
                         net (fo=2, routed)           0.128     1.732    grid/ascii_grid_flat[427]
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.777 r  grid/ascii_grid_flat[427]_i_1/O
                         net (fo=1, routed)           0.000     1.777    grid/ascii_grid_flat[427]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  grid/ascii_grid_flat_reg[427]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.826     1.953    grid/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  grid/ascii_grid_flat_reg[427]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.121     1.561    grid/ascii_grid_flat_reg[427]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[170]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.033%)  route 0.128ns (37.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.560     1.443    grid/clk_IBUF_BUFG
    SLICE_X46Y88         FDRE                                         r  grid/ascii_grid_flat_reg[170]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  grid/ascii_grid_flat_reg[170]/Q
                         net (fo=2, routed)           0.128     1.735    grid/ascii_grid_flat[170]
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  grid/ascii_grid_flat[170]_i_1/O
                         net (fo=1, routed)           0.000     1.780    grid/ascii_grid_flat[170]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  grid/ascii_grid_flat_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.830     1.957    grid/clk_IBUF_BUFG
    SLICE_X46Y88         FDRE                                         r  grid/ascii_grid_flat_reg[170]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.121     1.564    grid/ascii_grid_flat_reg[170]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[633]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[633]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.549     1.432    grid/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  grid/ascii_grid_flat_reg[633]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  grid/ascii_grid_flat_reg[633]/Q
                         net (fo=2, routed)           0.123     1.696    grid/ascii_grid_flat[633]
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.741 r  grid/ascii_grid_flat[633]_i_1/O
                         net (fo=1, routed)           0.000     1.741    grid/ascii_grid_flat[633]_i_1_n_0
    SLICE_X43Y76         FDRE                                         r  grid/ascii_grid_flat_reg[633]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.816     1.943    grid/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  grid/ascii_grid_flat_reg[633]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.092     1.524    grid/ascii_grid_flat_reg[633]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[490]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[490]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.560     1.443    grid/clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  grid/ascii_grid_flat_reg[490]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  grid/ascii_grid_flat_reg[490]/Q
                         net (fo=2, routed)           0.123     1.707    grid/ascii_grid_flat[490]
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.752 r  grid/ascii_grid_flat[490]_i_1/O
                         net (fo=1, routed)           0.000     1.752    grid/ascii_grid_flat[490]_i_1_n_0
    SLICE_X47Y89         FDRE                                         r  grid/ascii_grid_flat_reg[490]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.830     1.957    grid/clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  grid/ascii_grid_flat_reg[490]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.092     1.535    grid/ascii_grid_flat_reg[490]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30   at/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y37    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y34    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y34    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y34    rgb_reg_reg[11]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.471ns  (logic 1.441ns (9.960%)  route 13.029ns (90.040%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       13.029    14.471    vga/AR[0]
    SLICE_X12Y93         FDCE                                         f  vga/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.471ns  (logic 1.441ns (9.960%)  route 13.029ns (90.040%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       13.029    14.471    vga/AR[0]
    SLICE_X12Y93         FDCE                                         f  vga/h_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.471ns  (logic 1.441ns (9.960%)  route 13.029ns (90.040%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       13.029    14.471    vga/AR[0]
    SLICE_X12Y93         FDCE                                         f  vga/h_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.462ns  (logic 1.441ns (9.966%)  route 13.021ns (90.034%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       13.021    14.462    vga/AR[0]
    SLICE_X10Y101        FDCE                                         f  vga/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.462ns  (logic 1.441ns (9.966%)  route 13.021ns (90.034%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       13.021    14.462    vga/AR[0]
    SLICE_X10Y101        FDCE                                         f  vga/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.495ns  (logic 4.463ns (42.527%)  route 6.032ns (57.473%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE                         0.000     0.000 r  hxd/q7seg/ps_reg[1]/C
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hxd/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.316     1.772    uart/RX/seg_OBUF[0]_inst_i_1_1[1]
    SLICE_X9Y40          LUT6 (Prop_lut6_I4_O)        0.124     1.896 r  uart/RX/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.216     3.112    uart/RX/sel0[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I2_O)        0.150     3.262 r  uart/RX/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.500     6.762    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    10.495 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.495    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.425ns  (logic 4.492ns (43.084%)  route 5.934ns (56.916%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE                         0.000     0.000 r  hxd/q7seg/ps_reg[1]/C
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hxd/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.316     1.772    uart/RX/seg_OBUF[0]_inst_i_1_1[1]
    SLICE_X9Y40          LUT6 (Prop_lut6_I4_O)        0.124     1.896 r  uart/RX/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.206     3.102    uart/RX/sel0[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I3_O)        0.152     3.254 r  uart/RX/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.412     6.666    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    10.425 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.425    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.358ns  (logic 4.215ns (40.689%)  route 6.144ns (59.311%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE                         0.000     0.000 r  hxd/q7seg/ps_reg[1]/C
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hxd/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.316     1.772    uart/RX/seg_OBUF[0]_inst_i_1_1[1]
    SLICE_X9Y40          LUT6 (Prop_lut6_I4_O)        0.124     1.896 r  uart/RX/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.216     3.112    uart/RX/sel0[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.236 r  uart/RX/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.611     6.848    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.358 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.358    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.260ns  (logic 4.239ns (41.318%)  route 6.021ns (58.682%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE                         0.000     0.000 r  hxd/q7seg/ps_reg[1]/C
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hxd/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.316     1.772    uart/RX/seg_OBUF[0]_inst_i_1_1[1]
    SLICE_X9Y40          LUT6 (Prop_lut6_I4_O)        0.124     1.896 r  uart/RX/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.206     3.102    uart/RX/sel0[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I2_O)        0.124     3.226 r  uart/RX/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.499     6.725    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.260 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.260    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.257ns  (logic 4.506ns (43.936%)  route 5.750ns (56.064%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE                         0.000     0.000 r  uart/RX/data_out_reg[0]/C
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/RX/data_out_reg[0]/Q
                         net (fo=3, routed)           1.185     1.703    uart/RX/Q[0]
    SLICE_X10Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.827 r  uart/RX/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.864     2.691    uart/RX/sel0[0]
    SLICE_X12Y39         LUT4 (Prop_lut4_I2_O)        0.153     2.844 r  uart/RX/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.701     6.545    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    10.257 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.257    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/RX/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE                         0.000     0.000 r  uart/RX/received_reg/C
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/RX/received_reg/Q
                         net (fo=3, routed)           0.078     0.219    uart/received
    SLICE_X9Y40          FDRE                                         r  uart/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.933%)  route 0.105ns (36.067%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  uart/TX/count_reg[0]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/TX/count_reg[0]/Q
                         net (fo=8, routed)           0.105     0.246    uart/TX/count_reg[0]
    SLICE_X4Y53          LUT6 (Prop_lut6_I3_O)        0.045     0.291 r  uart/TX/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.291    uart/TX/count[5]_i_1__0_n_0
    SLICE_X4Y53          FDRE                                         r  uart/TX/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.132%)  route 0.120ns (38.868%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  uart/TX/count_reg[1]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/TX/count_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    uart/TX/count_reg[1]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.048     0.309 r  uart/TX/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    uart/TX/p_0_in__0[2]
    SLICE_X4Y53          FDRE                                         r  uart/TX/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/RX/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.784%)  route 0.154ns (45.216%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE                         0.000     0.000 r  uart/RX/last_bit_reg/C
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/RX/last_bit_reg/Q
                         net (fo=2, routed)           0.154     0.295    uart/RX/last_bit
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.045     0.340 r  uart/RX/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.340    uart/RX/receiving_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  uart/RX/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE                         0.000     0.000 r  uart/TX/temp_reg[7]/C
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/TX/temp_reg[7]/Q
                         net (fo=1, routed)           0.141     0.305    uart/TX/data7
    SLICE_X8Y53          LUT6 (Prop_lut6_I1_O)        0.045     0.350 r  uart/TX/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.350    uart/TX/bit_out_i_3_n_0
    SLICE_X8Y53          FDRE                                         r  uart/TX/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.602%)  route 0.188ns (53.398%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE                         0.000     0.000 r  uart/en_reg/C
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/en_reg/Q
                         net (fo=2, routed)           0.188     0.352    uart/TX/en
    SLICE_X6Y52          FDRE                                         r  uart/TX/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/fdivTarget/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/fdivTarget/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE                         0.000     0.000 r  hxd/fdivTarget/clkDiv_reg/C
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/fdivTarget/clkDiv_reg/Q
                         net (fo=3, routed)           0.168     0.309    hxd/fdivTarget/CLK
    SLICE_X13Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/fdivTarget/clkDiv_i_1__17/O
                         net (fo=1, routed)           0.000     0.354    hxd/fdivTarget/clkDiv_i_1__17_n_0
    SLICE_X13Y41         FDRE                                         r  hxd/fdivTarget/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[13].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[13].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE                         0.000     0.000 r  hxd/genblk1[13].fDiv/clkDiv_reg/C
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[13].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[13].fDiv/clkDiv_reg_0
    SLICE_X15Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[13].fDiv/clkDiv_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[13].fDiv/clkDiv_i_1__12_n_0
    SLICE_X15Y38         FDRE                                         r  hxd/genblk1[13].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[8].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[8].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE                         0.000     0.000 r  hxd/genblk1[8].fDiv/clkDiv_reg/C
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[8].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[8].fDiv/clkDiv_reg_0
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[8].fDiv/clkDiv_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[8].fDiv/clkDiv_i_1__7_n_0
    SLICE_X13Y35         FDRE                                         r  hxd/genblk1[8].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[5].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[5].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  hxd/genblk1[5].fDiv/clkDiv_reg/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[5].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[5].fDiv/clkDiv_reg_0
    SLICE_X13Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[5].fDiv/clkDiv_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[5].fDiv/clkDiv_i_1__4_n_0
    SLICE_X13Y33         FDRE                                         r  hxd/genblk1[5].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.262ns  (logic 4.021ns (55.374%)  route 3.241ns (44.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.610     5.131    vga/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDCE (Prop_fdce_C_Q)         0.518     5.649 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           3.241     8.890    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    12.393 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.393    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.992ns  (logic 4.015ns (57.413%)  route 2.978ns (42.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.555     5.076    vga/clk_IBUF_BUFG
    SLICE_X10Y59         FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.978     8.572    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.068 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.068    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.992ns  (logic 1.018ns (14.560%)  route 5.974ns (85.440%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X12Y71         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.582 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          1.946     7.528    vga/w_x[4]
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.680 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.495    10.174    vga/h_count_next[9]_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.348    10.522 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.533    12.055    vga/v_count_next_1
    SLICE_X8Y70          FDCE                                         r  vga/v_count_next_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.992ns  (logic 1.018ns (14.560%)  route 5.974ns (85.440%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X12Y71         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.582 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          1.946     7.528    vga/w_x[4]
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.680 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.495    10.174    vga/h_count_next[9]_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.348    10.522 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.533    12.055    vga/v_count_next_1
    SLICE_X8Y70          FDCE                                         r  vga/v_count_next_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 1.018ns (15.490%)  route 5.554ns (84.510%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X12Y71         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.582 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          1.946     7.528    vga/w_x[4]
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.680 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.495    10.174    vga/h_count_next[9]_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.348    10.522 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.114    11.636    vga/v_count_next_1
    SLICE_X7Y71          FDCE                                         r  vga/v_count_next_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 1.018ns (15.490%)  route 5.554ns (84.510%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X12Y71         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.582 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          1.946     7.528    vga/w_x[4]
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.680 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.495    10.174    vga/h_count_next[9]_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.348    10.522 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.114    11.636    vga/v_count_next_1
    SLICE_X7Y71          FDCE                                         r  vga/v_count_next_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 1.018ns (15.490%)  route 5.554ns (84.510%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X12Y71         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.582 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          1.946     7.528    vga/w_x[4]
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.680 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.495    10.174    vga/h_count_next[9]_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.348    10.522 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.114    11.636    vga/v_count_next_1
    SLICE_X7Y71          FDCE                                         r  vga/v_count_next_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 1.018ns (15.490%)  route 5.554ns (84.510%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X12Y71         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.582 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          1.946     7.528    vga/w_x[4]
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.680 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.495    10.174    vga/h_count_next[9]_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.348    10.522 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.114    11.636    vga/v_count_next_1
    SLICE_X7Y71          FDCE                                         r  vga/v_count_next_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 1.018ns (15.490%)  route 5.554ns (84.510%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X12Y71         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.582 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          1.946     7.528    vga/w_x[4]
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.680 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.495    10.174    vga/h_count_next[9]_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.348    10.522 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.114    11.636    vga/v_count_next_1
    SLICE_X7Y71          FDCE                                         r  vga/v_count_next_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.383ns  (logic 1.018ns (15.949%)  route 5.365ns (84.051%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.543     5.064    vga/clk_IBUF_BUFG
    SLICE_X12Y71         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.582 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          1.946     7.528    vga/w_x[4]
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.680 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.495    10.174    vga/h_count_next[9]_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.348    10.522 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.924    11.447    vga/v_count_next_1
    SLICE_X7Y72          FDCE                                         r  vga/v_count_next_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.555     1.438    vga/clk_IBUF_BUFG
    SLICE_X9Y70          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.141     1.579 f  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.099     1.679    vga/ADDRARDADDR[0]
    SLICE_X8Y70          LUT5 (Prop_lut5_I3_O)        0.045     1.724 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.724    vga/v_count_next[0]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.555     1.438    vga/clk_IBUF_BUFG
    SLICE_X9Y70          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.099     1.679    vga/ADDRARDADDR[0]
    SLICE_X8Y70          LUT2 (Prop_lut2_I0_O)        0.048     1.727 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.727    vga/v_count_next[1]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.647     1.531    vga/clk_IBUF_BUFG
    SLICE_X11Y101        FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141     1.672 f  vga/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.099     1.771    vga/Q[0]
    SLICE_X10Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    vga/h_count_next_0[0]
    SLICE_X10Y101        FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.647     1.531    vga/clk_IBUF_BUFG
    SLICE_X11Y101        FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141     1.672 r  vga/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.099     1.771    vga/Q[0]
    SLICE_X10Y101        LUT2 (Prop_lut2_I0_O)        0.048     1.819 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    vga/h_count_next_0[1]
    SLICE_X10Y101        FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.186ns (41.598%)  route 0.261ns (58.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X13Y72         FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/h_count_reg_reg[8]/Q
                         net (fo=10, routed)          0.261     1.839    vga/w_x[8]
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.884 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.884    vga/h_count_next_0[8]
    SLICE_X15Y71         FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.186ns (36.543%)  route 0.323ns (63.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.446    vga/clk_IBUF_BUFG
    SLICE_X13Y90         FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.323     1.910    vga/Q[2]
    SLICE_X12Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.955 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.955    vga/h_count_next_0[2]
    SLICE_X12Y93         FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.189ns (36.915%)  route 0.323ns (63.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.446    vga/clk_IBUF_BUFG
    SLICE_X13Y90         FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.323     1.910    vga/Q[2]
    SLICE_X12Y93         LUT4 (Prop_lut4_I0_O)        0.048     1.958 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.958    vga/h_count_next_0[3]
    SLICE_X12Y93         FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.186ns (36.258%)  route 0.327ns (63.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.446    vga/clk_IBUF_BUFG
    SLICE_X13Y90         FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.327     1.914    vga/Q[2]
    SLICE_X12Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.959 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.959    vga/h_count_next_0[4]
    SLICE_X12Y93         FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.185ns (29.308%)  route 0.446ns (70.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.555     1.438    vga/clk_IBUF_BUFG
    SLICE_X9Y70          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.446     2.025    vga/ADDRARDADDR[1]
    SLICE_X7Y71          LUT5 (Prop_lut5_I3_O)        0.044     2.069 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     2.069    vga/v_count_next[3]_i_1_n_0
    SLICE_X7Y71          FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.186ns (29.419%)  route 0.446ns (70.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.555     1.438    vga/clk_IBUF_BUFG
    SLICE_X9Y70          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.446     2.025    vga/ADDRARDADDR[1]
    SLICE_X7Y71          LUT5 (Prop_lut5_I3_O)        0.045     2.070 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     2.070    vga/v_count_next[2]_i_1_n_0
    SLICE_X7Y71          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1754 Endpoints
Min Delay          1754 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[770]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.161ns  (logic 1.689ns (9.302%)  route 16.471ns (90.698%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       15.640    17.081    grid/reset_IBUF
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.205 r  grid/ascii_grid_flat[770]_i_2/O
                         net (fo=1, routed)           0.831    18.037    grid/ascii_grid_flat[770]_i_2_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I3_O)        0.124    18.161 r  grid/ascii_grid_flat[770]_i_1/O
                         net (fo=1, routed)           0.000    18.161    grid/ascii_grid_flat[770]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  grid/ascii_grid_flat_reg[770]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.434     4.775    grid/clk_IBUF_BUFG
    SLICE_X33Y91         FDRE                                         r  grid/ascii_grid_flat_reg[770]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[718]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.923ns  (logic 1.689ns (9.425%)  route 16.234ns (90.575%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       15.817    17.259    grid/reset_IBUF
    SLICE_X38Y93         LUT5 (Prop_lut5_I4_O)        0.124    17.383 r  grid/ascii_grid_flat[718]_i_2/O
                         net (fo=1, routed)           0.416    17.799    grid/ascii_grid_flat[718]_i_2_n_0
    SLICE_X38Y92         LUT4 (Prop_lut4_I2_O)        0.124    17.923 r  grid/ascii_grid_flat[718]_i_1/O
                         net (fo=1, routed)           0.000    17.923    grid/ascii_grid_flat[718]_i_1_n_0
    SLICE_X38Y92         FDRE                                         r  grid/ascii_grid_flat_reg[718]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.434     4.775    grid/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  grid/ascii_grid_flat_reg[718]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.896ns  (logic 1.689ns (9.440%)  route 16.206ns (90.560%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       15.572    17.014    grid/reset_IBUF
    SLICE_X37Y93         LUT5 (Prop_lut5_I4_O)        0.124    17.138 r  grid/ascii_grid_flat[206]_i_2/O
                         net (fo=1, routed)           0.634    17.772    grid/ascii_grid_flat[206]_i_2_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I2_O)        0.124    17.896 r  grid/ascii_grid_flat[206]_i_1/O
                         net (fo=1, routed)           0.000    17.896    grid/ascii_grid_flat[206]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  grid/ascii_grid_flat_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.434     4.775    grid/clk_IBUF_BUFG
    SLICE_X37Y92         FDRE                                         r  grid/ascii_grid_flat_reg[206]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.884ns  (logic 1.689ns (9.446%)  route 16.194ns (90.554%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       15.572    17.014    grid/reset_IBUF
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.124    17.138 r  grid/ascii_grid_flat[46]_i_2/O
                         net (fo=1, routed)           0.622    17.760    grid/ascii_grid_flat[46]_i_2_n_0
    SLICE_X36Y93         LUT4 (Prop_lut4_I2_O)        0.124    17.884 r  grid/ascii_grid_flat[46]_i_1/O
                         net (fo=1, routed)           0.000    17.884    grid/ascii_grid_flat[46]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  grid/ascii_grid_flat_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.435     4.776    grid/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  grid/ascii_grid_flat_reg[46]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[606]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.829ns  (logic 1.689ns (9.475%)  route 16.139ns (90.525%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       15.732    17.174    grid/reset_IBUF
    SLICE_X37Y94         LUT5 (Prop_lut5_I4_O)        0.124    17.298 r  grid/ascii_grid_flat[606]_i_2/O
                         net (fo=1, routed)           0.407    17.705    grid/ascii_grid_flat[606]_i_2_n_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I2_O)        0.124    17.829 r  grid/ascii_grid_flat[606]_i_1/O
                         net (fo=1, routed)           0.000    17.829    grid/ascii_grid_flat[606]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  grid/ascii_grid_flat_reg[606]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.435     4.776    grid/clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  grid/ascii_grid_flat_reg[606]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[590]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.821ns  (logic 1.689ns (9.479%)  route 16.132ns (90.521%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       15.462    16.903    grid/reset_IBUF
    SLICE_X38Y91         LUT5 (Prop_lut5_I4_O)        0.124    17.027 r  grid/ascii_grid_flat[590]_i_2/O
                         net (fo=1, routed)           0.670    17.697    grid/ascii_grid_flat[590]_i_2_n_0
    SLICE_X38Y91         LUT4 (Prop_lut4_I2_O)        0.124    17.821 r  grid/ascii_grid_flat[590]_i_1/O
                         net (fo=1, routed)           0.000    17.821    grid/ascii_grid_flat[590]_i_1_n_0
    SLICE_X38Y91         FDRE                                         r  grid/ascii_grid_flat_reg[590]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.434     4.775    grid/clk_IBUF_BUFG
    SLICE_X38Y91         FDRE                                         r  grid/ascii_grid_flat_reg[590]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[1054]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.797ns  (logic 1.689ns (9.492%)  route 16.108ns (90.508%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       15.571    17.012    grid/reset_IBUF
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.124    17.136 r  grid/ascii_grid_flat[1054]_i_2/O
                         net (fo=1, routed)           0.537    17.673    grid/ascii_grid_flat[1054]_i_2_n_0
    SLICE_X35Y93         LUT4 (Prop_lut4_I2_O)        0.124    17.797 r  grid/ascii_grid_flat[1054]_i_1/O
                         net (fo=1, routed)           0.000    17.797    grid/ascii_grid_flat[1054]_i_1_n_0
    SLICE_X35Y93         FDRE                                         r  grid/ascii_grid_flat_reg[1054]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.434     4.775    grid/clk_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  grid/ascii_grid_flat_reg[1054]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[846]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.776ns  (logic 1.689ns (9.503%)  route 16.086ns (90.497%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       15.617    17.058    grid/reset_IBUF
    SLICE_X39Y92         LUT5 (Prop_lut5_I4_O)        0.124    17.182 r  grid/ascii_grid_flat[846]_i_2/O
                         net (fo=1, routed)           0.469    17.652    grid/ascii_grid_flat[846]_i_2_n_0
    SLICE_X39Y92         LUT4 (Prop_lut4_I2_O)        0.124    17.776 r  grid/ascii_grid_flat[846]_i_1/O
                         net (fo=1, routed)           0.000    17.776    grid/ascii_grid_flat[846]_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  grid/ascii_grid_flat_reg[846]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.434     4.775    grid/clk_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  grid/ascii_grid_flat_reg[846]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[1282]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.766ns  (logic 1.689ns (9.509%)  route 16.076ns (90.491%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       15.470    16.911    grid/reset_IBUF
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.035 r  grid/ascii_grid_flat[1282]_i_3/O
                         net (fo=1, routed)           0.606    17.642    grid/ascii_grid_flat[1282]_i_3_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124    17.766 r  grid/ascii_grid_flat[1282]_i_1/O
                         net (fo=1, routed)           0.000    17.766    grid/ascii_grid_flat[1282]_i_1_n_0
    SLICE_X35Y90         FDRE                                         r  grid/ascii_grid_flat_reg[1282]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.432     4.773    grid/clk_IBUF_BUFG
    SLICE_X35Y90         FDRE                                         r  grid/ascii_grid_flat_reg[1282]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[258]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.763ns  (logic 1.689ns (9.510%)  route 16.073ns (90.490%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1746, routed)       15.621    17.062    grid/reset_IBUF
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.186 r  grid/ascii_grid_flat[258]_i_2/O
                         net (fo=1, routed)           0.452    17.639    grid/ascii_grid_flat[258]_i_2_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I3_O)        0.124    17.763 r  grid/ascii_grid_flat[258]_i_1/O
                         net (fo=1, routed)           0.000    17.763    grid/ascii_grid_flat[258]_i_1_n_0
    SLICE_X35Y91         FDRE                                         r  grid/ascii_grid_flat_reg[258]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.433     4.774    grid/clk_IBUF_BUFG
    SLICE_X35Y91         FDRE                                         r  grid/ascii_grid_flat_reg[258]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.114     0.242    vga/v_count_next[3]
    SLICE_X6Y70          FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.850     1.978    vga/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.172     0.313    vga/v_count_next[2]
    SLICE_X6Y70          FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.850     1.978    vga/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.187%)  route 0.180ns (54.813%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.180     0.328    vga/h_count_next[1]
    SLICE_X11Y101        FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.922     2.050    vga/clk_IBUF_BUFG
    SLICE_X11Y101        FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.081%)  route 0.170ns (50.919%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.170     0.334    vga/h_count_next[9]
    SLICE_X12Y60         FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.831     1.959    vga/clk_IBUF_BUFG
    SLICE_X12Y60         FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.646%)  route 0.188ns (53.354%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.188     0.352    vga/h_count_next[0]
    SLICE_X11Y101        FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.922     2.050    vga/clk_IBUF_BUFG
    SLICE_X11Y101        FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.148ns (38.443%)  route 0.237ns (61.557%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.237     0.385    vga/v_count_next[1]
    SLICE_X9Y70          FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.822     1.950    vga/clk_IBUF_BUFG
    SLICE_X9Y70          FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.429%)  route 0.281ns (66.571%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.281     0.422    vga/h_count_next[8]
    SLICE_X13Y72         FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.820     1.948    vga/clk_IBUF_BUFG
    SLICE_X13Y72         FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.128ns (29.051%)  route 0.313ns (70.949%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.313     0.441    vga/h_count_next[7]
    SLICE_X13Y72         FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.820     1.948    vga/clk_IBUF_BUFG
    SLICE_X13Y72         FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 uart/data_valid_reg_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[877]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.238%)  route 0.265ns (58.762%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE                         0.000     0.000 r  uart/data_valid_reg_rep__3/C
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_valid_reg_rep__3/Q
                         net (fo=144, routed)         0.265     0.406    grid/ascii_grid_flat_reg[920]_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.451 r  grid/ascii_grid_flat[877]_i_1/O
                         net (fo=1, routed)           0.000     0.451    grid/ascii_grid_flat[877]_i_1_n_0
    SLICE_X36Y66         FDRE                                         r  grid/ascii_grid_flat_reg[877]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.822     1.950    grid/clk_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  grid/ascii_grid_flat_reg[877]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.026%)  route 0.304ns (64.974%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.304     0.468    vga/h_count_next[2]
    SLICE_X13Y90         FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.832     1.960    vga/clk_IBUF_BUFG
    SLICE_X13Y90         FDCE                                         r  vga/h_count_reg_reg[2]/C





