<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4636" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4636{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4636{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4636{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4636{left:189px;bottom:998px;letter-spacing:-0.12px;}
#t5_4636{left:530px;bottom:998px;letter-spacing:-0.14px;}
#t6_4636{left:81px;bottom:973px;letter-spacing:-0.16px;}
#t7_4636{left:142px;bottom:973px;letter-spacing:-0.17px;}
#t8_4636{left:189px;bottom:973px;letter-spacing:-0.16px;}
#t9_4636{left:437px;bottom:973px;letter-spacing:-0.15px;}
#ta_4636{left:530px;bottom:973px;letter-spacing:-0.12px;}
#tb_4636{left:530px;bottom:952px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#tc_4636{left:530px;bottom:935px;letter-spacing:-0.12px;}
#td_4636{left:189px;bottom:910px;letter-spacing:-0.14px;}
#te_4636{left:530px;bottom:910px;letter-spacing:-0.14px;}
#tf_4636{left:189px;bottom:886px;letter-spacing:-0.13px;}
#tg_4636{left:530px;bottom:886px;letter-spacing:-0.13px;}
#th_4636{left:530px;bottom:865px;letter-spacing:-0.11px;}
#ti_4636{left:530px;bottom:848px;letter-spacing:-0.11px;}
#tj_4636{left:530px;bottom:831px;letter-spacing:-0.14px;}
#tk_4636{left:189px;bottom:807px;letter-spacing:-0.13px;}
#tl_4636{left:530px;bottom:807px;letter-spacing:-0.13px;}
#tm_4636{left:530px;bottom:785px;letter-spacing:-0.1px;word-spacing:-0.6px;}
#tn_4636{left:530px;bottom:768px;letter-spacing:-0.13px;}
#to_4636{left:189px;bottom:744px;letter-spacing:-0.12px;}
#tp_4636{left:530px;bottom:744px;letter-spacing:-0.14px;}
#tq_4636{left:81px;bottom:719px;letter-spacing:-0.17px;}
#tr_4636{left:142px;bottom:719px;letter-spacing:-0.17px;}
#ts_4636{left:189px;bottom:719px;letter-spacing:-0.14px;}
#tt_4636{left:437px;bottom:719px;letter-spacing:-0.14px;}
#tu_4636{left:530px;bottom:719px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tv_4636{left:81px;bottom:695px;letter-spacing:-0.17px;}
#tw_4636{left:142px;bottom:695px;letter-spacing:-0.17px;}
#tx_4636{left:189px;bottom:695px;letter-spacing:-0.14px;}
#ty_4636{left:437px;bottom:695px;letter-spacing:-0.14px;}
#tz_4636{left:530px;bottom:695px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t10_4636{left:81px;bottom:671px;letter-spacing:-0.15px;}
#t11_4636{left:142px;bottom:671px;letter-spacing:-0.18px;}
#t12_4636{left:189px;bottom:671px;letter-spacing:-0.14px;}
#t13_4636{left:530px;bottom:671px;letter-spacing:-0.11px;}
#t14_4636{left:530px;bottom:649px;letter-spacing:-0.11px;}
#t15_4636{left:530px;bottom:632px;letter-spacing:-0.11px;}
#t16_4636{left:189px;bottom:608px;}
#t17_4636{left:437px;bottom:608px;letter-spacing:-0.15px;}
#t18_4636{left:530px;bottom:608px;letter-spacing:-0.12px;}
#t19_4636{left:530px;bottom:587px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1a_4636{left:189px;bottom:562px;letter-spacing:-0.09px;}
#t1b_4636{left:530px;bottom:562px;letter-spacing:-0.14px;}
#t1c_4636{left:189px;bottom:538px;}
#t1d_4636{left:437px;bottom:538px;letter-spacing:-0.13px;}
#t1e_4636{left:530px;bottom:538px;letter-spacing:-0.12px;}
#t1f_4636{left:530px;bottom:516px;letter-spacing:-0.11px;}
#t1g_4636{left:189px;bottom:492px;letter-spacing:-0.09px;}
#t1h_4636{left:530px;bottom:492px;letter-spacing:-0.14px;}
#t1i_4636{left:189px;bottom:467px;}
#t1j_4636{left:437px;bottom:467px;letter-spacing:-0.15px;}
#t1k_4636{left:530px;bottom:467px;letter-spacing:-0.11px;}
#t1l_4636{left:530px;bottom:446px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1m_4636{left:189px;bottom:422px;letter-spacing:-0.14px;}
#t1n_4636{left:530px;bottom:422px;letter-spacing:-0.14px;}
#t1o_4636{left:189px;bottom:397px;letter-spacing:-0.12px;}
#t1p_4636{left:437px;bottom:397px;letter-spacing:-0.14px;}
#t1q_4636{left:530px;bottom:397px;letter-spacing:-0.11px;}
#t1r_4636{left:530px;bottom:376px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1s_4636{left:189px;bottom:351px;letter-spacing:-0.12px;}
#t1t_4636{left:437px;bottom:351px;letter-spacing:-0.15px;}
#t1u_4636{left:530px;bottom:351px;letter-spacing:-0.12px;}
#t1v_4636{left:530px;bottom:330px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1w_4636{left:189px;bottom:305px;letter-spacing:-0.12px;}
#t1x_4636{left:530px;bottom:305px;letter-spacing:-0.14px;}
#t1y_4636{left:189px;bottom:281px;letter-spacing:-0.12px;}
#t1z_4636{left:437px;bottom:281px;letter-spacing:-0.13px;}
#t20_4636{left:530px;bottom:281px;letter-spacing:-0.12px;}
#t21_4636{left:530px;bottom:260px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t22_4636{left:189px;bottom:235px;letter-spacing:-0.17px;}
#t23_4636{left:437px;bottom:235px;letter-spacing:-0.14px;}
#t24_4636{left:530px;bottom:235px;letter-spacing:-0.13px;}
#t25_4636{left:530px;bottom:214px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t26_4636{left:189px;bottom:189px;letter-spacing:-0.12px;}
#t27_4636{left:530px;bottom:189px;letter-spacing:-0.14px;}
#t28_4636{left:189px;bottom:165px;letter-spacing:-0.17px;}
#t29_4636{left:437px;bottom:165px;letter-spacing:-0.15px;}
#t2a_4636{left:530px;bottom:165px;letter-spacing:-0.12px;}
#t2b_4636{left:530px;bottom:144px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2c_4636{left:148px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2d_4636{left:237px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2e_4636{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2f_4636{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2g_4636{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2h_4636{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t2i_4636{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2j_4636{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2k_4636{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4636{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4636{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4636{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4636{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4636{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4636" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4636Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4636" style="-webkit-user-select: none;"><object width="935" height="1210" data="4636/4636.svg" type="image/svg+xml" id="pdf4636" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4636" class="t s1_4636">2-114 </span><span id="t2_4636" class="t s1_4636">Vol. 4 </span>
<span id="t3_4636" class="t s2_4636">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4636" class="t s3_4636">63:16 </span><span id="t5_4636" class="t s3_4636">Reserved </span>
<span id="t6_4636" class="t s3_4636">17DH </span><span id="t7_4636" class="t s3_4636">381 </span><span id="t8_4636" class="t s3_4636">MSR_SMM_MCA_CAP </span><span id="t9_4636" class="t s3_4636">Core </span><span id="ta_4636" class="t s3_4636">Enhanced SMM Capabilities (SMM-RO) </span>
<span id="tb_4636" class="t s3_4636">Reports SMM capability enhancement. Accessible only </span>
<span id="tc_4636" class="t s3_4636">while in SMM. </span>
<span id="td_4636" class="t s3_4636">57:0 </span><span id="te_4636" class="t s3_4636">Reserved </span>
<span id="tf_4636" class="t s3_4636">58 </span><span id="tg_4636" class="t s3_4636">SMM_Code_Access_Chk (SMM-RO) </span>
<span id="th_4636" class="t s3_4636">If set to 1 indicates that the SMM code access </span>
<span id="ti_4636" class="t s3_4636">restriction is supported and the </span>
<span id="tj_4636" class="t s3_4636">MSR_SMM_FEATURE_CONTROL is supported. </span>
<span id="tk_4636" class="t s3_4636">59 </span><span id="tl_4636" class="t s3_4636">Long_Flow_Indication (SMM-RO) </span>
<span id="tm_4636" class="t s3_4636">If set to 1 indicates that the SMM long flow indicator is </span>
<span id="tn_4636" class="t s3_4636">supported and the MSR_SMM_DELAYED is supported. </span>
<span id="to_4636" class="t s3_4636">63:60 </span><span id="tp_4636" class="t s3_4636">Reserved </span>
<span id="tq_4636" class="t s3_4636">188H </span><span id="tr_4636" class="t s3_4636">392 </span><span id="ts_4636" class="t s3_4636">IA32_PERFEVTSEL2 </span><span id="tt_4636" class="t s3_4636">Core </span><span id="tu_4636" class="t s3_4636">See Table 2-2. </span>
<span id="tv_4636" class="t s3_4636">189H </span><span id="tw_4636" class="t s3_4636">393 </span><span id="tx_4636" class="t s3_4636">IA32_PERFEVTSEL3 </span><span id="ty_4636" class="t s3_4636">Core </span><span id="tz_4636" class="t s3_4636">See Table 2-2. </span>
<span id="t10_4636" class="t s3_4636">1A0H </span><span id="t11_4636" class="t s3_4636">416 </span><span id="t12_4636" class="t s3_4636">IA32_MISC_ENABLE </span><span id="t13_4636" class="t s3_4636">Enable Misc. Processor Features (R/W) </span>
<span id="t14_4636" class="t s3_4636">Allows a variety of processor functions to be enabled </span>
<span id="t15_4636" class="t s3_4636">and disabled. </span>
<span id="t16_4636" class="t s3_4636">0 </span><span id="t17_4636" class="t s3_4636">Core </span><span id="t18_4636" class="t s3_4636">Fast-Strings Enable </span>
<span id="t19_4636" class="t s3_4636">See Table 2-2. </span>
<span id="t1a_4636" class="t s3_4636">2:1 </span><span id="t1b_4636" class="t s3_4636">Reserved </span>
<span id="t1c_4636" class="t s3_4636">3 </span><span id="t1d_4636" class="t s3_4636">Package </span><span id="t1e_4636" class="t s3_4636">Automatic Thermal Control Circuit Enable (R/W) </span>
<span id="t1f_4636" class="t s3_4636">See Table 2-2. Default value is 1. </span>
<span id="t1g_4636" class="t s3_4636">6:4 </span><span id="t1h_4636" class="t s3_4636">Reserved </span>
<span id="t1i_4636" class="t s3_4636">7 </span><span id="t1j_4636" class="t s3_4636">Core </span><span id="t1k_4636" class="t s3_4636">Performance Monitoring Available (R) </span>
<span id="t1l_4636" class="t s3_4636">See Table 2-2. </span>
<span id="t1m_4636" class="t s3_4636">10:8 </span><span id="t1n_4636" class="t s3_4636">Reserved </span>
<span id="t1o_4636" class="t s3_4636">11 </span><span id="t1p_4636" class="t s3_4636">Core </span><span id="t1q_4636" class="t s3_4636">Branch Trace Storage Unavailable (R/O) </span>
<span id="t1r_4636" class="t s3_4636">See Table 2-2. </span>
<span id="t1s_4636" class="t s3_4636">12 </span><span id="t1t_4636" class="t s3_4636">Core </span><span id="t1u_4636" class="t s3_4636">Processor Event Based Sampling Unavailable (R/O) </span>
<span id="t1v_4636" class="t s3_4636">See Table 2-2. </span>
<span id="t1w_4636" class="t s3_4636">15:13 </span><span id="t1x_4636" class="t s3_4636">Reserved </span>
<span id="t1y_4636" class="t s3_4636">16 </span><span id="t1z_4636" class="t s3_4636">Package </span><span id="t20_4636" class="t s3_4636">Enhanced Intel SpeedStep Technology Enable (R/W) </span>
<span id="t21_4636" class="t s3_4636">See Table 2-2. </span>
<span id="t22_4636" class="t s3_4636">18 </span><span id="t23_4636" class="t s3_4636">Core </span><span id="t24_4636" class="t s3_4636">ENABLE MONITOR FSM (R/W) </span>
<span id="t25_4636" class="t s3_4636">See Table 2-2. </span>
<span id="t26_4636" class="t s3_4636">21:19 </span><span id="t27_4636" class="t s3_4636">Reserved </span>
<span id="t28_4636" class="t s3_4636">22 </span><span id="t29_4636" class="t s3_4636">Core </span><span id="t2a_4636" class="t s3_4636">Limit CPUID Maxval (R/W) </span>
<span id="t2b_4636" class="t s3_4636">See Table 2-2. </span>
<span id="t2c_4636" class="t s4_4636">Table 2-12. </span><span id="t2d_4636" class="t s4_4636">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t2e_4636" class="t s5_4636">Register </span>
<span id="t2f_4636" class="t s5_4636">Address </span><span id="t2g_4636" class="t s5_4636">Register Name / Bit Fields </span><span id="t2h_4636" class="t s5_4636">Scope </span><span id="t2i_4636" class="t s5_4636">Bit Description </span>
<span id="t2j_4636" class="t s5_4636">Hex </span><span id="t2k_4636" class="t s5_4636">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
