Analysis & Elaboration report for Topmodule
Sat May 17 00:57:50 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: UART:uart_inst
  5. Parameter Settings for User Entity Instance: UART:uart_inst|UART_FSM:fsm_inst
  6. Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:state_reg
  7. Parameter Settings for User Entity Instance: UART:uart_inst|mux2_1_n:clk_mux1
  8. Parameter Settings for User Entity Instance: UART:uart_inst|mux2_1_n:clk_mux2
  9. Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:clk_count_reg
 10. Parameter Settings for User Entity Instance: UART:uart_inst|mux2_1_n:bit_mux1
 11. Parameter Settings for User Entity Instance: UART:uart_inst|mux2_1_n:bit_mux2
 12. Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:bit_index_reg
 13. Parameter Settings for User Entity Instance: UART:uart_inst|mux2_1_n:data_mux
 14. Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:data_reg
 15. Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:data_ready_reg
 16. Parameter Settings for User Entity Instance: UART:uart_inst|mux2_1_n:out_mux
 17. Analysis & Elaboration Settings
 18. Port Connectivity Checks: "UART:uart_inst|reg_n:data_ready_reg"
 19. Port Connectivity Checks: "UART:uart_inst|mux2_1:data_ready_mux2"
 20. Port Connectivity Checks: "UART:uart_inst|mux2_1:data_ready_mux1"
 21. Port Connectivity Checks: "UART:uart_inst|reg_n:data_reg"
 22. Port Connectivity Checks: "UART:uart_inst|reg_n:bit_index_reg"
 23. Port Connectivity Checks: "UART:uart_inst|mux2_1_n:bit_mux2"
 24. Port Connectivity Checks: "UART:uart_inst|reg_n:clk_count_reg"
 25. Port Connectivity Checks: "UART:uart_inst|mux2_1_n:clk_mux2"
 26. Port Connectivity Checks: "UART:uart_inst|reg_n:state_reg"
 27. Port Connectivity Checks: "UART:uart_inst"
 28. Analysis & Elaboration Messages
 29. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat May 17 00:57:50 2025       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; Topmodule                                   ;
; Top-level Entity Name         ; Topmodule                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; BAUD_RATE      ; 115200   ; Signed Integer                  ;
; CLOCK_FREQ     ; 50000000 ; Signed Integer                  ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|UART_FSM:fsm_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; CLKS_PER_BIT   ; 434   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:state_reg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|mux2_1_n:clk_mux1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|mux2_1_n:clk_mux2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:clk_count_reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|mux2_1_n:bit_mux1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|mux2_1_n:bit_mux2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:bit_index_reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 3     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|mux2_1_n:data_mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 8     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:data_reg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:data_ready_reg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; N              ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|mux2_1_n:out_mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Topmodule          ; Topmodule          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|reg_n:data_ready_reg" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|mux2_1:data_ready_mux2" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|mux2_1:data_ready_mux1" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|reg_n:data_reg" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                    ;
+------+-------+----------+---------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|reg_n:bit_index_reg" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|mux2_1_n:bit_mux2" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|reg_n:clk_count_reg" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|mux2_1_n:clk_mux2" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|reg_n:state_reg" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst"                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Out[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 17 00:57:43 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_HDL -c Topmodule --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file topmodule.sv
    Info (12023): Found entity 1: Topmodule File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file and_op.sv
    Info (12023): Found entity 1: and_op File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/and_op.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file xor_op.sv
    Info (12023): Found entity 1: xor_op File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/xor_op.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sub_op.sv
    Info (12023): Found entity 1: sub_op File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/sub_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mul_op.sv
    Info (12023): Found entity 1: mul_op File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mul_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux4_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file hex_sevenseg.sv
    Info (12023): Found entity 1: HEX_SevenSeg File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file and_op_tb.sv
    Info (12023): Found entity 1: and_op_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/and_op_tb.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file xor_op_tb.sv
    Info (12023): Found entity 1: xor_op_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/xor_op_tb.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sub_op_tb.sv
    Info (12023): Found entity 1: sub_op_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/sub_op_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file mul_op_tb.sv
    Info (12023): Found entity 1: mul_op_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mul_op_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1_tb.sv
    Info (12023): Found entity 1: mux4_1_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux4_1_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file hex_sevenseg_tb.sv
    Info (12023): Found entity 1: HEX_SevenSeg_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file topmodule_tb.sv
    Info (12023): Found entity 1: Topmodule_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file uart.sv
    Info (12023): Found entity 1: UART File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pwm_controller.sv
    Info (12023): Found entity 1: pwm_controller File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file contador4bit.sv
    Info (12023): Found entity 1: contador4bit File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/contador4bit.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file comparador_menor.sv
    Info (12023): Found entity 1: comparador_menor File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/comparador_menor.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file contador8bit.sv
    Info (12023): Found entity 1: contador8bit File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/contador8bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file div_pwn.sv
    Info (12023): Found entity 1: div_pwm File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/div_pwn.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file clk_div_50m_to_10k.sv
    Info (12023): Found entity 1: clk_div_50M_to_10K File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/clk_div_50M_to_10K.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file uart_fsm.sv
    Info (12023): Found entity 1: UART_FSM File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv Line: 1
    Info (12023): Found entity 2: State_Transition File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv Line: 57
    Info (12023): Found entity 3: Output_Logic File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux2_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_uart.sv
    Info (12023): Found entity 1: tb_UART File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_uart_fsm.sv
    Info (12023): Found entity 1: tb_UART_FSM File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART_FSM.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file reg_n.sv
    Info (12023): Found entity 1: reg_n File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/reg_n.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file shift_reg_8.sv
    Info (12023): Found entity 1: shift_reg_8 File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv Line: 1
    Info (12023): Found entity 2: decoder_3to8 File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file enco_four_two.sv
    Info (12023): Found entity 1: Enco_Four_Two File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Enco_Four_Two.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flip_flop_d.sv
    Info (12023): Found entity 1: Flip_Flop_D File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Flip_Flop_D.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1_n.sv
    Info (12023): Found entity 1: mux2_1_n File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux2_1_n.sv Line: 1
Info (12127): Elaborating entity "Topmodule" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Topmodule.sv(15): object "B" assigned a value but never read File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 15
Info (12128): Elaborating entity "Enco_Four_Two" for hierarchy "Enco_Four_Two:insenco" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 31
Info (12128): Elaborating entity "UART" for hierarchy "UART:uart_inst" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 37
Warning (10230): Verilog HDL assignment warning at UART.sv(69): truncated value with size 32 to match size of target (16) File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 69
Warning (10230): Verilog HDL assignment warning at UART.sv(92): truncated value with size 32 to match size of target (3) File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 92
Info (12128): Elaborating entity "UART_FSM" for hierarchy "UART:uart_inst|UART_FSM:fsm_inst" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 56
Info (12128): Elaborating entity "State_Transition" for hierarchy "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv Line: 35
Info (12128): Elaborating entity "Output_Logic" for hierarchy "UART:uart_inst|UART_FSM:fsm_inst|Output_Logic:out_logic" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv Line: 51
Info (12128): Elaborating entity "reg_n" for hierarchy "UART:uart_inst|reg_n:state_reg" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 65
Info (12128): Elaborating entity "mux2_1" for hierarchy "UART:uart_inst|reg_n:state_reg|mux2_1:reg_loop[0].sel_mux" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/reg_n.sv Line: 16
Info (12128): Elaborating entity "Flip_Flop_D" for hierarchy "UART:uart_inst|reg_n:state_reg|Flip_Flop_D:reg_loop[0].ff" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/reg_n.sv Line: 21
Info (12128): Elaborating entity "mux2_1_n" for hierarchy "UART:uart_inst|mux2_1_n:clk_mux1" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 75
Info (12128): Elaborating entity "reg_n" for hierarchy "UART:uart_inst|reg_n:clk_count_reg" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 87
Info (12128): Elaborating entity "mux2_1_n" for hierarchy "UART:uart_inst|mux2_1_n:bit_mux1" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 98
Info (12128): Elaborating entity "reg_n" for hierarchy "UART:uart_inst|reg_n:bit_index_reg" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 110
Info (12128): Elaborating entity "shift_reg_8" for hierarchy "UART:uart_inst|shift_reg_8:rx_shift_reg" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 120
Info (12128): Elaborating entity "decoder_3to8" for hierarchy "UART:uart_inst|shift_reg_8:rx_shift_reg|decoder_3to8:deco_3to8_inst" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv Line: 15
Info (12128): Elaborating entity "mux2_1_n" for hierarchy "UART:uart_inst|mux2_1_n:data_mux" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 129
Info (12128): Elaborating entity "reg_n" for hierarchy "UART:uart_inst|reg_n:data_reg" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 135
Info (12128): Elaborating entity "reg_n" for hierarchy "UART:uart_inst|reg_n:data_ready_reg" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 158
Info (12128): Elaborating entity "alu" for hierarchy "alu:u_alu" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 50
Info (12128): Elaborating entity "and_op" for hierarchy "alu:u_alu|and_op:u_and" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv Line: 16
Info (12128): Elaborating entity "xor_op" for hierarchy "alu:u_alu|xor_op:u_xor" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv Line: 17
Info (12128): Elaborating entity "sub_op" for hierarchy "alu:u_alu|sub_op:u_sub" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv Line: 18
Info (12128): Elaborating entity "mul_op" for hierarchy "alu:u_alu|mul_op:u_mul" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv Line: 19
Info (12128): Elaborating entity "mux4_1" for hierarchy "alu:u_alu|mux4_1:u_mux" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv Line: 28
Info (12128): Elaborating entity "HEX_SevenSeg" for hierarchy "HEX_SevenSeg:u_display" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 56
Info (12128): Elaborating entity "pwm_controller" for hierarchy "pwm_controller:u_pwm" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 74
Warning (10230): Verilog HDL assignment warning at pwm_controller.sv(22): truncated value with size 32 to match size of target (12) File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv Line: 22
Warning (10230): Verilog HDL assignment warning at pwm_controller.sv(34): truncated value with size 32 to match size of target (8) File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv Line: 34
Warning (10230): Verilog HDL assignment warning at pwm_controller.sv(40): truncated value with size 32 to match size of target (8) File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv Line: 40
Info (144001): Generated suppressed messages file C:/Users/jimmy/GitHub/CE1107_PG1/ALU/output_files/Topmodule.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4781 megabytes
    Info: Processing ended: Sat May 17 00:57:50 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/jimmy/GitHub/CE1107_PG1/ALU/output_files/Topmodule.map.smsg.


