// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "c_shift_ram_v12_0_14,Vivado 2020.2" *)
module system_top_c_shift_ram_1_0(D, CLK, Q);
  input [0:0]D;
  input CLK;
  output [0:0]Q;
endmodule
