[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Main|Main>io_input3",
    "sources":[
      "~Main|Main>io_input"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Main|Main>io_input6",
    "sources":[
      "~Main|Main>io_input"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Main|Main>io_input1",
    "sources":[
      "~Main|Main>io_input"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Main|Main>io_input5",
    "sources":[
      "~Main|Main>io_input"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Main|Main>io_input4",
    "sources":[
      "~Main|Main>io_input"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Main|Main>io_input2",
    "sources":[
      "~Main|Main>io_input"
    ]
  }
]