
/*******************************************************************************
*       COPYRIGHT (C) STMicroelectronics 2000
*
*       File name   : gamma_reg.h
*
*       Description : Gamma register addresses
*       Note        : All functions return TRUE if error for CLILIB compatibility
*
*       Date          Modification                                    Initials
*       ----          ------------                                    --------
*   02 Sep 1999   Created                                                FC
*   17 Sep 1999   Changes for Gamma v1.2                                 FC
*   22 Dec 1999   Update names + Gamma v1.3                              MH
*   20 Mar 1999   Gamma v1.5                                             MH
*   26 Jul 2000   GDP													 DG
*******************************************************************************/

#ifndef __HALGC_GAMMA_REG_H
#define __HALGC_GAMMA_REG_H

/* Includes ----------------------------------------------------------------- */
#ifdef __cplusplus
	extern  "C"
	{
#endif

/* Exported Types ----------------------------------------------------------- */
/* Exported Constants ------------------------------------------------------- */
#if !defined(GAMMA_7015) && !defined(GAMMA_7020) && !defined(GAMMA_PANGEA) && !defined(GAMMA_ATLAS) \
    && !defined(GAMMA_ST40GX1) && !defined(GAMMA_5528) && !defined(GAMMA_7710) && !defined(GAMMA_7100) \
    && !defined(GAMMA_7109)

	#ifdef ST_7015
		#define GAMMA_7015
	#endif
    #if defined(ST_7020)
		#define GAMMA_7020
	#endif
	#ifdef ST_40GX1
		#define GAMMA_ST40GX1
	#endif
 	#ifdef ST_PANGEA
		#define GAMMA_PANGEA
	#endif
 	#ifdef ST_ATLAS
		#define GAMMA_ATLAS
	#endif
    #if defined(ST_5528)
		#define GAMMA_5528
	#endif
    #if defined(ST_7710)
		#define GAMMA_7710
	#endif
    #if defined(ST_7100)
        #define GAMMA_7100
    #endif
    #if defined(ST_7109)
        #define GAMMA_7109
    #endif
    #if defined(ST_5528) && defined(ST_7020)
        #undef GAMMA_7020
	#endif
#endif

#ifdef GAMMA_7015
	#define GFX1_OFFSET_ADDRESS		0x000	/* Graphic Layer 2 offset address */
	#define GAMMA_GFX1_ACTIVE
	#define CUR_OFFSET_ADDRESS		0x200	/* Cursor base address */
	#define GAMMA_CUR_ACTIVE
	#define VI1_OFFSET_ADDRESS		0x300	/* Video 1 offset address */
	#define GAMMA_VI1_ACTIVE
	#define VI2_OFFSET_ADDRESS		0x400	/* Video 2 offset address */
	#define GAMMA_VI2_ACTIVE
	#define GFX2_OFFSET_ADDRESS		0x500	/* Graphic Layer 1 offset address */
	#define GAMMA_GFX2_ACTIVE
	#define MX1_OFFSET_ADDRESS		0x700	/* Mixer 1 base address */
	#define GAMMA_MX1_ACTIVE
	#define GAMMA_BKC_ACTIVE
	#define MX2_OFFSET_ADDRESS		0x800	/* Mixer 2 base address */
	#define GAMMA_MX2_ACTIVE
	#define CAP_OFFSET_ADDRESS		0x900	/* Capture base address */
	#define GAMMA_CAP_ACTIVE
	#define BLT_OFFSET_ADDRESS		0xA00	/* Blitter base address */
	#define BFC_OFFSET_ADDRESS		0xB00	/* 2D Filter Coeff. base address */
	#define GAMMA_BLT_ACTIVE
	#define WP_OFFSET_ADDRESS		0xF00	/* Wrapper base address */
	#define GAMMA_WP_ACTIVE

	#define ALP_OFFSET_ADDRESS		0		/* Unused! */
	#define GDP1_OFFSET_ADDRESS		0		/* Unused! */
	#define GDP2_OFFSET_ADDRESS		0		/* Unused! */
	#define GDP3_OFFSET_ADDRESS		0		/* Unused! */
	#define GDP4_OFFSET_ADDRESS		0		/* Unused! */
	#define GDP5_OFFSET_ADDRESS		0		/* Unused! */
	#define DISP1_OFFSET_ADDRESS	0		/* Unused! */
	#define DISP2_OFFSET_ADDRESS	0		/* Unused! */

	/* Definition of constant for Mixer 1 and 2 */
	#define HALMX_UNDEFINED_COMPONENT         0xFFFFFFFF
	#define HALMX_DEFINED_COMPONENT           0x55555555

	/* definition of register blocks */
	/* selects CTL or ACT register   */
	#define HALMX_MIX1_DISPLAY_REGISTER       HALMX_MX1_CTL
	#define HALMX_MIX1_GfxACTIVE_REGISTER     HALMX_MX1_CTL
	#define HALMX_MIX1_VidACTIVE_REGISTER     HALMX_MX1_CTL
	#define HALMX_MIX2_DISPLAY_REGISTER       HALMX_MX2_CTL
	#define HALMX_MIX2_GfxACTIVE_REGISTER     HALMX_MX2_ACT
	#define HALMX_MIX2_VidACTIVE_REGISTER     HALMX_MX2_ACT

	/* MIXER 1 */
	/* Mixer 1 Pipeline Active */
	#define HALMX_MIX1_BKC_DISPLAY_BIT        HALGC_MASK_BIT0
	#define HALMX_MIX1_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX1_GFX1_DISPLAY_BIT       HALGC_MASK_BIT4
	#define HALMX_MIX1_GFX1_DISPLAY_SHIFT     4
	#define HALMX_MIX1_GFX2_DISPLAY_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX1_GFX2_DISPLAY_SHIFT     1
	#define HALMX_MIX1_VID1_DISPLAY_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX1_VID1_DISPLAY_SHIFT     2
	#define HALMX_MIX1_VID2_DISPLAY_BIT       HALGC_MASK_BIT3
	#define HALMX_MIX1_VID2_DISPLAY_SHIFT     3
	#define HALMX_MIX1_GDP1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP3_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX1_ALP_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_DISPLAY_SHIFT      0
	#define HALMX_MIX1_SPD_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_DISPLAY_SHIFT      0
	#define HALMX_MIX1_CUR_DISPLAY_BIT        HALGC_MASK_BIT6
	#define HALMX_MIX1_CUR_DISPLAY_SHIFT      6

	/* Mixer 1 Pipeline Graphic Active */
	#define HALMX_MIX1_BKC_GfxACTIVE_BIT      HALGC_MASK_BIT16
	#define HALMX_MIX1_BKC_GfxACTIVE_SHIFT    16
	#define HALMX_MIX1_GFX1_GfxACTIVE_BIT     HALGC_MASK_BIT20
	#define HALMX_MIX1_GFX1_GfxACTIVE_SHIFT   20
	#define HALMX_MIX1_GFX2_GfxACTIVE_BIT     HALGC_MASK_BIT17
	#define HALMX_MIX1_GFX2_GfxACTIVE_SHIFT   17
	#define HALMX_MIX1_VID1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_VID2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP3_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP4_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP5_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_GfxACTIVE_BIT      HALGC_MASK_BIT22
	#define HALMX_MIX1_CUR_GfxACTIVE_SHIFT    22

	/* Mixer 1 Pipeline Video Active */
	#define HALMX_MIX1_BKC_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_BKC_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_GFX1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_VidACTIVE_BIT     HALGC_MASK_BIT18
	#define HALMX_MIX1_VID1_VidACTIVE_SHIFT   18
	#define HALMX_MIX1_VID2_VidACTIVE_BIT     HALGC_MASK_BIT19
	#define HALMX_MIX1_VID2_VidACTIVE_SHIFT   19
	#define HALMX_MIX1_GDP1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP3_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP4_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP5_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_CUR_VidACTIVE_SHIFT    0

	/* Mixer 1 Pipeline Endianess */
	#define HALMX_MIX1_VID1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_CUR_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT

	/* Mixer 1 others */
	#define HALMX_MIX1_COLORIMETRY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_COLORIMETRY_SHIFT      25
	#define HALMX_MIX1_Z_ORDER_BIT            HALGC_MASK_BIT10_8
	#define HALMX_MIX1_Z_ORDER_SHIFT          8
	#define HALMX_MIX1_notSD_HD_BIT           HALGC_MASK_BIT14
	#define HALMX_MIX1_notSD_HD_SHIFT         14
	#define HALMX_MIX1_COMP_LOOP_SEL_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_COMP_LOOP_SEL_SHIFT    0
	/* Cross Bar does not exist */
	#define HALMX_MIX1_CROSS_BAR              HALMX_UNDEFINED_COMPONENT
/*	#define HALMX_MIX1_CROSS_BAR              HALMX_DEFINED_COMPONENT*/

	/* MIXER 2 */
	/* Mixer 2 Pipeline Display */
	#define HALMX_MIX2_BKC_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX2_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GFX2_DISPLAY_BIT       HALGC_MASK_BIT5
	#define HALMX_MIX2_GFX2_DISPLAY_SHIFT     5
	#define HALMX_MIX2_GDP1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP3_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX2_ALP_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_DISPLAY_SHIFT      0
	#define HALMX_MIX2_CUR_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_DISPLAY_SHIFT      0
	#define HALMX_MIX2_VID1_DISPLAY_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX2_VID1_DISPLAY_SHIFT     2
	#define HALMX_MIX2_VID2_DISPLAY_BIT       HALGC_MASK_BIT3
	#define HALMX_MIX2_VID2_DISPLAY_SHIFT     3

	/* Mixer 2 Pipeline Graphic Active */
	#define HALMX_MIX2_BKC_GfxACTIVE_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_GfxACTIVE_SHIFT      0
	#define HALMX_MIX2_GFX1_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GFX2_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP1_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP2_GfxACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_GfxACTIVE_SHIFT     0
	#define HALMX_MIX2_GDP3_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP4_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP5_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_ALP_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_CUR_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_VID1_GfxACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_GfxACTIVE_SHIFT     0
	#define HALMX_MIX2_VID2_GfxACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_GfxACTIVE_SHIFT     0

	/* Mixer 2 Pipeline Video Active */
	#define HALMX_MIX2_BKC_VidACTIVE_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_VidACTIVE_SHIFT      0
	#define HALMX_MIX2_GFX1_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GFX2_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP1_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP2_VidACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_VidACTIVE_SHIFT     0
	#define HALMX_MIX2_GDP3_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP4_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP5_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_ALP_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_CUR_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_VID1_VidACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_VidACTIVE_SHIFT     0
	#define HALMX_MIX2_VID2_VidACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_VidACTIVE_SHIFT     0

	/* Mixer 2 others */
	#define HALMX_MIX2_COLORIMETRY_BIT			HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_COLORIMETRY_SHIFT		0

	/* Cross Bar exists */
	#define HALMX_MIX2_CROSS_BAR				HALMX_UNDEFINED_COMPONENT
#endif	/* GAMMA_7015 */

#ifdef GAMMA_ST40GX1
	#define CUR_OFFSET_ADDRESS      0x000   /* Cursor base address */
	#define GAMMA_CUR_ACTIVE
	#define GDP1_OFFSET_ADDRESS     0x100   /* Gdp 1 offset address */
	#define GAMMA_GDP1_ACTIVE
	#define GDP2_OFFSET_ADDRESS     0x200   /* Gdp 2 offset address */
	#define GAMMA_GDP2_ACTIVE
	#define GDP3_OFFSET_ADDRESS     0x300   /* Gdp 3 offsetaddress */
	#define GAMMA_GDP3_ACTIVE
	#define GDP4_OFFSET_ADDRESS     0x400   /* Gdp 4 offset address */
	#define GAMMA_GDP4_ACTIVE
	#define MX1_OFFSET_ADDRESS      0x500   /* Mixer 1 base address */
	#define GAMMA_MX1_ACTIVE
	#define GAMMA_BKC_ACTIVE
	#define BLT_OFFSET_ADDRESS      0xA00   /* Blitter base address */
	#define BFC_OFFSET_ADDRESS		0xB00	/* 2D Filter Coeff. base address */
	#define GAMMA_BLT_ACTIVE

	#define GDP5_OFFSET_ADDRESS		0		/* Unused! */
	#define VI1_OFFSET_ADDRESS		0		/* Unused! */
	#define VI2_OFFSET_ADDRESS		0		/* Unused! */
	#define ALP_OFFSET_ADDRESS		0		/* Unused! */
	#define GFX1_OFFSET_ADDRESS		0		/* Unused! */
	#define GFX2_OFFSET_ADDRESS		0		/* Unused! */
	#define MX2_OFFSET_ADDRESS		0		/* Unused! */
	#define CAP_OFFSET_ADDRESS		0		/* Unused! */
	#define WP_OFFSET_ADDRESS		0		/* Unused! */
	#define DISP1_OFFSET_ADDRESS	0		/* Unused! */
	#define DISP2_OFFSET_ADDRESS	0		/* Unused! */

	/* Definition of constant for Mixer 1 and 2 */
	#define HALMX_UNDEFINED_COMPONENT         0xFFFFFFFF
	#define HALMX_DEFINED_COMPONENT           0x55555555

	/* definition of register blocks */
	/* selects CTL or ACT register   */
	#define HALMX_MIX1_DISPLAY_REGISTER       HALMX_MX1_CTL
	#define HALMX_MIX1_GfxACTIVE_REGISTER     HALMX_MX1_CTL
	#define HALMX_MIX1_VidACTIVE_REGISTER     HALMX_MX1_CTL
	#define HALMX_MIX2_DISPLAY_REGISTER       HALMX_MX2_CTL
	#define HALMX_MIX2_GfxACTIVE_REGISTER     HALMX_MX2_ACT
	#define HALMX_MIX2_VidACTIVE_REGISTER     HALMX_MX2_ACT

	/* MIXER 1 */
	/* Mixer 1 Pipeline Active */
	#define HALMX_MIX1_BKC_DISPLAY_BIT        HALGC_MASK_BIT0
	#define HALMX_MIX1_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX1_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX1_VID1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID1_DISPLAY_SHIFT     0
	#define HALMX_MIX1_VID2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP1_DISPLAY_BIT       HALGC_MASK_BIT4
	#define HALMX_MIX1_GDP1_DISPLAY_SHIFT     4
	#define HALMX_MIX1_GDP2_DISPLAY_BIT       HALGC_MASK_BIT3
	#define HALMX_MIX1_GDP2_DISPLAY_SHIFT     3
	#define HALMX_MIX1_GDP3_DISPLAY_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX1_GDP3_DISPLAY_SHIFT     2
	#define HALMX_MIX1_GDP4_DISPLAY_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX1_GDP4_DISPLAY_SHIFT     1
	#define HALMX_MIX1_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX1_ALP_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_DISPLAY_SHIFT      0
	#define HALMX_MIX1_SPD_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_DISPLAY_SHIFT      0
	#define HALMX_MIX1_CUR_DISPLAY_BIT        HALGC_MASK_BIT6
	#define HALMX_MIX1_CUR_DISPLAY_SHIFT      6

	/* Mixer 1 Pipeline Graphic Active */
	#define HALMX_MIX1_BKC_GfxACTIVE_BIT      HALGC_MASK_BIT16
	#define HALMX_MIX1_BKC_GfxACTIVE_SHIFT    16
	#define HALMX_MIX1_GFX1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_VID2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP1_GfxACTIVE_BIT     HALGC_MASK_BIT20
	#define HALMX_MIX1_GDP1_GfxACTIVE_SHIFT   20
	#define HALMX_MIX1_GDP2_GfxACTIVE_BIT     HALGC_MASK_BIT19
	#define HALMX_MIX1_GDP2_GfxACTIVE_SHIFT   19
	#define HALMX_MIX1_GDP3_GfxACTIVE_BIT     HALGC_MASK_BIT18
	#define HALMX_MIX1_GDP3_GfxACTIVE_SHIFT   18
	#define HALMX_MIX1_GDP4_GfxACTIVE_BIT     HALGC_MASK_BIT17
	#define HALMX_MIX1_GDP4_GfxACTIVE_SHIFT   17
	#define HALMX_MIX1_GDP5_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_GfxACTIVE_BIT      HALGC_MASK_BIT22
	#define HALMX_MIX1_CUR_GfxACTIVE_SHIFT    22

	/* Mixer 1 Pipeline Video Active */
	#define HALMX_MIX1_BKC_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_BKC_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_GFX1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_VID2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP1_VidACTIVE_BIT     HALGC_MASK_BIT27
	#define HALMX_MIX1_GDP1_VidACTIVE_SHIFT   27
	#define HALMX_MIX1_GDP2_VidACTIVE_BIT     HALGC_MASK_BIT26
	#define HALMX_MIX1_GDP2_VidACTIVE_SHIFT   26
	#define HALMX_MIX1_GDP3_VidACTIVE_BIT     HALGC_MASK_BIT25
	#define HALMX_MIX1_GDP3_VidACTIVE_SHIFT   25
	#define HALMX_MIX1_GDP4_VidACTIVE_BIT     HALGC_MASK_BIT24
	#define HALMX_MIX1_GDP4_VidACTIVE_SHIFT   24
	#define HALMX_MIX1_GDP5_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_CUR_VidACTIVE_SHIFT    0

	/* Mixer 1 Pipeline Endianess */
	#define HALMX_MIX1_VID1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_CUR_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT

	/* Mixer 1 others */
	#define HALMX_MIX1_COLORIMETRY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_COLORIMETRY_SHIFT      25
	#define HALMX_MIX1_Z_ORDER_BIT            HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_Z_ORDER_SHIFT          0
	#define HALMX_MIX1_notSD_HD_BIT           HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_notSD_HD_SHIFT         0
	#define HALMX_MIX1_COMP_LOOP_SEL_BIT      HALGC_MASK_BIT30_28
	#define HALMX_MIX1_COMP_LOOP_SEL_SHIFT    28
	/* Cross Bar does not exist */
	#define HALMX_MIX1_CROSS_BAR              HALMX_UNDEFINED_COMPONENT

	/* MIXER 2 */
	/* Mixer 2 Pipeline Display */
	#define HALMX_MIX2_BKC_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX2_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP3_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX2_ALP_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_DISPLAY_SHIFT      0
	#define HALMX_MIX2_CUR_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_DISPLAY_SHIFT      0
	#define HALMX_MIX2_VID1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_VID2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_DISPLAY_SHIFT     0

	/* Mixer 2 Pipeline Graphic Active */
	#define HALMX_MIX2_BKC_GfxACTIVE_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_GfxACTIVE_SHIFT      0
	#define HALMX_MIX2_GFX1_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GFX2_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP1_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP2_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP3_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP4_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP5_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_ALP_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_CUR_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_VID1_GfxACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_GfxACTIVE_SHIFT     0
	#define HALMX_MIX2_VID2_GfxACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_GfxACTIVE_SHIFT     0

	/* Mixer 2 Pipeline Video Active */
	#define HALMX_MIX2_BKC_VidACTIVE_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_VidACTIVE_SHIFT      0
	#define HALMX_MIX2_GFX1_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GFX2_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP1_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP2_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP3_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP4_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP5_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_ALP_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_CUR_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_VID1_VidACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_VidACTIVE_SHIFT     0
	#define HALMX_MIX2_VID2_VidACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_VidACTIVE_SHIFT     0

	/* Mixer 2 others */
	#define HALMX_MIX2_COLORIMETRY_BIT			HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_COLORIMETRY_SHIFT		0

	/* Cross Bar exists */
	#define HALMX_MIX2_CROSS_BAR				HALMX_UNDEFINED_COMPONENT
#endif /* GAMMA_ST40GX1 */

#ifdef GAMMA_7020
	#define CUR_OFFSET_ADDRESS		0x000	/* Cursor base address */
	#define GAMMA_CUR_ACTIVE
	#define GDP1_OFFSET_ADDRESS		0x100	/* Gdp 1 offset address */
	#define GAMMA_GDP1_ACTIVE
	#define GDP2_OFFSET_ADDRESS		0x200	/* Gdp 2 offset address */
	#define GAMMA_GDP2_ACTIVE
	#define GDP3_OFFSET_ADDRESS		0x300	/* Gdp 3 offset address */
	#define GAMMA_GDP3_ACTIVE
	#define ALP_OFFSET_ADDRESS		0x600	/* Alp offset address */
	#define GAMMA_ALP_ACTIVE
	#define VI1_OFFSET_ADDRESS		0x700	/* Vid 1 offset address */
	#define GAMMA_VI1_ACTIVE
	#define VI2_OFFSET_ADDRESS		0x800	/* Vid 2 offset address */
	#define GAMMA_VI2_ACTIVE
	#define BLT_OFFSET_ADDRESS		0xA00	/* Blitter base address */
	#define BFC_OFFSET_ADDRESS		0xB00	/* 2D Filter Coeff. base address */
	#define GAMMA_BLT_ACTIVE
	#define MX1_OFFSET_ADDRESS		0xC00	/* Mixer 1 base address */
	#define GAMMA_MX1_ACTIVE
	#define GAMMA_BKC_ACTIVE
	#define MX2_OFFSET_ADDRESS		0xD00	/* Mixer 2 base address */
	#define GAMMA_MX2_ACTIVE
	#define CAP_OFFSET_ADDRESS		0xE00	/* Capture */
	#define GAMMA_CAP_ACTIVE
	#define WP_OFFSET_ADDRESS		0xF00	/* Wrapper base address */
	#define GAMMA_WP_ACTIVE

	#define GFX1_OFFSET_ADDRESS		0		/* Unused! */
	#define GFX2_OFFSET_ADDRESS		0		/* Unused! */
	#define GDP4_OFFSET_ADDRESS		0		/* Unused! */
	#define GDP5_OFFSET_ADDRESS		0		/* Unused! */

#ifdef GAM_NEW_DISP
	#define DISP2_OFFSET_ADDRESS	0x0000	/* Display Video2 base address */
	#define GAMMA_DISP2_ACTIVE
	#define DISP1_OFFSET_ADDRESS	0x1000	/* Display Video1 base address */
	#define GAMMA_DISP1_ACTIVE
#else
	#define DISP1_OFFSET_ADDRESS	0		/* Unused! */
	#define DISP2_OFFSET_ADDRESS	0		/* Unused! */
#endif
	/* Definition of constant for Mixer 1 and 2 */
	#define HALMX_UNDEFINED_COMPONENT         0xFFFFFFFF
	#define HALMX_DEFINED_COMPONENT           0x55555555

	/* definition of register blocks */
	/* selects CTL or ACT register   */
	#define HALMX_MIX1_DISPLAY_REGISTER       HALMX_MX1_CTL
	#define HALMX_MIX1_GfxACTIVE_REGISTER     HALMX_MX1_ACT
	#define HALMX_MIX1_VidACTIVE_REGISTER     HALMX_MX1_ACT
	#define HALMX_MIX2_DISPLAY_REGISTER       HALMX_MX2_CTL
	#define HALMX_MIX2_GfxACTIVE_REGISTER     HALMX_MX2_ACT
	#define HALMX_MIX2_VidACTIVE_REGISTER     HALMX_MX2_ACT

	/* MIXER 1 */
	/* Mixer 1 Pipeline Active */
	#define HALMX_MIX1_BKC_DISPLAY_BIT        HALGC_MASK_BIT0
	#define HALMX_MIX1_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX1_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX1_VID1_DISPLAY_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX1_VID1_DISPLAY_SHIFT     1
	#define HALMX_MIX1_VID2_DISPLAY_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX1_VID2_DISPLAY_SHIFT     2
	#define HALMX_MIX1_GDP1_DISPLAY_BIT       HALGC_MASK_BIT3
	#define HALMX_MIX1_GDP1_DISPLAY_SHIFT     3
	#define HALMX_MIX1_GDP2_DISPLAY_BIT       HALGC_MASK_BIT4
	#define HALMX_MIX1_GDP2_DISPLAY_SHIFT     4
	#define HALMX_MIX1_GDP3_DISPLAY_BIT       HALGC_MASK_BIT5
	#define HALMX_MIX1_GDP3_DISPLAY_SHIFT     5
	#define HALMX_MIX1_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX1_ALP_DISPLAY_BIT        HALGC_MASK_BIT15
	#define HALMX_MIX1_ALP_DISPLAY_SHIFT      15
	#define HALMX_MIX1_SPD_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_DISPLAY_SHIFT      0
	#define HALMX_MIX1_CUR_DISPLAY_BIT        HALGC_MASK_BIT9
	#define HALMX_MIX1_CUR_DISPLAY_SHIFT      9

	/* Mixer 1 Pipeline Graphic Active */
	#define HALMX_MIX1_BKC_GfxACTIVE_BIT      HALGC_MASK_BIT0
	#define HALMX_MIX1_BKC_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_GFX1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_GfxACTIVE_BIT     HALGC_MASK_BIT1
	#define HALMX_MIX1_VID1_GfxACTIVE_SHIFT   1
	#define HALMX_MIX1_VID2_GfxACTIVE_BIT     HALGC_MASK_BIT2
	#define HALMX_MIX1_VID2_GfxACTIVE_SHIFT   2
	#define HALMX_MIX1_GDP1_GfxACTIVE_BIT     HALGC_MASK_BIT3
	#define HALMX_MIX1_GDP1_GfxACTIVE_SHIFT   3
	#define HALMX_MIX1_GDP2_GfxACTIVE_BIT     HALGC_MASK_BIT4
	#define HALMX_MIX1_GDP2_GfxACTIVE_SHIFT   4
	#define HALMX_MIX1_GDP3_GfxACTIVE_BIT     HALGC_MASK_BIT5
	#define HALMX_MIX1_GDP3_GfxACTIVE_SHIFT   5
	#define HALMX_MIX1_GDP4_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP5_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_GfxACTIVE_BIT      HALGC_MASK_BIT9
	#define HALMX_MIX1_CUR_GfxACTIVE_SHIFT    9

	/* Mixer 1 Pipeline Video Active */
	#define HALMX_MIX1_BKC_VidACTIVE_BIT      HALGC_MASK_BIT16
	#define HALMX_MIX1_BKC_VidACTIVE_SHIFT    16
	#define HALMX_MIX1_GFX1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_VidACTIVE_BIT     HALGC_MASK_BIT17
	#define HALMX_MIX1_VID1_VidACTIVE_SHIFT   17
	#define HALMX_MIX1_VID2_VidACTIVE_BIT     HALGC_MASK_BIT18
	#define HALMX_MIX1_VID2_VidACTIVE_SHIFT   18
	#define HALMX_MIX1_GDP1_VidACTIVE_BIT     HALGC_MASK_BIT19
	#define HALMX_MIX1_GDP1_VidACTIVE_SHIFT   19
	#define HALMX_MIX1_GDP2_VidACTIVE_BIT     HALGC_MASK_BIT20
	#define HALMX_MIX1_GDP2_VidACTIVE_SHIFT   20
	#define HALMX_MIX1_GDP3_VidACTIVE_BIT     HALGC_MASK_BIT21
	#define HALMX_MIX1_GDP3_VidACTIVE_SHIFT   21
	#define HALMX_MIX1_GDP4_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP5_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_VidACTIVE_BIT      HALGC_MASK_BIT25
	#define HALMX_MIX1_CUR_VidACTIVE_SHIFT    25

	/* Mixer 1 Pipeline Endianess */
	#define HALMX_MIX1_VID1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_ENDIANESS_BIT     HALGC_MASK_BIT5
	#define HALMX_MIX1_GDP2_ENDIANESS_BIT     HALGC_MASK_BIT5
	#define HALMX_MIX1_GDP3_ENDIANESS_BIT     HALGC_MASK_BIT5
	#define HALMX_MIX1_GDP4_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_ENDIANESS_BIT      HALGC_MASK_BIT5
	#define HALMX_MIX1_CUR_ENDIANESS_BIT      HALGC_MASK_BIT5

	/* Mixer 1 others */
	#define HALMX_MIX1_COLORIMETRY_BIT        HALGC_MASK_BIT26_25
	#define HALMX_MIX1_COLORIMETRY_SHIFT      25
	#define HALMX_MIX1_Z_ORDER_BIT            HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_Z_ORDER_SHIFT          0
	#define HALMX_MIX1_notSD_HD_BIT           HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_notSD_HD_SHIFT         0
	#define HALMX_MIX1_COMP_LOOP_SEL_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_COMP_LOOP_SEL_SHIFT    0
	/* Cross Bar exists */
	#define HALMX_MIX1_CROSS_BAR              HALMX_DEFINED_COMPONENT

	/* MIXER 2 */
	/* Mixer 2 Pipeline Display */
	#define HALMX_MIX2_BKC_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX2_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP2_DISPLAY_BIT       HALGC_MASK_BIT4
	#define HALMX_MIX2_GDP2_DISPLAY_SHIFT     4
	#define HALMX_MIX2_GDP3_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX2_ALP_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_DISPLAY_SHIFT      0
	#define HALMX_MIX2_CUR_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_DISPLAY_SHIFT      0
	#define HALMX_MIX2_VID1_DISPLAY_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX2_VID1_DISPLAY_SHIFT     1
	#define HALMX_MIX2_VID2_DISPLAY_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX2_VID2_DISPLAY_SHIFT     2

	/* Mixer 2 Pipeline Graphic Active */
	#define HALMX_MIX2_BKC_GfxACTIVE_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_GfxACTIVE_SHIFT      0
	#define HALMX_MIX2_GFX1_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GFX2_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP1_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP2_GfxACTIVE_BIT       HALGC_MASK_BIT4
	#define HALMX_MIX2_GDP2_GfxACTIVE_SHIFT     4
	#define HALMX_MIX2_GDP3_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP4_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP5_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_ALP_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_CUR_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_VID1_GfxACTIVE_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX2_VID1_GfxACTIVE_SHIFT     1
	#define HALMX_MIX2_VID2_GfxACTIVE_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX2_VID2_GfxACTIVE_SHIFT     2

	/* Mixer 2 Pipeline Video Active */
	#define HALMX_MIX2_BKC_VidACTIVE_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_VidACTIVE_SHIFT      0
	#define HALMX_MIX2_GFX1_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GFX2_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP1_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP2_VidACTIVE_BIT       HALGC_MASK_BIT20
	#define HALMX_MIX2_GDP2_VidACTIVE_SHIFT     20
	#define HALMX_MIX2_GDP3_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP4_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP5_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_ALP_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_CUR_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_VID1_VidACTIVE_BIT       HALGC_MASK_BIT17
	#define HALMX_MIX2_VID1_VidACTIVE_SHIFT     17
	#define HALMX_MIX2_VID2_VidACTIVE_BIT       HALGC_MASK_BIT18
	#define HALMX_MIX2_VID2_VidACTIVE_SHIFT     18

	/* Mixer 2 others */
	#define HALMX_MIX2_COLORIMETRY_BIT			HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_COLORIMETRY_SHIFT		0

	/* Cross Bar exists */
	#define HALMX_MIX2_CROSS_BAR				HALMX_UNDEFINED_COMPONENT
#endif	/* GAMMA_7020 */

#ifdef GAMMA_PANGEA
	#define DISP2_OFFSET_ADDRESS	0x0000	/* Display Video2 base address */
	#define GAMMA_DISP2_ACTIVE
	#define DISP1_OFFSET_ADDRESS	0x1000	/* Display Video1 base address */
	#define GAMMA_DISP1_ACTIVE

	#define CUR_OFFSET_ADDRESS		0x000	/* Cursor base address */
	#define GAMMA_CUR_ACTIVE
	#define GDP1_OFFSET_ADDRESS		0x100	/* Gdp 1 offset address */
	#define GAMMA_GDP1_ACTIVE
	#define GDP2_OFFSET_ADDRESS		0x200	/* Gdp 2 offset address */
	#define GAMMA_GDP2_ACTIVE
	#define ALP_OFFSET_ADDRESS		0x600	/* Alp offset address */
	#define GAMMA_ALP_ACTIVE
	#define VI1_OFFSET_ADDRESS		0x700	/* Vid 1 offset address */
	#define GAMMA_VI1_ACTIVE
	#define BLT_OFFSET_ADDRESS		0x1A00	/* Blitter base address */
	#define BFC_OFFSET_ADDRESS		0x1B00	/* 2D Filter Coeff. base address */
	#define GAMMA_BLT_ACTIVE
	#define MX1_OFFSET_ADDRESS		0xC00	/* Mixer 1 base address */
	#define GAMMA_MX1_ACTIVE
	#define GAMMA_BKC_ACTIVE
	#define WP_OFFSET_ADDRESS		0xF00	/* Wrapper base address */
	#define GAMMA_WP_ACTIVE

	#define VI2_OFFSET_ADDRESS		0		/* Unused! */
	#define GDP3_OFFSET_ADDRESS		0		/* Unused! */
	#define MX2_OFFSET_ADDRESS		0		/* Unused! */
	#define GFX1_OFFSET_ADDRESS		0		/* Unused! */
	#define GFX2_OFFSET_ADDRESS		0		/* Unused! */
	#define GDP4_OFFSET_ADDRESS		0		/* Unused! */
	#define GDP5_OFFSET_ADDRESS		0		/* Unused! */
	#define CAP_OFFSET_ADDRESS		0		/* Unused! */

	/* Definition of constant for Mixer 1 and 2 */
	#define HALMX_UNDEFINED_COMPONENT         0xFFFFFFFF
	#define HALMX_DEFINED_COMPONENT           0x55555555

	/* definition of register blocks */
	/* selects CTL or ACT register   */
	#define HALMX_MIX1_DISPLAY_REGISTER       HALMX_MX1_CTL
	#define HALMX_MIX1_GfxACTIVE_REGISTER     HALMX_MX1_ACT
	#define HALMX_MIX1_VidACTIVE_REGISTER     HALMX_MX1_ACT
	#define HALMX_MIX2_DISPLAY_REGISTER       0
	#define HALMX_MIX2_GfxACTIVE_REGISTER     0
	#define HALMX_MIX2_VidACTIVE_REGISTER     0

	/* MIXER 1 */
	/* Mixer 1 Pipeline Active */
	#define HALMX_MIX1_BKC_DISPLAY_BIT        HALGC_MASK_BIT0
	#define HALMX_MIX1_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX1_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX1_VID1_DISPLAY_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX1_VID1_DISPLAY_SHIFT     1
	#define HALMX_MIX1_VID2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP1_DISPLAY_BIT       HALGC_MASK_BIT3
	#define HALMX_MIX1_GDP1_DISPLAY_SHIFT     3
	#define HALMX_MIX1_GDP2_DISPLAY_BIT       HALGC_MASK_BIT4
	#define HALMX_MIX1_GDP2_DISPLAY_SHIFT     4
	#define HALMX_MIX1_GDP3_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX1_ALP_DISPLAY_BIT        HALGC_MASK_BIT15
	#define HALMX_MIX1_ALP_DISPLAY_SHIFT      15
	#define HALMX_MIX1_SPD_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_DISPLAY_SHIFT      0
	#define HALMX_MIX1_CUR_DISPLAY_BIT        HALGC_MASK_BIT9
	#define HALMX_MIX1_CUR_DISPLAY_SHIFT      9

	/* Mixer 1 Pipeline Graphic Active */
	#define HALMX_MIX1_BKC_GfxACTIVE_BIT      HALGC_MASK_BIT0
	#define HALMX_MIX1_BKC_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_GFX1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_GfxACTIVE_BIT     HALGC_MASK_BIT1
	#define HALMX_MIX1_VID1_GfxACTIVE_SHIFT   1
	#define HALMX_MIX1_VID2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP1_GfxACTIVE_BIT     HALGC_MASK_BIT3
	#define HALMX_MIX1_GDP1_GfxACTIVE_SHIFT   3
	#define HALMX_MIX1_GDP2_GfxACTIVE_BIT     HALGC_MASK_BIT4
	#define HALMX_MIX1_GDP2_GfxACTIVE_SHIFT   4
	#define HALMX_MIX1_GDP3_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP4_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP5_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_GfxACTIVE_BIT      HALGC_MASK_BIT9
	#define HALMX_MIX1_CUR_GfxACTIVE_SHIFT    9

	/* Mixer 1 Pipeline Video Active */
	#define HALMX_MIX1_BKC_VidACTIVE_BIT      HALGC_MASK_BIT16
	#define HALMX_MIX1_BKC_VidACTIVE_SHIFT    16
	#define HALMX_MIX1_GFX1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_VidACTIVE_BIT     HALGC_MASK_BIT17
	#define HALMX_MIX1_VID1_VidACTIVE_SHIFT   17
	#define HALMX_MIX1_VID2_VidACTIVE_BIT     HALGC_MASK_BIT18
	#define HALMX_MIX1_VID2_VidACTIVE_SHIFT   18
	#define HALMX_MIX1_GDP1_VidACTIVE_BIT     HALGC_MASK_BIT19
	#define HALMX_MIX1_GDP1_VidACTIVE_SHIFT   19
	#define HALMX_MIX1_GDP2_VidACTIVE_BIT     HALGC_MASK_BIT20
	#define HALMX_MIX1_GDP2_VidACTIVE_SHIFT   20
	#define HALMX_MIX1_GDP3_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_VidACTIVE_SHIFT   21
	#define HALMX_MIX1_GDP4_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_VidACTIVE_SHIFT   22
	#define HALMX_MIX1_GDP5_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_VidACTIVE_BIT      HALGC_MASK_BIT25
	#define HALMX_MIX1_CUR_VidACTIVE_SHIFT    25

	/* Mixer 1 Pipeline Endianess */
	#define HALMX_MIX1_VID1_ENDIANESS_BIT     HALGC_MASK_BIT5
	#define HALMX_MIX1_VID2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_ENDIANESS_BIT     HALGC_MASK_BIT5
	#define HALMX_MIX1_GDP2_ENDIANESS_BIT     HALGC_MASK_BIT5
	#define HALMX_MIX1_GDP3_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_ENDIANESS_BIT      HALGC_MASK_BIT5
	#define HALMX_MIX1_CUR_ENDIANESS_BIT      HALGC_MASK_BIT5

	/* Mixer 1 others */
	#define HALMX_MIX1_COLORIMETRY_BIT        HALGC_MASK_BIT26_25
	#define HALMX_MIX1_COLORIMETRY_SHIFT      25
	#define HALMX_MIX1_Z_ORDER_BIT            HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_Z_ORDER_SHIFT          0
	#define HALMX_MIX1_notSD_HD_BIT           HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_notSD_HD_SHIFT         0
	#define HALMX_MIX1_COMP_LOOP_SEL_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_COMP_LOOP_SEL_SHIFT    0
	/* Cross Bar exists */
	#define HALMX_MIX1_CROSS_BAR              HALMX_DEFINED_COMPONENT

	/* MIXER 2 */
	/* Mixer 2 Pipeline Display */
	#define HALMX_MIX2_BKC_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX2_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP3_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX2_ALP_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_DISPLAY_SHIFT      0
	#define HALMX_MIX2_CUR_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_DISPLAY_SHIFT      0
	#define HALMX_MIX2_VID1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_VID2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_DISPLAY_SHIFT     0

	/* Mixer 2 Pipeline Graphic Active */
	#define HALMX_MIX2_BKC_GfxACTIVE_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_GfxACTIVE_SHIFT      0
	#define HALMX_MIX2_GFX1_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GFX2_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP1_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP2_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP3_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP4_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP5_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_ALP_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_CUR_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_VID1_GfxACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_GfxACTIVE_SHIFT     0
	#define HALMX_MIX2_VID2_GfxACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_GfxACTIVE_SHIFT     0

	/* Mixer 2 Pipeline Video Active */
	#define HALMX_MIX2_BKC_VidACTIVE_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_VidACTIVE_SHIFT      0
	#define HALMX_MIX2_GFX1_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GFX2_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP1_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP2_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP3_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP4_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP5_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_ALP_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_CUR_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_VID1_VidACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_VidACTIVE_SHIFT     0
	#define HALMX_MIX2_VID2_VidACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_VidACTIVE_SHIFT     0

	/* Mixer 2 others */
	#define HALMX_MIX2_COLORIMETRY_BIT			HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_COLORIMETRY_SHIFT		0

	/* Cross Bar exists */
	#define HALMX_MIX2_CROSS_BAR				HALMX_UNDEFINED_COMPONENT

#endif /* GAMMA_PANGEA */

#ifdef GAMMA_ATLAS
	#define DISP2_OFFSET_ADDRESS	0x0000	/* Display Video2 base address */
	#define GAMMA_DISP2_ACTIVE
	#define DISP1_OFFSET_ADDRESS	0x1000	/* Display Video1 base address */
	#define GAMMA_DISP1_ACTIVE

	#define CUR_OFFSET_ADDRESS		0x000	/* Cursor base address */
	#define GAMMA_CUR_ACTIVE
	#define GDP1_OFFSET_ADDRESS		0x100	/* Gdp 1 offset address */
	#define GAMMA_GDP1_ACTIVE
	#define GDP2_OFFSET_ADDRESS		0x200	/* Gdp 2 offset address */
	#define GAMMA_GDP2_ACTIVE
	#define ALP_OFFSET_ADDRESS		0x600	/* Alp offset address */
	#define GAMMA_ALP_ACTIVE
	#define VI1_OFFSET_ADDRESS		0x700	/* Vid 1 offset address */
	#define GAMMA_VI1_ACTIVE
	#define VI2_OFFSET_ADDRESS		0x800	/* Vid 2 offset address */
	#define GAMMA_VI2_ACTIVE
	#define BLT_OFFSET_ADDRESS		0x1A00	/* Blitter base address */
	#define BFC_OFFSET_ADDRESS		0x1B00	/* 2D Filter Coeff. base address */
	#define GAMMA_BLT_ACTIVE
	#define MX1_OFFSET_ADDRESS		0xC00	/* Mixer 1 base address */
	#define GAMMA_MX1_ACTIVE
	#define MX2_OFFSET_ADDRESS		0xD00	/* Mixer 2 base address */
	#define GAMMA_MX2_ACTIVE
	#define GAMMA_BKC_ACTIVE
	#define GAMMA_BKC2_ACTIVE
	#define WP_OFFSET_ADDRESS		0xF00	/* Wrapper base address */
	#define GAMMA_WP_ACTIVE

	#define GDP3_OFFSET_ADDRESS		0		/* Unused! */
	#define GFX1_OFFSET_ADDRESS		0		/* Unused! */
	#define GFX2_OFFSET_ADDRESS		0		/* Unused! */
	#define GDP4_OFFSET_ADDRESS		0		/* Unused! */
	#define GDP5_OFFSET_ADDRESS		0		/* Unused! */
	#define CAP_OFFSET_ADDRESS		0		/* Unused! */

	/* Definition of constant for Mixer 1 and 2 */
	#define HALMX_UNDEFINED_COMPONENT         0xFFFFFFFF
	#define HALMX_DEFINED_COMPONENT           0x55555555

	/* definition of register blocks */
	/* selects CTL or ACT register   */
	#define HALMX_MIX1_DISPLAY_REGISTER       HALMX_MX1_CTL
	#define HALMX_MIX1_GfxACTIVE_REGISTER     HALMX_MX1_ACT
	#define HALMX_MIX1_VidACTIVE_REGISTER     HALMX_MX1_ACT
	#define HALMX_MIX2_DISPLAY_REGISTER       HALMX_MX2_CTL
	#define HALMX_MIX2_GfxACTIVE_REGISTER     HALMX_MX2_ACT
	#define HALMX_MIX2_VidACTIVE_REGISTER     HALMX_MX2_ACT

	/* MIXER 1 */
	/* Mixer 1 Pipeline Active */
	#define HALMX_MIX1_BKC_DISPLAY_BIT        HALGC_MASK_BIT0
	#define HALMX_MIX1_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX1_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX1_VID1_DISPLAY_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX1_VID1_DISPLAY_SHIFT     1
	#define HALMX_MIX1_VID2_DISPLAY_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX1_VID2_DISPLAY_SHIFT     2
	#define HALMX_MIX1_GDP1_DISPLAY_BIT       HALGC_MASK_BIT3
	#define HALMX_MIX1_GDP1_DISPLAY_SHIFT     3
	#define HALMX_MIX1_GDP2_DISPLAY_BIT       HALGC_MASK_BIT4
	#define HALMX_MIX1_GDP2_DISPLAY_SHIFT     4
	#define HALMX_MIX1_GDP3_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX1_ALP_DISPLAY_BIT        HALGC_MASK_BIT15
	#define HALMX_MIX1_ALP_DISPLAY_SHIFT      15
	#define HALMX_MIX1_SPD_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_DISPLAY_SHIFT      0
	#define HALMX_MIX1_CUR_DISPLAY_BIT        HALGC_MASK_BIT9
	#define HALMX_MIX1_CUR_DISPLAY_SHIFT      9

	/* Mixer 1 Pipeline Graphic Active */
	#define HALMX_MIX1_BKC_GfxACTIVE_BIT      HALGC_MASK_BIT0
	#define HALMX_MIX1_BKC_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_GFX1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_GfxACTIVE_BIT     HALGC_MASK_BIT1
	#define HALMX_MIX1_VID1_GfxACTIVE_SHIFT   1
	#define HALMX_MIX1_VID2_GfxACTIVE_BIT     HALGC_MASK_BIT2
	#define HALMX_MIX1_VID2_GfxACTIVE_SHIFT   2
	#define HALMX_MIX1_GDP1_GfxACTIVE_BIT     HALGC_MASK_BIT3
	#define HALMX_MIX1_GDP1_GfxACTIVE_SHIFT   3
	#define HALMX_MIX1_GDP2_GfxACTIVE_BIT     HALGC_MASK_BIT4
	#define HALMX_MIX1_GDP2_GfxACTIVE_SHIFT   4
	#define HALMX_MIX1_GDP3_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP4_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP5_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_GfxACTIVE_BIT      HALGC_MASK_BIT9
	#define HALMX_MIX1_CUR_GfxACTIVE_SHIFT    9

	/* Mixer 1 Pipeline Video Active */
	#define HALMX_MIX1_BKC_VidACTIVE_BIT      HALGC_MASK_BIT16
	#define HALMX_MIX1_BKC_VidACTIVE_SHIFT    16
	#define HALMX_MIX1_GFX1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_VidACTIVE_BIT     HALGC_MASK_BIT17
	#define HALMX_MIX1_VID1_VidACTIVE_SHIFT   17
	#define HALMX_MIX1_VID2_VidACTIVE_BIT     HALGC_MASK_BIT18
	#define HALMX_MIX1_VID2_VidACTIVE_SHIFT   18
	#define HALMX_MIX1_GDP1_VidACTIVE_BIT     HALGC_MASK_BIT19
	#define HALMX_MIX1_GDP1_VidACTIVE_SHIFT   19
	#define HALMX_MIX1_GDP2_VidACTIVE_BIT     HALGC_MASK_BIT20
	#define HALMX_MIX1_GDP2_VidACTIVE_SHIFT   20
	#define HALMX_MIX1_GDP3_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_VidACTIVE_SHIFT   21
	#define HALMX_MIX1_GDP4_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_VidACTIVE_SHIFT   22
	#define HALMX_MIX1_GDP5_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_VidACTIVE_BIT      HALGC_MASK_BIT25
	#define HALMX_MIX1_CUR_VidACTIVE_SHIFT    25

	/* Mixer 1 Pipeline Endianess */
	#define HALMX_MIX1_VID1_ENDIANESS_BIT     HALGC_MASK_BIT5
	#define HALMX_MIX1_VID2_ENDIANESS_BIT     HALGC_MASK_BIT5
	#define HALMX_MIX1_GDP1_ENDIANESS_BIT     HALGC_MASK_BIT5
	#define HALMX_MIX1_GDP2_ENDIANESS_BIT     HALGC_MASK_BIT5
	#define HALMX_MIX1_GDP3_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_ENDIANESS_BIT      HALGC_MASK_BIT5
	#define HALMX_MIX1_CUR_ENDIANESS_BIT      HALGC_MASK_BIT5

	/* Mixer 1 others */
	#define HALMX_MIX1_COLORIMETRY_BIT        HALGC_MASK_BIT26_25
	#define HALMX_MIX1_COLORIMETRY_SHIFT      25
	#define HALMX_MIX1_Z_ORDER_BIT            HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_Z_ORDER_SHIFT          0
	#define HALMX_MIX1_notSD_HD_BIT           HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_notSD_HD_SHIFT         0
	#define HALMX_MIX1_COMP_LOOP_SEL_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_COMP_LOOP_SEL_SHIFT    0
	/* Cross Bar exists */
	#define HALMX_MIX1_CROSS_BAR              HALMX_DEFINED_COMPONENT

	/* MIXER 2 */
	/* Mixer 2 Pipeline Display */
	#define HALMX_MIX2_BKC_DISPLAY_BIT        HALGC_MASK_BIT0
	#define HALMX_MIX2_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX2_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX2_VID1_DISPLAY_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX2_VID1_DISPLAY_SHIFT     1
	#define HALMX_MIX2_VID2_DISPLAY_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX2_VID2_DISPLAY_SHIFT     2
	#define HALMX_MIX2_GDP1_DISPLAY_BIT       HALGC_MASK_BIT3
	#define HALMX_MIX2_GDP1_DISPLAY_SHIFT     3
	#define HALMX_MIX2_GDP2_DISPLAY_BIT       HALGC_MASK_BIT4
	#define HALMX_MIX2_GDP2_DISPLAY_SHIFT     4
	#define HALMX_MIX2_GDP3_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX2_ALP_DISPLAY_BIT        HALGC_MASK_BIT15
	#define HALMX_MIX2_ALP_DISPLAY_SHIFT      15
	#define HALMX_MIX2_CUR_DISPLAY_BIT        HALGC_MASK_BIT9
	#define HALMX_MIX2_CUR_DISPLAY_SHIFT      9

	/* Mixer 2 Pipeline Graphic Active */
	#define HALMX_MIX2_BKC_GfxACTIVE_BIT        HALGC_MASK_BIT0
	#define HALMX_MIX2_BKC_GfxACTIVE_SHIFT      0
	#define HALMX_MIX2_VID1_GfxACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_GfxACTIVE_SHIFT     0
	#define HALMX_MIX2_VID2_GfxACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_GfxACTIVE_SHIFT     0
	#define HALMX_MIX2_GFX1_GfxACTIVE_BIT		HALGC_MASK_BIT1
	#define HALMX_MIX2_GFX1_GfxACTIVE_SHIFT		1
	#define HALMX_MIX2_GFX2_GfxACTIVE_BIT		HALGC_MASK_BIT2
	#define HALMX_MIX2_GFX2_GfxACTIVE_SHIFT		2
	#define HALMX_MIX2_GDP1_GfxACTIVE_BIT		HALGC_MASK_BIT3
	#define HALMX_MIX2_GDP1_GfxACTIVE_SHIFT		3
	#define HALMX_MIX2_GDP2_GfxACTIVE_BIT		HALGC_MASK_BIT4
	#define HALMX_MIX2_GDP2_GfxACTIVE_SHIFT		4
	#define HALMX_MIX2_GDP3_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP4_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP5_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_ALP_GfxACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_GfxACTIVE_SHIFT		0
	#define HALMX_MIX2_CUR_GfxACTIVE_BIT		HALGC_MASK_BIT9
	#define HALMX_MIX2_CUR_GfxACTIVE_SHIFT		9

	/* Mixer 2 Pipeline Video Active */
	#define HALMX_MIX2_BKC_VidACTIVE_BIT        HALGC_MASK_BIT16
	#define HALMX_MIX2_BKC_VidACTIVE_SHIFT      16
	#define HALMX_MIX2_GFX1_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GFX2_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_GDP1_VidACTIVE_BIT		HALGC_MASK_BIT17
	#define HALMX_MIX2_GDP1_VidACTIVE_SHIFT		17
	#define HALMX_MIX2_GDP2_VidACTIVE_BIT		HALGC_MASK_BIT18
	#define HALMX_MIX2_GDP2_VidACTIVE_SHIFT		18
	#define HALMX_MIX2_GDP3_VidACTIVE_BIT		HALGC_MASK_BIT19
	#define HALMX_MIX2_GDP3_VidACTIVE_SHIFT		19
	#define HALMX_MIX2_GDP4_VidACTIVE_BIT		HALGC_MASK_BIT20
	#define HALMX_MIX2_GDP4_VidACTIVE_SHIFT		20
	#define HALMX_MIX2_GDP5_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_VidACTIVE_SHIFT		21
	#define HALMX_MIX2_ALP_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_VidACTIVE_SHIFT		22
	#define HALMX_MIX2_CUR_VidACTIVE_BIT		HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_VidACTIVE_SHIFT		0
	#define HALMX_MIX2_VID1_VidACTIVE_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_VidACTIVE_SHIFT     0
	#define HALMX_MIX2_VID2_VidACTIVE_BIT       HALGC_MASK_BIT25
	#define HALMX_MIX2_VID2_VidACTIVE_SHIFT     25

	/* Mixer 2 others */
	#define HALMX_MIX2_COLORIMETRY_BIT			HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_COLORIMETRY_SHIFT		0

	/* Cross Bar exists */
	#define HALMX_MIX2_CROSS_BAR				HALMX_DEFINED_COMPONENT

#endif /* GAMMA_ATLAS */

#ifdef GAMMA_5528
	#define DISP1_OFFSET_ADDRESS    0x0000   /* Display Video1 base address */
	#define GAMMA_DISP1_ACTIVE
	#define DISP2_OFFSET_ADDRESS    0x1000   /* Display Video2 base address */
	#define GAMMA_DISP2_ACTIVE

	#define CUR_OFFSET_ADDRESS      0x000   /* Cursor base address */
	#define GAMMA_CUR_ACTIVE
	#define GDP1_OFFSET_ADDRESS     0x100   /* Gdp 1 offset address */
	#define GAMMA_GDP1_ACTIVE
	#define GDP2_OFFSET_ADDRESS     0x200   /* Gdp 2 offset address */
	#define GAMMA_GDP2_ACTIVE
	#define GDP3_OFFSET_ADDRESS     0x300   /* Gdp 3 offsetaddress */
	#define GAMMA_GDP3_ACTIVE
	#define GDP4_OFFSET_ADDRESS     0x400   /* Gdp 4 offset address */
	#define GAMMA_GDP4_ACTIVE
	#define ALP_OFFSET_ADDRESS      0x600   /* Alp offset address */
	#define GAMMA_ALP_ACTIVE
	#define VI1_OFFSET_ADDRESS		0x700	/* Vid 1 offset address */
	#define GAMMA_VI1_ACTIVE
	#define VI2_OFFSET_ADDRESS      0x800   /* Vid 2 offset address */
	#define GAMMA_VI2_ACTIVE
	#define MX1_OFFSET_ADDRESS      0xC00   /* Mixer 1 base address */
	#define GAMMA_MX1_ACTIVE
	#define MX2_OFFSET_ADDRESS      0xD00   /* Mixer 1 base address */
	#define GAMMA_MX2_ACTIVE
	#define GAMMA_BKC_ACTIVE
	#define GAMMA_BKC2_ACTIVE
	#define BLT_OFFSET_ADDRESS      0x000   /* Blitter base address */
	#define BFC_OFFSET_ADDRESS		0x800	/* 2D Filter Coeff. base address */
	#define GAMMA_BLT_ACTIVE

	#define GDP5_OFFSET_ADDRESS		0		/* Unused! */
	#define GFX1_OFFSET_ADDRESS     0       /* Unused! */
	#define GFX2_OFFSET_ADDRESS		0		/* Unused! */
	#define CAP_OFFSET_ADDRESS      0       /* Unused! */
	#define WP_OFFSET_ADDRESS		0		/* Unused! */

	/* Definition of constant for Mixer 1 and 2 */
	#define HALMX_UNDEFINED_COMPONENT         0xFFFFFFFF
	#define HALMX_DEFINED_COMPONENT           0x55555555

	/* definition of register blocks */
	/* selects CTL or ACT register   */
	#define HALMX_MIX1_DISPLAY_REGISTER       HALMX_MX1_CTL
	#define HALMX_MIX1_GfxACTIVE_REGISTER     0
	#define HALMX_MIX1_VidACTIVE_REGISTER     0
	#define HALMX_MIX2_DISPLAY_REGISTER       HALMX_MX2_CTL
	#define HALMX_MIX2_GfxACTIVE_REGISTER     0
	#define HALMX_MIX2_VidACTIVE_REGISTER     0

	/* MIXER 1 */
    /* Mixer 1 Pipeline Active */
	#define HALMX_MIX1_BKC_DISPLAY_BIT        HALGC_MASK_BIT0
	#define HALMX_MIX1_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX1_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX1_VID1_DISPLAY_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX1_VID1_DISPLAY_SHIFT     1
	#define HALMX_MIX1_VID2_DISPLAY_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX1_VID2_DISPLAY_SHIFT     2
	#define HALMX_MIX1_GDP1_DISPLAY_BIT       HALGC_MASK_BIT3
	#define HALMX_MIX1_GDP1_DISPLAY_SHIFT     3
	#define HALMX_MIX1_GDP2_DISPLAY_BIT       HALGC_MASK_BIT4
	#define HALMX_MIX1_GDP2_DISPLAY_SHIFT     4
	#define HALMX_MIX1_GDP3_DISPLAY_BIT       HALGC_MASK_BIT5
	#define HALMX_MIX1_GDP3_DISPLAY_SHIFT     5
	#define HALMX_MIX1_GDP4_DISPLAY_BIT       HALGC_MASK_BIT6
	#define HALMX_MIX1_GDP4_DISPLAY_SHIFT     6
	#define HALMX_MIX1_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX1_ALP_DISPLAY_BIT        HALGC_MASK_BIT15
	#define HALMX_MIX1_ALP_DISPLAY_SHIFT      15
	#define HALMX_MIX1_SPD_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_DISPLAY_SHIFT      0
	#define HALMX_MIX1_CUR_DISPLAY_BIT        HALGC_MASK_BIT9
	#define HALMX_MIX1_CUR_DISPLAY_SHIFT      9

	/* Mixer 1 Pipeline Graphic Active */
	#define HALMX_MIX1_BKC_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_BKC_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_GFX1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_VID2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP3_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP4_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP5_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_CUR_GfxACTIVE_SHIFT    0

	/* Mixer 1 Pipeline Video Active */
	#define HALMX_MIX1_BKC_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_BKC_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_GFX1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_VID2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP3_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP4_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP5_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_CUR_VidACTIVE_SHIFT    0

	/* Mixer 1 Pipeline Endianess */
	#define HALMX_MIX1_VID1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_CUR_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT

	/* Mixer 1 others */
	#define HALMX_MIX1_COLORIMETRY_BIT        HALGC_MASK_BIT25
	#define HALMX_MIX1_COLORIMETRY_SHIFT      25
	#define HALMX_MIX1_Z_ORDER_BIT            HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_Z_ORDER_SHIFT          0
	#define HALMX_MIX1_notSD_HD_BIT           HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_notSD_HD_SHIFT         0
	#define HALMX_MIX1_COMP_LOOP_SEL_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_COMP_LOOP_SEL_SHIFT    0

	/* Cross Bar exists */
	#define HALMX_MIX1_CROSS_BAR              HALMX_DEFINED_COMPONENT

	/* MIXER 2 */
	/* Mixer 2 Pipeline Display */
	#define HALMX_MIX2_BKC_DISPLAY_BIT        HALGC_MASK_BIT0
	#define HALMX_MIX2_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX2_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX2_VID1_DISPLAY_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX2_VID1_DISPLAY_SHIFT     1
	#define HALMX_MIX2_VID2_DISPLAY_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX2_VID2_DISPLAY_SHIFT     2
	#define HALMX_MIX2_GDP1_DISPLAY_BIT       HALGC_MASK_BIT3
	#define HALMX_MIX2_GDP1_DISPLAY_SHIFT     3
	#define HALMX_MIX2_GDP2_DISPLAY_BIT       HALGC_MASK_BIT4
	#define HALMX_MIX2_GDP2_DISPLAY_SHIFT     4
	#define HALMX_MIX2_GDP3_DISPLAY_BIT       HALGC_MASK_BIT5
	#define HALMX_MIX2_GDP3_DISPLAY_SHIFT     5
	#define HALMX_MIX2_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX2_ALP_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_DISPLAY_SHIFT      0
	#define HALMX_MIX2_CUR_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_DISPLAY_SHIFT      0

    /* Mixer 2 Pipeline Graphic Active */
	#define HALMX_MIX2_BKC_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_GfxACTIVE_SHIFT    0
	#define HALMX_MIX2_GFX1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GFX2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_VID1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_VID2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP3_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP4_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP5_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_GfxACTIVE_SHIFT   0

	/* Mixer 2 Pipeline Video Active */
	#define HALMX_MIX2_BKC_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_VidACTIVE_SHIFT    0
	#define HALMX_MIX2_GFX1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GFX2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_VID1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_VID2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP3_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP4_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP5_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_VidACTIVE_SHIFT   0

	/* Mixer 2 others */
	#define HALMX_MIX2_COLORIMETRY_BIT        HALGC_MASK_BIT25
	#define HALMX_MIX2_COLORIMETRY_SHIFT      25

	/* Cross Bar exists */
	#define HALMX_MIX2_CROSS_BAR              HALMX_UNDEFINED_COMPONENT
#endif /* GAMMA_5528 */

#ifdef GAMMA_7710
	#define DISP1_OFFSET_ADDRESS    0x0000   /* Display Video1 base address */
	#define GAMMA_DISP1_ACTIVE
	#define DISP2_OFFSET_ADDRESS    0x1000   /* Display Video2 base address */
	#define GAMMA_DISP2_ACTIVE

	#define CUR_OFFSET_ADDRESS      0x000   /* Cursor base address */
	#define GAMMA_CUR_ACTIVE
	#define GDP1_OFFSET_ADDRESS     0x100   /* Gdp 1 offset address */
	#define GAMMA_GDP1_ACTIVE
	#define GDP2_OFFSET_ADDRESS     0x200   /* Gdp 2 offset address */
	#define GAMMA_GDP2_ACTIVE

	#define ALP_OFFSET_ADDRESS      0x600   /* Alp offset address */
	#define GAMMA_ALP_ACTIVE
	#define VI1_OFFSET_ADDRESS		0x700	/* Vid 1 offset address */
	#define GAMMA_VI1_ACTIVE
	#define VI2_OFFSET_ADDRESS      0x800   /* Vid 2 offset address */
	#define GAMMA_VI2_ACTIVE
	#define MX1_OFFSET_ADDRESS      0xC00   /* Mixer 1 base address */
	#define GAMMA_MX1_ACTIVE
	#define MX2_OFFSET_ADDRESS      0xD00   /* Mixer 2 base address */
	#define GAMMA_MX2_ACTIVE

	#define GAMMA_BKC_ACTIVE
	#define GAMMA_BKC2_ACTIVE
	#define BLT_OFFSET_ADDRESS      0xA00   /* Blitter register base address */
	#define BFC_OFFSET_ADDRESS		0xB00	/* 2D Filter Coeff. base address */
	#define GAMMA_BLT_ACTIVE

	#define GDP3_OFFSET_ADDRESS     0		/* Unused! */
	#define GDP4_OFFSET_ADDRESS     0		/* Unused! */
	#define GDP5_OFFSET_ADDRESS		0		/* Unused! */
	#define GFX1_OFFSET_ADDRESS     0       /* Unused! */
	#define GFX2_OFFSET_ADDRESS		0		/* Unused! */
	#define WP_OFFSET_ADDRESS		0		/* Unused! */
	#define CAP_OFFSET_ADDRESS		0		/* Unused! */

	/* Definition of constant for Mixer 1 and 2 */
	#define HALMX_UNDEFINED_COMPONENT         0xFFFFFFFF
	#define HALMX_DEFINED_COMPONENT           0x55555555

	/* definition of register blocks */
	/* selects CTL or ACT register   */
	#define HALMX_MIX1_DISPLAY_REGISTER       HALMX_MX1_CTL
	#define HALMX_MIX1_GfxACTIVE_REGISTER     0
	#define HALMX_MIX1_VidACTIVE_REGISTER     0
	#define HALMX_MIX2_DISPLAY_REGISTER       HALMX_MX2_CTL
	#define HALMX_MIX2_GfxACTIVE_REGISTER     0
	#define HALMX_MIX2_VidACTIVE_REGISTER     0

	/* MIXER 1 */
    /* Mixer 1 Pipeline Active */
	#define HALMX_MIX1_BKC_DISPLAY_BIT        HALGC_MASK_BIT0
	#define HALMX_MIX1_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX1_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX1_VID1_DISPLAY_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX1_VID1_DISPLAY_SHIFT     1
	#define HALMX_MIX1_VID2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP1_DISPLAY_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX1_GDP1_DISPLAY_SHIFT     2
	#define HALMX_MIX1_GDP2_DISPLAY_BIT       HALGC_MASK_BIT3
	#define HALMX_MIX1_GDP2_DISPLAY_SHIFT     3
	#define HALMX_MIX1_GDP3_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX1_ALP_DISPLAY_BIT        HALGC_MASK_BIT15
	#define HALMX_MIX1_ALP_DISPLAY_SHIFT      15
	#define HALMX_MIX1_SPD_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_DISPLAY_SHIFT      0
	#define HALMX_MIX1_CUR_DISPLAY_BIT        HALGC_MASK_BIT9
	#define HALMX_MIX1_CUR_DISPLAY_SHIFT      9

	/* Mixer 1 Pipeline Graphic Active */
	#define HALMX_MIX1_BKC_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_BKC_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_GFX1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_VID2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP3_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP4_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP5_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_CUR_GfxACTIVE_SHIFT    0

	/* Mixer 1 Pipeline Video Active */
	#define HALMX_MIX1_BKC_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_BKC_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_GFX1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_VID2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP3_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP4_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP5_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_CUR_VidACTIVE_SHIFT    0

	/* Mixer 1 Pipeline Endianess */
	#define HALMX_MIX1_VID1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_CUR_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT

	/* Mixer 1 others */
	#define HALMX_MIX1_COLORIMETRY_BIT        HALGC_MASK_BIT25
	#define HALMX_MIX1_COLORIMETRY_SHIFT      25
	#define HALMX_MIX1_Z_ORDER_BIT            HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_Z_ORDER_SHIFT          0
	#define HALMX_MIX1_notSD_HD_BIT           HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_notSD_HD_SHIFT         0
	#define HALMX_MIX1_COMP_LOOP_SEL_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_COMP_LOOP_SEL_SHIFT    0

	/* Cross Bar exists */
	#define HALMX_MIX1_CROSS_BAR              HALMX_DEFINED_COMPONENT

	/* MIXER 2 */
	/* Mixer 2 Pipeline Display */
	#define HALMX_MIX2_BKC_DISPLAY_BIT        HALGC_MASK_BIT0
	#define HALMX_MIX2_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX2_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX2_VID1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_VID2_DISPLAY_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX2_VID2_DISPLAY_SHIFT     1
	#define HALMX_MIX2_GDP1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP2_DISPLAY_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX2_GDP2_DISPLAY_SHIFT     2
	#define HALMX_MIX2_GDP3_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX2_ALP_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_DISPLAY_SHIFT      0
	#define HALMX_MIX2_CUR_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_DISPLAY_SHIFT      0

    /* Mixer 2 Pipeline Graphic Active */
	#define HALMX_MIX2_BKC_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_GfxACTIVE_SHIFT    0
	#define HALMX_MIX2_GFX1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GFX2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_VID1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_VID2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP3_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP4_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP5_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_GfxACTIVE_SHIFT   0
    #define HALMX_MIX2_ALP_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_ALP_GfxACTIVE_SHIFT    0
    #define HALMX_MIX2_CUR_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_CUR_GfxACTIVE_SHIFT    9

	/* Mixer 2 Pipeline Video Active */
	#define HALMX_MIX2_BKC_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_VidACTIVE_SHIFT    0
	#define HALMX_MIX2_GFX1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GFX2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_VID1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_VID2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP3_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP4_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP5_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_VidACTIVE_SHIFT   0
    #define HALMX_MIX2_ALP_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_ALP_VidACTIVE_SHIFT    0
    #define HALMX_MIX2_CUR_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_CUR_VidACTIVE_SHIFT    0

    /* Mixer 2 Pipeline Endianess */
    #define HALMX_MIX2_VID1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_VID2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_GDP1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_GDP2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_GDP3_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_GDP4_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_GDP5_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_ALP_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_CUR_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT

    /* Mixer 2 others */
    #define HALMX_MIX2_COLORIMETRY_BIT        HALGC_MASK_BIT25
    #define HALMX_MIX2_COLORIMETRY_SHIFT      25
    #define HALMX_MIX2_Z_ORDER_BIT            HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_Z_ORDER_SHIFT          0
    #define HALMX_MIX2_notSD_HD_BIT           HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_notSD_HD_SHIFT         0

	/* Cross Bar exists */
	#define HALMX_MIX2_CROSS_BAR              HALMX_UNDEFINED_COMPONENT

	#define LMU_CTRL				0x000	/* LMU Control register */
	#define LMU_LMP					0x004	/* LMU luma memory pointer */
	#define LMU_CMP					0x008	/* LMU chroma memory pointer */
	#define LMU_BPPL				0x00c	/* LMU input picture horizontal size */
	#define LMU_CFG					0x010	/* LMU configuration register */
	#define LMU_VINL				0x014	/* LMU input picture vertical size */
	#define LMU_MRS					0x018	/* LMU min STBus request */
	#define LMU_CHK					0x01c	/* LMU max chunk size */
	#define LMU_STA					0x020	/* LMU status register */
	#define LMU_ITM					0x024	/* LMU interrupt mask register */
	#define LMU_ITS					0x028	/* LMU interrupt status register */
	#define LMU_AFD					0x02c	/* LMU accumulated field difference */

#endif /* GAMMA_7710 */

#if defined(GAMMA_7100) || defined(GAMMA_7109)
	#define DISP1_OFFSET_ADDRESS    0x0000   /* Display Video1 base address */
	#define GAMMA_DISP1_ACTIVE
	#define DISP2_OFFSET_ADDRESS    0x1000   /* Display Video2 base address */
	#define GAMMA_DISP2_ACTIVE

	#define CUR_OFFSET_ADDRESS      0x000   /* Cursor base address */
	#define GAMMA_CUR_ACTIVE
	#define GDP1_OFFSET_ADDRESS     0x100   /* Gdp 1 offset address */
	#define GAMMA_GDP1_ACTIVE
	#define GDP2_OFFSET_ADDRESS     0x200   /* Gdp 2 offset address */
	#define GAMMA_GDP2_ACTIVE

	#define ALP_OFFSET_ADDRESS      0x600   /* Alp offset address */
	#define GAMMA_ALP_ACTIVE
	#define VI1_OFFSET_ADDRESS		0x700	/* Vid 1 offset address */
	#define GAMMA_VI1_ACTIVE
	#define VI2_OFFSET_ADDRESS      0x800   /* Vid 2 offset address */
	#define GAMMA_VI2_ACTIVE
	#define MX1_OFFSET_ADDRESS      0xC00   /* Mixer 1 base address */
	#define GAMMA_MX1_ACTIVE
	#define MX2_OFFSET_ADDRESS      0xD00   /* Mixer 2 base address */
	#define GAMMA_MX2_ACTIVE

	#define GAMMA_BKC_ACTIVE
	#define GAMMA_BKC2_ACTIVE
	#define BLT_OFFSET_ADDRESS      0xA00   /* Blitter register base address */
	#define BFC_OFFSET_ADDRESS		0xB00	/* 2D Filter Coeff. base address */
	#define GAMMA_BLT_ACTIVE

	#define GDP3_OFFSET_ADDRESS     0		/* Unused! */
	#define GDP4_OFFSET_ADDRESS     0		/* Unused! */
	#define GDP5_OFFSET_ADDRESS		0		/* Unused! */
	#define GFX1_OFFSET_ADDRESS     0       /* Unused! */
	#define GFX2_OFFSET_ADDRESS		0		/* Unused! */
	#define WP_OFFSET_ADDRESS		0		/* Unused! */
	#define CAP_OFFSET_ADDRESS		0		/* Unused! */

	/* Definition of constant for Mixer 1 and 2 */
	#define HALMX_UNDEFINED_COMPONENT         0xFFFFFFFF
	#define HALMX_DEFINED_COMPONENT           0x55555555

	/* definition of register blocks */
	/* selects CTL or ACT register   */
	#define HALMX_MIX1_DISPLAY_REGISTER       HALMX_MX1_CTL
	#define HALMX_MIX1_GfxACTIVE_REGISTER     0
	#define HALMX_MIX1_VidACTIVE_REGISTER     0
	#define HALMX_MIX2_DISPLAY_REGISTER       HALMX_MX2_CTL
	#define HALMX_MIX2_GfxACTIVE_REGISTER     0
	#define HALMX_MIX2_VidACTIVE_REGISTER     0

	/* MIXER 1 */
    /* Mixer 1 Pipeline Active */
	#define HALMX_MIX1_BKC_DISPLAY_BIT        HALGC_MASK_BIT0
	#define HALMX_MIX1_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX1_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX1_VID1_DISPLAY_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX1_VID1_DISPLAY_SHIFT     1
	#define HALMX_MIX1_VID2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP1_DISPLAY_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX1_GDP1_DISPLAY_SHIFT     2
	#define HALMX_MIX1_GDP2_DISPLAY_BIT       HALGC_MASK_BIT3
	#define HALMX_MIX1_GDP2_DISPLAY_SHIFT     3
	#define HALMX_MIX1_GDP3_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX1_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX1_ALP_DISPLAY_BIT        HALGC_MASK_BIT15
	#define HALMX_MIX1_ALP_DISPLAY_SHIFT      15
	#define HALMX_MIX1_SPD_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_DISPLAY_SHIFT      0
	#define HALMX_MIX1_CUR_DISPLAY_BIT        HALGC_MASK_BIT9
	#define HALMX_MIX1_CUR_DISPLAY_SHIFT      9

	/* Mixer 1 Pipeline Graphic Active */
	#define HALMX_MIX1_BKC_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_BKC_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_GFX1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_VID2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP3_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP4_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP5_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_GfxACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_GfxACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_CUR_GfxACTIVE_SHIFT    0

	/* Mixer 1 Pipeline Video Active */
	#define HALMX_MIX1_BKC_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_BKC_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_GFX1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GFX2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GFX2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_VID1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_VID2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP3_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP4_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_GDP5_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_VidACTIVE_SHIFT   0
	#define HALMX_MIX1_ALP_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_SPD_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_SPD_VidACTIVE_SHIFT    0
	#define HALMX_MIX1_CUR_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_CUR_VidACTIVE_SHIFT    0

	/* Mixer 1 Pipeline Endianess */
	#define HALMX_MIX1_VID1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_VID2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP3_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP4_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_GDP5_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_ALP_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_CUR_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT

	/* Mixer 1 others */
	#define HALMX_MIX1_COLORIMETRY_BIT        HALGC_MASK_BIT25
	#define HALMX_MIX1_COLORIMETRY_SHIFT      25
	#define HALMX_MIX1_Z_ORDER_BIT            HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_Z_ORDER_SHIFT          0
	#define HALMX_MIX1_notSD_HD_BIT           HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_notSD_HD_SHIFT         0
	#define HALMX_MIX1_COMP_LOOP_SEL_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX1_COMP_LOOP_SEL_SHIFT    0

	/* Cross Bar exists */
	#define HALMX_MIX1_CROSS_BAR              HALMX_DEFINED_COMPONENT

	/* MIXER 2 */
	/* Mixer 2 Pipeline Display */
	#define HALMX_MIX2_BKC_DISPLAY_BIT        HALGC_MASK_BIT0
	#define HALMX_MIX2_BKC_DISPLAY_SHIFT      0
	#define HALMX_MIX2_GFX1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GFX2_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_DISPLAY_SHIFT     0
	#define HALMX_MIX2_VID1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_VID2_DISPLAY_BIT       HALGC_MASK_BIT1
	#define HALMX_MIX2_VID2_DISPLAY_SHIFT     1
	#define HALMX_MIX2_GDP1_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP2_DISPLAY_BIT       HALGC_MASK_BIT2
	#define HALMX_MIX2_GDP2_DISPLAY_SHIFT     2
	#define HALMX_MIX2_GDP3_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP4_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_DISPLAY_SHIFT     0
	#define HALMX_MIX2_GDP5_DISPLAY_BIT       HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_DISPLAY_SHIFT     0
	#define HALMX_MIX2_ALP_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_ALP_DISPLAY_SHIFT      0
	#define HALMX_MIX2_CUR_DISPLAY_BIT        HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_CUR_DISPLAY_SHIFT      0

    /* Mixer 2 Pipeline Graphic Active */
	#define HALMX_MIX2_BKC_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_GfxACTIVE_SHIFT    0
	#define HALMX_MIX2_GFX1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GFX2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_VID1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_VID2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP1_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP2_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP3_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP4_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_GfxACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP5_GfxACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_GfxACTIVE_SHIFT   0
    #define HALMX_MIX2_ALP_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_ALP_GfxACTIVE_SHIFT    0
    #define HALMX_MIX2_CUR_GfxACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_CUR_GfxACTIVE_SHIFT    9

	/* Mixer 2 Pipeline Video Active */
	#define HALMX_MIX2_BKC_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_BKC_VidACTIVE_SHIFT    0
	#define HALMX_MIX2_GFX1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX1_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GFX2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GFX2_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_VID1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID1_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_VID2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_VID2_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP1_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP1_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP2_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP2_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP3_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP3_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP4_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP4_VidACTIVE_SHIFT   0
	#define HALMX_MIX2_GDP5_VidACTIVE_BIT     HALMX_UNDEFINED_COMPONENT
	#define HALMX_MIX2_GDP5_VidACTIVE_SHIFT   0
    #define HALMX_MIX2_ALP_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_ALP_VidACTIVE_SHIFT    0
    #define HALMX_MIX2_CUR_VidACTIVE_BIT      HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_CUR_VidACTIVE_SHIFT    0

    /* Mixer 2 Pipeline Endianess */
    #define HALMX_MIX2_VID1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_VID2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_GDP1_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_GDP2_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_GDP3_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_GDP4_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_GDP5_ENDIANESS_BIT     HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_ALP_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_CUR_ENDIANESS_BIT      HALMX_UNDEFINED_COMPONENT

    /* Mixer 2 others */
    #define HALMX_MIX2_COLORIMETRY_BIT        HALGC_MASK_BIT25
    #define HALMX_MIX2_COLORIMETRY_SHIFT      25
    #define HALMX_MIX2_Z_ORDER_BIT            HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_Z_ORDER_SHIFT          0
    #define HALMX_MIX2_notSD_HD_BIT           HALMX_UNDEFINED_COMPONENT
    #define HALMX_MIX2_notSD_HD_SHIFT         0

	/* Cross Bar exists */
	#define HALMX_MIX2_CROSS_BAR              HALMX_UNDEFINED_COMPONENT

#endif /* GAMMA_7100 || GAMMA_7109 */

#if defined(GAMMA_7100)
	#define LMU_CTRL				0x000	/* LMU Control register */
	#define LMU_LMP					0x004	/* LMU luma memory pointer */
	#define LMU_CMP					0x008	/* LMU chroma memory pointer */
	#define LMU_BPPL				0x00c	/* LMU input picture horizontal size */
	#define LMU_CFG					0x010	/* LMU configuration register */
	#define LMU_VINL				0x014	/* LMU input picture vertical size */
	#define LMU_MRS					0x018	/* LMU min STBus request */
	#define LMU_CHK					0x01c	/* LMU max chunk size */
	#define LMU_STA					0x020	/* LMU status register */
	#define LMU_ITM					0x024	/* LMU interrupt mask register */
	#define LMU_ITS					0x028	/* LMU interrupt status register */
	#define LMU_AFD					0x02c	/* LMU accumulated field difference */
#endif /* GAMMA_7100 */

#if defined(GAMMA_7109)
	#define DEI_CTL				    0x000	/* DEI Control register */
	#define DEI_VIEWPORT_ORIG		0x004
	#define DEI_VIEWPORT_SIZE   	0x008
	#define DEI_VF_SIZE				0x00c
	#define DEI_T3I_CTL				0x010
	#define DEI_PYF_BA				0x014
	#define DEI_CYF_BA				0x018
	#define DEI_NYF_BA				0x01c
	#define DEI_PCF_BA				0x020
	#define DEI_CCF_BA				0x024
	#define DEI_NCF_BA				0x028
	#define DEI_PMF_BA				0x02c
	#define DEI_CMF_BA				0x030
	#define DEI_NMF_BA				0x034
	#define DEI_YF_FORMAT			0x038
	#define DEI_YF_STACK_l0 		0x03C
	#define DEI_YF_STACK_l1 		0x040
	#define DEI_YF_STACK_l2 		0x044
	#define DEI_YF_STACK_l3 		0x048
    #define DEI_YF_STACK_l4 		0x04C
	#define DEI_YF_STACK_p0 		0x050
	#define DEI_YF_STACK_p1 		0x054
	#define DEI_YF_STACK_p2 		0x058
	#define DEI_CF_FORMAT			0x05C
	#define DEI_CF_STACK_l0 		0x060
	#define DEI_CF_STACK_l1 		0x064
	#define DEI_CF_STACK_l2 		0x068
	#define DEI_CF_STACK_l3 		0x06C
	#define DEI_CF_STACK_l4 		0x070
	#define DEI_CF_STACK_p0 		0x074
	#define DEI_CF_STACK_p1 		0x078
	#define DEI_CF_STACK_p2 		0x07C
	#define DEI_MF_STACK_l0 		0x080
	#define DEI_MF_STACK_p0 		0x084
	#define DEI_DEBUG1             	0x088
	#define DEI_STATUS1				0x08C

	#define VHSRC_CTL				0x100
	#define VHSRC_Y_HSRC			0x104
	#define VHSRC_Y_VSRC			0x108
	#define VHSRC_C_HSRC			0x10C
	#define VHSRC_C_VSRC			0x110
	#define VHSRC_TARGET_SIZE		0x114
	#define VHSRC_NLZZD_Y			0x118
	#define VHSRC_NLZZD_C			0x11C
	#define VHSRC_PDELTA			0x120
	#define VHSRC_Y_SIZE			0x124
	#define VHSRC_C_SIZE			0x128
	#define VHSRC_HCOEF_BA			0x12C
	#define VHSRC_VCOEF_BA			0x130

#endif /* GAMMA_7109 */

/* Cursor Register offsets */
#define CUR_CTL                 0x00	/* Control register */
#define CUR_VPO                 0x0c	/* View Port Offset */
#define CUR_PML                 0x14	/* Pixmap Memory Location */
#define CUR_PMP                 0x18	/* Pixmap Memory Pitch */
#define CUR_SIZE                0x1c	/* Pixmap Memory Size */
#define CUR_CML                 0x20	/* CLUT Memory Location */
#define CUR_AWS                 0x28	/* Active Window Start */
#define CUR_AWE                 0x2c	/* Active Window End */
#define CUR_PKZ                 0xFC	/* Packet Size */

/* Video plug Register offsets */
#define VI_CTL                  0x00	/* Control register */
#define VI_ALP                  0x04	/* Alpha */
#define VI_VPO                  0x0c	/* View Port Offset */
#define VI_VPS                  0x10	/* View Port Stop */
#define VI_KEY1                 0x28	/* Colour Key 1 */
#define VI_KEY2                 0x2c	/* Colour Key 2 */
#define VI_MPR1                 0x30	/* Matrix Programmation 1 */
#define VI_MPR2                 0x34	/* Matrix Programmation 2 */
#define VI_MPR3                 0x38	/* Matrix Programmation 3 */
#define VI_MPR4                 0x3c	/* Matrix Programmation 4 */

/* Video plug Register offsets */
#define DISP_CTL                0x000	/* Display Control register */
#define DISP_LUMA_HSRC          0x004	/* Display Luma HSRC */
#define DISP_LUMA_VSRC          0x008	/* Display Luma VSRC */
#define DISP_CHR_HSRC           0x00c	/* Display Chroma HSRC */
#define DISP_CHR_VSRC           0x010	/* Display Chroma VSRC */
#define DISP_TARGET_SIZE        0x014	/* Display Target Pixmap Size */
#define DISP_NLZZD_Y            0x018	/* Display Luma   Non Linear Zoom Zone Definition */
#define DISP_NLZZD_C            0x01c	/* Display Chroma Non Linear Zoom Zone Definition */
#define DISP_PDELTA             0x020	/* Display Non Linear Zoom - Increment Step Definition */
#define DISP_STATUS             0x07c	/* Display Status */
#define DISP_MA_CTL             0x080	/* Display Memory Access Control */
#define DISP_LUMA_BA            0x084	/* Display Luma   Source Pixmap Memory Location */
#define DISP_CHR_BA             0x088	/* Display Chroma Source Pixmap Memory Location */
#define DISP_PMP                0x08c	/* Display Pixmap Memory Pitch */
#define DISP_LUMA_XY            0x090	/* Display Luma   First Pixel Source Position */
#define DISP_CHR_XY             0x094	/* Display Chroma First Pixel Source Position */
#define DISP_LUMA_SIZE          0x098	/* Display Luma   Source Window Memory Size */
#define DISP_CHR_SIZE           0x09c	/* Display Chroma Source Window Memory Size */
#define DISP_HFP                0x0a0	/* Display Horizontal Filters Pointer */
#define DISP_VFP                0x0a4	/* Display Vertical Filters Pointer */
#define DISP_PKZ                0x0fc	/* Display Maximum Packet Size */

#define DISP_LHF_COEF0          0x100	/* Display Luma   Hor. filter Coefficient 0  */
#define DISP_LHF_COEF1          0x104	/* Display Luma   Hor. filter Coefficient 1  */
#define DISP_LHF_COEF2          0x108	/* Display Luma   Hor. filter Coefficient 2  */
#define DISP_LHF_COEF3          0x10c	/* Display Luma   Hor. filter Coefficient 3  */
#define DISP_LHF_COEF4          0x110	/* Display Luma   Hor. filter Coefficient 4  */
#define DISP_LHF_COEF5          0x114	/* Display Luma   Hor. filter Coefficient 5  */
#define DISP_LHF_COEF6          0x118	/* Display Luma   Hor. filter Coefficient 6  */
#define DISP_LHF_COEF7          0x11c	/* Display Luma   Hor. filter Coefficient 7  */
#define DISP_LHF_COEF8          0x120	/* Display Luma   Hor. filter Coefficient 8  */
#define DISP_LHF_COEF9          0x124	/* Display Luma   Hor. filter Coefficient 9  */
#define DISP_LHF_COEF10         0x128	/* Display Luma   Hor. filter Coefficient 10 */
#define DISP_LHF_COEF11         0x12c	/* Display Luma   Hor. filter Coefficient 11 */
#define DISP_LHF_COEF12         0x130	/* Display Luma   Hor. filter Coefficient 12 */
#define DISP_LHF_COEF13         0x134	/* Display Luma   Hor. filter Coefficient 13 */
#define DISP_LHF_COEF14         0x138	/* Display Luma   Hor. filter Coefficient 14 */
#define DISP_LHF_COEF15         0x13c	/* Display Luma   Hor. filter Coefficient 15 */
#define DISP_LHF_COEF16         0x140	/* Display Luma   Hor. filter Coefficient 16 */
#define DISP_LHF_COEF17         0x144	/* Display Luma   Hor. filter Coefficient 17 */
#define DISP_LHF_COEF18         0x148	/* Display Luma   Hor. filter Coefficient 18 */
#define DISP_LHF_COEF19         0x14c	/* Display Luma   Hor. filter Coefficient 19 */
#define DISP_LHF_COEF20         0x150	/* Display Luma   Hor. filter Coefficient 20 */
#define DISP_LHF_COEF21         0x154	/* Display Luma   Hor. filter Coefficient 21 */
#define DISP_LHF_COEF22         0x158	/* Display Luma   Hor. filter Coefficient 22 */
#define DISP_LHF_COEF23         0x15c	/* Display Luma   Hor. filter Coefficient 23 */
#define DISP_LHF_COEF24         0x160	/* Display Luma   Hor. filter Coefficient 24 */
#define DISP_LHF_COEF25         0x164	/* Display Luma   Hor. filter Coefficient 25 */
#define DISP_LHF_COEF26         0x168	/* Display Luma   Hor. filter Coefficient 26 */
#define DISP_LHF_COEF27         0x16c	/* Display Luma   Hor. filter Coefficient 27 */
#define DISP_LHF_COEF28         0x170	/* Display Luma   Hor. filter Coefficient 28 */
#define DISP_LHF_COEF29         0x174	/* Display Luma   Hor. filter Coefficient 29 */
#define DISP_LHF_COEF30         0x178	/* Display Luma   Hor. filter Coefficient 30 */
#define DISP_LHF_COEF31         0x17c	/* Display Luma   Hor. filter Coefficient 31 */
#define DISP_LHF_COEF32         0x180	/* Display Luma   Hor. filter Coefficient 32 */
#define DISP_LHF_COEF33         0x184	/* Display Luma   Hor. filter Coefficient 33 */
#define DISP_LHF_COEF34         0x188	/* Display Luma   Hor. filter Coefficient 34 */

#define DISP_LVF_COEF0          0x18c	/* Display Luma   Vert. filter Coefficient 0  */
#define DISP_LVF_COEF1          0x190	/* Display Luma   Vert. filter Coefficient 1  */
#define DISP_LVF_COEF2          0x194	/* Display Luma   Vert. filter Coefficient 2  */
#define DISP_LVF_COEF3          0x198	/* Display Luma   Vert. filter Coefficient 3  */
#define DISP_LVF_COEF4          0x19c	/* Display Luma   Vert. filter Coefficient 4  */
#define DISP_LVF_COEF5          0x1a0	/* Display Luma   Vert. filter Coefficient 5  */
#define DISP_LVF_COEF6          0x1a4	/* Display Luma   Vert. filter Coefficient 6  */
#define DISP_LVF_COEF7          0x1a8	/* Display Luma   Vert. filter Coefficient 7  */
#define DISP_LVF_COEF8          0x1ac	/* Display Luma   Vert. filter Coefficient 8  */
#define DISP_LVF_COEF9          0x1b0	/* Display Luma   Vert. filter Coefficient 9  */
#define DISP_LVF_COEF10         0x1b4	/* Display Luma   Vert. filter Coefficient 10 */
#define DISP_LVF_COEF11         0x1b8	/* Display Luma   Vert. filter Coefficient 11 */
#define DISP_LVF_COEF12         0x1bc	/* Display Luma   Vert. filter Coefficient 12 */
#define DISP_LVF_COEF13         0x1c0	/* Display Luma   Vert. filter Coefficient 13 */
#define DISP_LVF_COEF14         0x1c4	/* Display Luma   Vert. filter Coefficient 14 */
#define DISP_LVF_COEF15         0x1c8	/* Display Luma   Vert. filter Coefficient 15 */
#define DISP_LVF_COEF16         0x1cc	/* Display Luma   Vert. filter Coefficient 16 */
#define DISP_LVF_COEF17         0x1d0	/* Display Luma   Vert. filter Coefficient 17 */
#define DISP_LVF_COEF18         0x1d4	/* Display Luma   Vert. filter Coefficient 18 */
#define DISP_LVF_COEF19         0x1d8	/* Display Luma   Vert. filter Coefficient 19 */
#define DISP_LVF_COEF20         0x1dc	/* Display Luma   Vert. filter Coefficient 20 */
#define DISP_LVF_COEF21         0x1e0	/* Display Luma   Vert. filter Coefficient 21 */

#define DISP_CHF_COEF0          0x200	/* Display Chroma Hor. filter Coefficient 0  */
#define DISP_CHF_COEF1          0x204	/* Display Chroma Hor. filter Coefficient 1  */
#define DISP_CHF_COEF2          0x208	/* Display Chroma Hor. filter Coefficient 2  */
#define DISP_CHF_COEF3          0x20c	/* Display Chroma Hor. filter Coefficient 3  */
#define DISP_CHF_COEF4          0x210	/* Display Chroma Hor. filter Coefficient 4  */
#define DISP_CHF_COEF5          0x214	/* Display Chroma Hor. filter Coefficient 5  */
#define DISP_CHF_COEF6          0x218	/* Display Chroma Hor. filter Coefficient 6  */
#define DISP_CHF_COEF7          0x21c	/* Display Chroma Hor. filter Coefficient 7  */
#define DISP_CHF_COEF8          0x220	/* Display Chroma Hor. filter Coefficient 8  */
#define DISP_CHF_COEF9          0x224	/* Display Chroma Hor. filter Coefficient 9  */
#define DISP_CHF_COEF10         0x228	/* Display Chroma Hor. filter Coefficient 10 */
#define DISP_CHF_COEF11         0x22c	/* Display Chroma Hor. filter Coefficient 11 */
#define DISP_CHF_COEF12         0x230	/* Display Chroma Hor. filter Coefficient 12 */
#define DISP_CHF_COEF13         0x234	/* Display Chroma Hor. filter Coefficient 13 */
#define DISP_CHF_COEF14         0x238	/* Display Chroma Hor. filter Coefficient 14 */
#define DISP_CHF_COEF15         0x23c	/* Display Chroma Hor. filter Coefficient 15 */
#define DISP_CHF_COEF16         0x240	/* Display Chroma Hor. filter Coefficient 16 */
#define DISP_CHF_COEF17         0x244	/* Display Chroma Hor. filter Coefficient 17 */
#define DISP_CHF_COEF18         0x248	/* Display Chroma Hor. filter Coefficient 18 */
#define DISP_CHF_COEF19         0x24c	/* Display Chroma Hor. filter Coefficient 19 */
#define DISP_CHF_COEF20         0x250	/* Display Chroma Hor. filter Coefficient 20 */
#define DISP_CHF_COEF21         0x254	/* Display Chroma Hor. filter Coefficient 21 */
#define DISP_CHF_COEF22         0x258	/* Display Chroma Hor. filter Coefficient 22 */
#define DISP_CHF_COEF23         0x25c	/* Display Chroma Hor. filter Coefficient 23 */
#define DISP_CHF_COEF24         0x260	/* Display Chroma Hor. filter Coefficient 24 */
#define DISP_CHF_COEF25         0x264	/* Display Chroma Hor. filter Coefficient 25 */
#define DISP_CHF_COEF26         0x268	/* Display Chroma Hor. filter Coefficient 26 */
#define DISP_CHF_COEF27         0x26c	/* Display Chroma Hor. filter Coefficient 27 */
#define DISP_CHF_COEF28         0x270	/* Display Chroma Hor. filter Coefficient 28 */
#define DISP_CHF_COEF29         0x274	/* Display Chroma Hor. filter Coefficient 29 */
#define DISP_CHF_COEF30         0x278	/* Display Chroma Hor. filter Coefficient 30 */
#define DISP_CHF_COEF31         0x27c	/* Display Chroma Hor. filter Coefficient 31 */
#define DISP_CHF_COEF32         0x280	/* Display Chroma Hor. filter Coefficient 32 */
#define DISP_CHF_COEF33         0x284	/* Display Chroma Hor. filter Coefficient 33 */
#define DISP_CHF_COEF34         0x288	/* Display Chroma Hor. filter Coefficient 34 */

#define DISP_CVF_COEF0          0x28c	/* Display Chroma Vert. filter Coefficient 0  */
#define DISP_CVF_COEF1          0x290	/* Display Chroma Vert. filter Coefficient 1  */
#define DISP_CVF_COEF2          0x294	/* Display Chroma Vert. filter Coefficient 2  */
#define DISP_CVF_COEF3          0x298	/* Display Chroma Vert. filter Coefficient 3  */
#define DISP_CVF_COEF4          0x29c	/* Display Chroma Vert. filter Coefficient 4  */
#define DISP_CVF_COEF5          0x2a0	/* Display Chroma Vert. filter Coefficient 5  */
#define DISP_CVF_COEF6          0x2a4	/* Display Chroma Vert. filter Coefficient 6  */
#define DISP_CVF_COEF7          0x2a8	/* Display Chroma Vert. filter Coefficient 7  */
#define DISP_CVF_COEF8          0x2ac	/* Display Chroma Vert. filter Coefficient 8  */
#define DISP_CVF_COEF9          0x2b0	/* Display Chroma Vert. filter Coefficient 9  */
#define DISP_CVF_COEF10         0x2b4	/* Display Chroma Vert. filter Coefficient 10 */
#define DISP_CVF_COEF11         0x2b8	/* Display Chroma Vert. filter Coefficient 11 */
#define DISP_CVF_COEF12         0x2bc	/* Display Chroma Vert. filter Coefficient 12 */
#define DISP_CVF_COEF13         0x2c0	/* Display Chroma Vert. filter Coefficient 13 */
#define DISP_CVF_COEF14         0x2c4	/* Display Chroma Vert. filter Coefficient 14 */
#define DISP_CVF_COEF15         0x2c8	/* Display Chroma Vert. filter Coefficient 15 */
#define DISP_CVF_COEF16         0x2cc	/* Display Chroma Vert. filter Coefficient 16 */
#define DISP_CVF_COEF17         0x2d0	/* Display Chroma Vert. filter Coefficient 17 */
#define DISP_CVF_COEF18         0x2d4	/* Display Chroma Vert. filter Coefficient 18 */
#define DISP_CVF_COEF19         0x2d8	/* Display Chroma Vert. filter Coefficient 19 */
#define DISP_CVF_COEF20         0x2dc	/* Display Chroma Vert. filter Coefficient 20 */
#define DISP_CVF_COEF21         0x2e0	/* Display Chroma Vert. filter Coefficient 21 */

/* Gfx Register offsets */
#define GFX_CTL                 0x00	/* Control register */
#define GFX_AGC                 0x04	/* Alpha Gain Constant */
#define GFX_HSRC                0x08	/* Sample Rate Converter */
#define GFX_VPO                 0x0c	/* View Port Offset */
#define GFX_VPS                 0x10	/* View Port Stop */
#define GFX_PML                 0x14	/* Pixmap Memory Location */
#define GFX_PMP                 0x18	/* Pixmap Memory Pitch */
#define GFX_SIZE                0x1c	/* Pixmap Memory Size */
#define GFX_NVN                 0x24	/* Next Viewport Node */
#define GFX_KEY1                0x28	/* Colour Key 1 */
#define GFX_KEY2                0x2c	/* Colour Key 2 */
#define GFX_PKZ                 0xFC	/* Packet Size */

/* Gdp Register offsets */
#define GDP_CTL                 0x00	/* Control register */
#define GDP_AGC                 0x04	/* Alpha Gain Constant */
#define GDP_HSRC                0x08	/* Hor. Sample Rate Converter */
#define GDP_VPO                 0x0c	/* View Port Offset */
#define GDP_VPS                 0x10	/* View Port Stop */
#define GDP_PML                 0x14	/* Pixmap Memory Location */
#define GDP_PMP                 0x18	/* Pixmap Memory Pitch */
#define GDP_SIZE                0x1c	/* Pixmap Memory Size */
#define GDP_VSRC                0x20	/* Vert. Sample Rate Converter */
#define GDP_NVN                 0x24	/* Next Viewport Node */
#define GDP_KEY1                0x28	/* Colour Key 1 */
#define GDP_KEY2                0x2c	/* Colour Key 2 */
#define GDP_HFP                 0x30	/* Hor. filter pointer */
#define GDP_PPT                 0x34    /* Viewport properties       */
#define GDP_HFC0                0x40	/* Hor. filter Coefficient 0 */
#define GDP_HFC1                0x44	/* Hor. filter Coefficient 1 */
#define GDP_HFC2                0x48	/* Hor. filter Coefficient 2 */
#define GDP_HFC3                0x4c	/* Hor. filter Coefficient 3 */
#define GDP_HFC4                0x50	/* Hor. filter Coefficient 4 */
#define GDP_HFC5                0x54	/* Hor. filter Coefficient 5 */
#define GDP_HFC6                0x58	/* Hor. filter Coefficient 6 */
#define GDP_HFC7                0x5c	/* Hor. filter Coefficient 7 */
#define GDP_HFC8                0x60	/* Hor. filter Coefficient 8 */
#define GDP_HFC9                0x64	/* Hor. filter Coefficient 9 */
#define GDP_PKZ                 0xFC	/* Packet Size */

/* Alpha plane Register offsets */
#define ALP_CTL                 0x00	/* Control register */
#define ALP_ALP                 0x04	/* Alpha Control Register */
#define ALP_HSRC                0x08	/* Hor. Sample Rate Converter */
#define ALP_VPO                 0x0c	/* View Port Offset */
#define ALP_VPS                 0x10	/* View Port Stop */
#define ALP_PML                 0x14	/* Pixmap Memory Location */
#define ALP_PMP                 0x18	/* Pixmap Memory Pitch */
#define ALP_SIZE                0x1c	/* Pixmap Memory Size */
#define ALP_VSRC                0x20	/* Vert. Sample Rate Converter */
#define ALP_NVN                 0x24	/* Next Viewport Node */
#define ALP_HFP                 0x30	/* Hor. filter pointer */
#define ALP_PPT                 0x34    /* Viewport properties       */
#define ALP_HFC0                0x40	/* Hor. filter Coefficient 0 */
#define ALP_HFC1                0x44	/* Hor. filter Coefficient 1 */
#define ALP_HFC2                0x48	/* Hor. filter Coefficient 2 */
#define ALP_HFC3                0x4c	/* Hor. filter Coefficient 3 */
#define ALP_HFC4                0x50	/* Hor. filter Coefficient 4 */
#define ALP_HFC5                0x54	/* Hor. filter Coefficient 5 */
#define ALP_HFC6                0x58	/* Hor. filter Coefficient 6 */
#define ALP_HFC7                0x5c	/* Hor. filter Coefficient 7 */
#define ALP_HFC8                0x60	/* Hor. filter Coefficient 8 */
#define ALP_HFC9                0x64	/* Hor. filter Coefficient 9 */
#define ALP_PKZ                 0xFC	/* Packet Size */

/* Mixer Register offsets */
#define MX_CTL                  0x00	/* Control register */
#define MX_BKC                  0x04	/* Background Color */
#define MX_BCO                  0x0c	/* Background Color Offset */
#define MX_BCS                  0x10	/* Background Color Stop */
#define MX_AVO                  0x28	/* Active Video Offset */
#define MX_AVS                  0x2c	/* Active Video Stop */
#define MX_CRB                  0x34	/* Cross Bar Control */
#define MX_ACT                  0x38	/* Active Content Flag Control */

/* Capture Register offsets */
#define CAP_CTL                 0x00	/* Control register */
#ifdef GAMMA_7015
	#define CAP_VPO             0x0c	/* View Port Offset */
	#define CAP_VPS             0x10	/* View Port Stop */
	#define CAP_TML             0x14	/* Top Field Memory Location */
	#define CAP_BML             0x20	/* Bottom Field Memory Location */
#endif /* GAMMA_7015 */
#ifdef GAMMA_7020
	#define CAP_CWO             0x04	/* Capture Window Offset */
	#define CAP_CWS             0x08	/* Capture Window Stop */
	#define CAP_VTP             0x14	/* Video Top Field memory Pointer */
	#define CAP_VBP             0x18	/* Video Bottom Field memory Pointer */
	#define CAP_CMW             0x20	/* Capture Memory Window */
	#define CAP_HSRC            0x30	/* Hor.Sample Rate Conv */
	#define CAP_HFC0            0x34	/* Hor. Filter Coefficient */
	#define CAP_HFC1            0x38	/* Hor. Filter Coefficient */
	#define CAP_HFC2            0x3C	/* Hor. Filter Coefficient */
	#define CAP_HFC3            0x40	/* Hor. Filter Coefficient */
	#define CAP_HFC4            0x44	/* Hor. Filter Coefficient */
	#define CAP_HFC5            0x48	/* Hor. Filter Coefficient */
	#define CAP_HFC6            0x4C	/* Hor. Filter Coefficient */
	#define CAP_HFC7            0x50	/* Hor. Filter Coefficient */
	#define CAP_HFC8            0x54	/* Hor. Filter Coefficient */
	#define CAP_HFC9            0x58	/* Hor. Filter Coefficient */
#endif /* GAMMA_7020 */
#define CAP_PKZ                 0xFC	/* Packet Size */
#ifdef GAMMA_7015
	#define CAP_PMP             0x18	/* Pixmap Memory Pitch */
#else /* GAMMA_7015 */
	#ifdef GAMMA_7020
		#define CAP_PMP             0x1c	/* Pixmap Memory Pitch */
	#else /* GAMMA_7020 */
		#define CAP_PMP             0	/* Pixmap Memory Pitch */
	#endif /* GAMMA_7020 */
#endif /* GAMMA_7015 */

/* Gamma Wrapper Register offsets */
#define WP_PORD                 0x00	/* Wrapper Process Priority Order */
#define WP_PGAM                 0x04	/* Wrapper Priority Gamma  */
#define WP_SEC                  0x08	/* Wrapper Security System */

/* Blitter Register offsets */
#define BLT_CTL                 0x00	/* Control register */
#define BLT_STA1                0x04	/* Status 1 */
#define BLT_STA2                0x08	/* Status 2 */
#define BLT_STA3                0x0c	/* Status 3 */
#define BLT_NIP                 0x10	/* Next Instruction Pointer */
#define BLT_USR                 0x14	/* User Specific Register */
#define BLT_INS                 0x18	/* Instruction Register */
#define BLT_S1BA                0x1c	/* Src1 Base Address */
#define BLT_S1TY                0x20	/* Src1 Type */
#define BLT_S1XY                0x24	/* Src1 XY Location */
#define BLT_S1SZ                0x28	/* Src1 Size */
#define BLT_S1CF                0x2c	/* Src1 Color Fill */
#define BLT_S2BA                0x30	/* Src2 Base Address */
#define BLT_S2TY                0x34	/* Src2 Type */
#define BLT_S2XY                0x38	/* Src2 XY Location */
#define BLT_S2SZ                0x3c	/* Src2 Size */
#define BLT_S2CF                0x40	/* Src2 Color Fill */
#define BLT_TBA                 0x44	/* Target Base Address */
#define BLT_TTY                 0x48	/* Target Type */
#define BLT_TXY                 0x4c	/* Target XY Location */
#define BLT_CWO                 0x50	/* Clipping Window Offset */
#define BLT_CWS                 0x54	/* Clipping Window Stop */
#define BLT_CCO                 0x58	/* Color Conversion Operators */
#define BLT_CML                 0x5c	/* CLUT Memory Location */
#define BLT_RZC                 0x60	/* 2D Resize Control */
#define BLT_HFP                 0x64	/* H Filter Coeff Pointer */
#define BLT_VFP                 0x68	/* V Filter Coeff Pointer */
#define BLT_RSF                 0x6c	/* Resize Scaling Factor */
#define BLT_FF0                 0x70	/* Flicker Filter 0 */
#define BLT_FF1                 0x74	/* Flicker Filter 1 */
#define BLT_FF2                 0x78	/* Flicker Filter 2 */
#define BLT_FF3                 0x7c	/* Flicker Filter 3 */
#define BLT_ACK                 0x80	/* ALU and Color Key control */
#define BLT_KEY1                0x84	/* Colour Key 1 */
#define BLT_KEY2                0x88	/* Colour Key 2 */
#define BLT_PMK                 0x8c	/* Plane Mask */
#define BLT_RST                 0x90	/* Raster Scan Trigger */
#define BLT_XYL                 0x94	/* XYL */
#define BLT_XYP                 0x98	/* XYP */
#define BLT_STB                 0xF0	/* Bandwidth Limiter */
#define BLT_PKZ                 0xFC	/* Packet Size */
#define BLT_HFC0                0x00	/* HFC coeffs 0 */
#define BLT_HFC1                0x04	/* HFC coeffs 1 */
#define BLT_HFC2                0x08	/* HFC coeffs 2 */
#define BLT_HFC3                0x0c	/* HFC coeffs 3 */
#define BLT_HFC4                0x10	/* HFC coeffs 4 */
#define BLT_HFC5                0x14	/* HFC coeffs 5 */
#define BLT_HFC6                0x18	/* HFC coeffs 6 */
#define BLT_HFC7                0x1c	/* HFC coeffs 7 */
#define BLT_HFC8                0x20	/* HFC coeffs 8 */
#define BLT_HFC9                0x24	/* HFC coeffs 9 */
#define BLT_VFC0                0x30	/* VFC coeffs 0 */
#define BLT_VFC1                0x34	/* VFC coeffs 1 */
#define BLT_VFC2                0x38	/* VFC coeffs 2 */
#define BLT_VFC3                0x3c	/* VFC coeffs 3 */
#define BLT_VFC4                0x40	/* VFC coeffs 4 */
#define BLT_VFC5                0x44	/* VFC coeffs 5 */
#define BLT_VFC6                0x48	/* VFC coeffs 6 */
#define BLT_VFC7                0x4c	/* VFC coeffs 7 */
#define BLT_VFC8                0x50	/* VFC coeffs 8 */
#define BLT_VFC9                0x54	/* VFC coeffs 9 */

#ifdef __cplusplus
}
#endif

#endif							/* __HALGC_GAMMA_REG_H */
/* ------------------------------- End of file ------------------------------ */
