

================================================================
== Vitis HLS Report for 'solveNextPatchPair'
================================================================
* Date:           Tue Jul 30 23:06:21 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.282 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 8 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl"   --->   Operation 9 'read' 'ppl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln746 = call void @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i32 %p_read, i32 %ppl_read, i32 %GDarrayDecoded, i32 %patches_superpoints, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:746]   --->   Operation 10 'call' 'call_ln746' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tempArray_addr_1 = getelementptr i64 %tempArray, i64 0, i64 1" [patchMaker.cpp:837]   --->   Operation 11 'getelementptr' 'tempArray_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.20ns)   --->   "%store_ln837 = store i64 15000000, i8 %tempArray_addr_1" [patchMaker.cpp:837]   --->   Operation 12 'store' 'store_ln837' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 200> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tempArray_addr_3 = getelementptr i64 %tempArray, i64 0, i64 3" [patchMaker.cpp:839]   --->   Operation 13 'getelementptr' 'tempArray_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.20ns)   --->   "%store_ln839 = store i64 18446744073659551516, i8 %tempArray_addr_3" [patchMaker.cpp:839]   --->   Operation 14 'store' 'store_ln839' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 200> <RAM>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln746 = call void @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i32 %p_read, i32 %ppl_read, i32 %GDarrayDecoded, i32 %patches_superpoints, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:746]   --->   Operation 15 'call' 'call_ln746' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.84>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:750]   --->   Operation 16 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln750 = trunc i8 %n_patches_read" [patchMaker.cpp:750]   --->   Operation 17 'trunc' 'trunc_ln750' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.70ns)   --->   "%lastPatchIndex = add i5 %trunc_ln750, i5 31" [patchMaker.cpp:750]   --->   Operation 18 'add' 'lastPatchIndex' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %lastPatchIndex, i7 0" [patchMaker.cpp:787]   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %lastPatchIndex, i3 0" [patchMaker.cpp:787]   --->   Operation 20 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln787 = zext i8 %tmp_4" [patchMaker.cpp:787]   --->   Operation 21 'zext' 'zext_ln787' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.74ns)   --->   "%sub_ln787 = sub i12 %tmp, i12 %zext_ln787" [patchMaker.cpp:787]   --->   Operation 22 'sub' 'sub_ln787' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.74ns)   --->   "%add_ln787 = add i12 %sub_ln787, i12 60" [patchMaker.cpp:787]   --->   Operation 23 'add' 'add_ln787' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln787_1 = zext i12 %add_ln787" [patchMaker.cpp:787]   --->   Operation 24 'zext' 'zext_ln787_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.74ns)   --->   "%add_ln787_1 = add i12 %sub_ln787, i12 61" [patchMaker.cpp:787]   --->   Operation 25 'add' 'add_ln787_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln787_2 = zext i12 %add_ln787_1" [patchMaker.cpp:787]   --->   Operation 26 'zext' 'zext_ln787_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln787_2" [patchMaker.cpp:787]   --->   Operation 27 'getelementptr' 'patches_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%patches_parameters_addr_1 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln787_1" [patchMaker.cpp:823]   --->   Operation 28 'getelementptr' 'patches_parameters_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr" [patchMaker.cpp:787]   --->   Operation 29 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_3 : Operation 30 [2/2] (1.64ns)   --->   "%patches_parameters_load_1 = load i12 %patches_parameters_addr_1" [patchMaker.cpp:823]   --->   Operation 30 'load' 'patches_parameters_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 4 <SV = 3> <Delay = 4.59>
ST_4 : Operation 31 [1/1] (0.74ns)   --->   "%add_ln886 = add i12 %sub_ln787, i12 48"   --->   Operation 31 'add' 'add_ln886' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln886 = or i12 %add_ln886, i12 1"   --->   Operation 32 'or' 'or_ln886' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i12 %or_ln886"   --->   Operation 33 'zext' 'zext_ln886' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%patches_parameters_addr_2 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln886"   --->   Operation 34 'getelementptr' 'patches_parameters_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.74ns)   --->   "%add_ln886_1 = add i12 %sub_ln787, i12 55"   --->   Operation 35 'add' 'add_ln886_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln886_1 = zext i12 %add_ln886_1"   --->   Operation 36 'zext' 'zext_ln886_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%patches_parameters_addr_3 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln886_1"   --->   Operation 37 'getelementptr' 'patches_parameters_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr" [patchMaker.cpp:787]   --->   Operation 38 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_4 : Operation 39 [1/2] (1.64ns)   --->   "%patches_parameters_load_1 = load i12 %patches_parameters_addr_1" [patchMaker.cpp:823]   --->   Operation 39 'load' 'patches_parameters_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_4 : Operation 40 [2/2] (2.95ns)   --->   "%ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load, i32 %patches_parameters_load_1, i3 5, i3 1, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:823]   --->   Operation 40 'call' 'ref_tmp' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [2/2] (1.64ns)   --->   "%patches_parameters_load_2 = load i12 %patches_parameters_addr_2"   --->   Operation 41 'load' 'patches_parameters_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_4 : Operation 42 [2/2] (1.64ns)   --->   "%patches_parameters_load_3 = load i12 %patches_parameters_addr_3"   --->   Operation 42 'load' 'patches_parameters_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln534_1 = sext i32 %patches_parameters_load"   --->   Operation 43 'sext' 'sext_ln534_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tempArray_addr_2 = getelementptr i64 %tempArray, i64 0, i64 2" [patchMaker.cpp:838]   --->   Operation 44 'getelementptr' 'tempArray_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.20ns)   --->   "%store_ln838 = store i64 %sext_ln534_1, i8 %tempArray_addr_2" [patchMaker.cpp:838]   --->   Operation 45 'store' 'store_ln838' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 200> <RAM>
ST_4 : Operation 46 [1/1] (0.85ns)   --->   "%icmp_ln886_2 = icmp_sgt  i32 %patches_parameters_load, i32 4244967196"   --->   Operation 46 'icmp' 'icmp_ln886_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 47 [1/1] (0.74ns)   --->   "%add_ln534 = add i12 %sub_ln787, i12 84"   --->   Operation 47 'add' 'add_ln534' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i12 %add_ln534"   --->   Operation 48 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%patches_parameters_addr_4 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln534"   --->   Operation 49 'getelementptr' 'patches_parameters_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.74ns)   --->   "%add_ln534_1 = add i12 %sub_ln787, i12 72"   --->   Operation 50 'add' 'add_ln534_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i12 %add_ln534_1"   --->   Operation 51 'zext' 'zext_ln534_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%patches_parameters_addr_5 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln534_1"   --->   Operation 52 'getelementptr' 'patches_parameters_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/2] (5.08ns)   --->   "%ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load, i32 %patches_parameters_load_1, i3 5, i3 1, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:823]   --->   Operation 53 'call' 'ref_tmp' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 54 [1/2] (1.64ns)   --->   "%patches_parameters_load_2 = load i12 %patches_parameters_addr_2"   --->   Operation 54 'load' 'patches_parameters_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_5 : Operation 55 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %patches_parameters_load_2, i32 %p_read"   --->   Operation 55 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/2] (1.64ns)   --->   "%patches_parameters_load_3 = load i12 %patches_parameters_addr_3"   --->   Operation 56 'load' 'patches_parameters_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_5 : Operation 57 [1/1] (0.85ns)   --->   "%icmp_ln886_1 = icmp_sgt  i32 %patches_parameters_load_3, i32 %p_read"   --->   Operation 57 'icmp' 'icmp_ln886_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [2/2] (1.64ns)   --->   "%patches_parameters_load_4 = load i12 %patches_parameters_addr_4"   --->   Operation 58 'load' 'patches_parameters_load_4' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_5 : Operation 59 [2/2] (1.64ns)   --->   "%patches_parameters_load_5 = load i12 %patches_parameters_addr_5"   --->   Operation 59 'load' 'patches_parameters_load_5' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln534 = sext i32 %ref_tmp"   --->   Operation 60 'sext' 'sext_ln534' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tempArray_addr = getelementptr i64 %tempArray, i64 0, i64 0" [patchMaker.cpp:836]   --->   Operation 61 'getelementptr' 'tempArray_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.20ns)   --->   "%store_ln836 = store i64 %sext_ln534, i8 %tempArray_addr" [patchMaker.cpp:836]   --->   Operation 62 'store' 'store_ln836' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 200> <RAM>
ST_5 : Operation 63 [1/1] (0.85ns)   --->   "%icmp_ln841 = icmp_slt  i32 %ref_tmp, i32 15000000" [patchMaker.cpp:841]   --->   Operation 63 'icmp' 'icmp_ln841' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.94>
ST_6 : Operation 64 [1/2] (1.64ns)   --->   "%patches_parameters_load_4 = load i12 %patches_parameters_addr_4"   --->   Operation 64 'load' 'patches_parameters_load_4' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_6 : Operation 65 [1/2] (1.64ns)   --->   "%patches_parameters_load_5 = load i12 %patches_parameters_addr_5"   --->   Operation 65 'load' 'patches_parameters_load_5' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_6 : Operation 66 [1/1] (0.85ns)   --->   "%squarePatch_alternate2 = icmp_ne  i32 %patches_parameters_load_5, i32 0" [patchMaker.cpp:824]   --->   Operation 66 'icmp' 'squarePatch_alternate2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.12ns)   --->   "%and_ln886 = and i1 %icmp_ln886, i1 %squarePatch_alternate2"   --->   Operation 67 'and' 'and_ln886' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.12ns)   --->   "%and_ln886_1 = and i1 %and_ln886, i1 %icmp_ln886_1"   --->   Operation 68 'and' 'and_ln886_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.85ns)   --->   "%icmp_ln827 = icmp_ne  i32 %patches_parameters_load_4, i32 0" [patchMaker.cpp:827]   --->   Operation 69 'icmp' 'icmp_ln827' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.12ns)   --->   "%notChoppedPatch = or i1 %icmp_ln827, i1 %and_ln886" [patchMaker.cpp:827]   --->   Operation 70 'or' 'notChoppedPatch' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i1 %notChoppedPatch" [patchMaker.cpp:840]   --->   Operation 71 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tempArray_addr_4 = getelementptr i64 %tempArray, i64 0, i64 4" [patchMaker.cpp:840]   --->   Operation 72 'getelementptr' 'tempArray_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.20ns)   --->   "%store_ln840 = store i64 %zext_ln840, i8 %tempArray_addr_4" [patchMaker.cpp:840]   --->   Operation 73 'store' 'store_ln840' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 200> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln841_1)   --->   "%xor_ln841 = xor i1 %notChoppedPatch, i1 1" [patchMaker.cpp:841]   --->   Operation 74 'xor' 'xor_ln841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln841_1)   --->   "%and_ln841 = and i1 %icmp_ln841, i1 %xor_ln841" [patchMaker.cpp:841]   --->   Operation 75 'and' 'and_ln841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln841_1 = and i1 %and_ln841, i1 %icmp_ln886_2" [patchMaker.cpp:841]   --->   Operation 76 'and' 'and_ln841_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln842 = zext i1 %and_ln886_1" [patchMaker.cpp:842]   --->   Operation 77 'zext' 'zext_ln842' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tempArray_addr_6 = getelementptr i64 %tempArray, i64 0, i64 6" [patchMaker.cpp:842]   --->   Operation 78 'getelementptr' 'tempArray_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.20ns)   --->   "%store_ln842 = store i64 %zext_ln842, i8 %tempArray_addr_6" [patchMaker.cpp:842]   --->   Operation 79 'store' 'store_ln842' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 200> <RAM>

State 7 <SV = 6> <Delay = 1.20>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tempArray, void @empty, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln841 = zext i1 %and_ln841_1" [patchMaker.cpp:841]   --->   Operation 82 'zext' 'zext_ln841' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tempArray_addr_5 = getelementptr i64 %tempArray, i64 0, i64 5" [patchMaker.cpp:841]   --->   Operation 83 'getelementptr' 'tempArray_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.20ns)   --->   "%store_ln841 = store i64 %zext_ln841, i8 %tempArray_addr_5" [patchMaker.cpp:841]   --->   Operation 84 'store' 'store_ln841' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 200> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln843 = zext i1 %and_ln886" [patchMaker.cpp:843]   --->   Operation 85 'zext' 'zext_ln843' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tempArray_addr_7 = getelementptr i64 %tempArray, i64 0, i64 7" [patchMaker.cpp:843]   --->   Operation 86 'getelementptr' 'tempArray_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.20ns)   --->   "%store_ln843 = store i64 %zext_ln843, i8 %tempArray_addr_7" [patchMaker.cpp:843]   --->   Operation 87 'store' 'store_ln843' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 200> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('tempArray_addr_1', patchMaker.cpp:837) [61]  (0 ns)
	'store' operation ('store_ln837', patchMaker.cpp:837) of constant 15000000 on array 'tempArray' [62]  (1.2 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.84ns
The critical path consists of the following:
	wire read on port 'n_patches' (patchMaker.cpp:750) [18]  (0 ns)
	'add' operation ('lastPatchIndex', patchMaker.cpp:750) [20]  (0.707 ns)
	'sub' operation ('sub_ln787', patchMaker.cpp:787) [24]  (0.745 ns)
	'add' operation ('add_ln787_1', patchMaker.cpp:787) [27]  (0.745 ns)
	'getelementptr' operation ('patches_parameters_addr', patchMaker.cpp:787) [29]  (0 ns)
	'load' operation ('patches_parameters_load', patchMaker.cpp:787) on array 'patches_parameters' [44]  (1.65 ns)

 <State 4>: 4.6ns
The critical path consists of the following:
	'load' operation ('patches_parameters_load', patchMaker.cpp:787) on array 'patches_parameters' [44]  (1.65 ns)
	'call' operation ('ref_tmp', patchMaker.cpp:823) to 'straightLineProjectorFromLayerIJtoK' [46]  (2.95 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'call' operation ('ref_tmp', patchMaker.cpp:823) to 'straightLineProjectorFromLayerIJtoK' [46]  (5.08 ns)
	'store' operation ('store_ln836', patchMaker.cpp:836) of variable 'sext_ln534' on array 'tempArray' [60]  (1.2 ns)

 <State 6>: 3.95ns
The critical path consists of the following:
	'load' operation ('patches_parameters_load_5') on array 'patches_parameters' [52]  (1.65 ns)
	'icmp' operation ('squarePatch_alternate2', patchMaker.cpp:824) [53]  (0.859 ns)
	'and' operation ('and_ln886') [54]  (0.122 ns)
	'or' operation ('notChoppedPatch', patchMaker.cpp:827) [57]  (0.122 ns)
	'store' operation ('store_ln840', patchMaker.cpp:840) of variable 'zext_ln840', patchMaker.cpp:840 on array 'tempArray' [70]  (1.2 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln841', patchMaker.cpp:841) of variable 'zext_ln841', patchMaker.cpp:841 on array 'tempArray' [78]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
