{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429971241348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429971241349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 25 16:14:01 2015 " "Processing started: Sat Apr 25 16:14:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429971241349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429971241349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Code_lock -c Code_lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Code_lock -c Code_lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429971241349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1429971242403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-rtl " "Found design unit 1: shift_register-rtl" {  } { { "shift_register.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242931 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_control-Behavioral " "Found design unit 1: shift_control-Behavioral" {  } { { "shift_control.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242938 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_control " "Found entity 1: shift_control" {  } { { "shift_control.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-Behavioral " "Found design unit 1: mux_4to1-Behavioral" {  } { { "mux.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/mux.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242941 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotator-rtl " "Found design unit 1: rotator-rtl" {  } { { "rotator.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/rotator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242946 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotator " "Found entity 1: rotator" {  } { { "rotator.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/rotator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_display-Behavioral " "Found design unit 1: hex_display-Behavioral" {  } { { "hex_display.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/hex_display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242950 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/hex_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polling_rotator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file polling_rotator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 polling_rotator-rtl " "Found design unit 1: polling_rotator-rtl" {  } { { "polling_rotator.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/polling_rotator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242956 ""} { "Info" "ISGN_ENTITY_NAME" "1 polling_rotator " "Found entity 1: polling_rotator" {  } { { "polling_rotator.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/polling_rotator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/debounce.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242961 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secret_code_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secret_code_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 secret_code_register-rtl " "Found design unit 1: secret_code_register-rtl" {  } { { "secret_code_register.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/secret_code_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242965 ""} { "Info" "ISGN_ENTITY_NAME" "1 secret_code_register " "Found entity 1: secret_code_register" {  } { { "secret_code_register.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/secret_code_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-rtl " "Found design unit 1: comparator-rtl" {  } { { "comparator.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/comparator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242969 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-Behavioral " "Found design unit 1: shift_unit-Behavioral" {  } { { "shift_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242973 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "shift_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxed_led_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxed_led_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxed_led_unit-Behavioral " "Found design unit 1: muxed_led_unit-Behavioral" {  } { { "muxed_led_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/muxed_led_unit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242977 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxed_led_unit " "Found entity 1: muxed_led_unit" {  } { { "muxed_led_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/muxed_led_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_unit-rtl " "Found design unit 1: LCD_unit-rtl" {  } { { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242982 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_unit " "Found entity 1: LCD_unit" {  } { { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_divider-rtl " "Found design unit 1: freq_divider-rtl" {  } { { "freq_divider.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/freq_divider.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242986 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "freq_divider.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/freq_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_unit-Behavioral " "Found design unit 1: debounce_unit-Behavioral" {  } { { "debounce_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/debounce_unit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242991 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_unit " "Found entity 1: debounce_unit" {  } { { "debounce_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/debounce_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_unit-Behavioral " "Found design unit 1: ctrl_unit-Behavioral" {  } { { "ctrl_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/ctrl_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242995 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/ctrl_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971242995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971242995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_unit-Behavioral " "Found design unit 1: compare_unit-Behavioral" {  } { { "compare_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/compare_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971243000 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_unit " "Found entity 1: compare_unit" {  } { { "compare_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/compare_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971243000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971243000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971243004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971243004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block2 " "Elaborating entity \"Block2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429971243065 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "AND2 inst " "Logic function of type AND2 and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "Block2.bdf" "" { Schematic "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/Block2.bdf" { { -8 352 416 40 "inst" "" } { 192 1256 1472 336 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Quartus II" 0 -1 1429971243070 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1429971243071 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429971243298 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 25 16:14:03 2015 " "Processing ended: Sat Apr 25 16:14:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429971243298 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429971243298 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429971243298 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429971243298 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429971243946 ""}
