Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 19 00:30:23 2024
| Host         : RaijinPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    373         
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (373)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2133)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (373)
--------------------------
 There are 339 register/latch pins with no clock driven by root clock pin: MY_DIV/count_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_univ_sseg/CLK_DIV/count_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: s_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2133)
---------------------------------------------------
 There are 2133 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.892        0.000                      0                    2        0.193        0.000                      0                    2        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.892        0.000                      0                    2        0.193        0.000                      0                    2        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.892ns  (required time - arrival time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.644%)  route 0.522ns (47.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  s_clk_reg/Q
                         net (fo=2, routed)           0.522     6.064    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.188 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     6.188    s_clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    s_clk_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                  8.892    

Slack (MET) :             9.084ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.580ns (65.567%)  route 0.305ns (34.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=2, routed)           0.305     5.847    FSM_onehot_PS_reg_n_0_[0]
    SLICE_X32Y4          LUT2 (Prop_lut2_I0_O)        0.124     5.971 r  FSM_onehot_PS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.971    FSM_onehot_PS[1]_i_1__0_n_0
    SLICE_X32Y4          FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y4          FDRE (Setup_fdre_C_D)        0.029    15.055    FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  9.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.085%)  route 0.114ns (37.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=2, routed)           0.114     1.701    FSM_onehot_PS_reg_n_0_[0]
    SLICE_X32Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.746 r  FSM_onehot_PS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.746    FSM_onehot_PS[1]_i_1__0_n_0
    SLICE_X32Y4          FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  FSM_onehot_PS_reg[1]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.091     1.553    FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  s_clk_reg/Q
                         net (fo=2, routed)           0.185     1.772    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     1.817    s_clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    s_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y4    FSM_onehot_PS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y4    FSM_onehot_PS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y4    FSM_onehot_PS_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y4    FSM_onehot_PS_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y4    FSM_onehot_PS_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y4    FSM_onehot_PS_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y4    FSM_onehot_PS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y4    FSM_onehot_PS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y4    FSM_onehot_PS_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y4    FSM_onehot_PS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2157 Endpoints
Min Delay          2157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.642ns  (logic 5.613ns (19.597%)  route 23.029ns (80.403%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[22]
                         net (fo=1, routed)           2.129     4.583    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_45
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.707 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.000     4.707    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     4.919 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11/O
                         net (fo=1, routed)           0.000     4.919    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     5.013 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=68, routed)          2.717     7.730    my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/ADDRA2
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.340     8.070 r  my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=27, routed)          4.723    12.794    my_otter/OTTER_MEMORY/DIADI[6]
    SLICE_X37Y4          LUT5 (Prop_lut5_I0_O)        0.328    13.122 r  my_otter/OTTER_MEMORY/result0_carry__0_i_30/O
                         net (fo=1, routed)           0.857    13.978    my_otter/OTTER_MEMORY/result0_carry__0_i_30_n_0
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.152    14.130 r  my_otter/OTTER_MEMORY/result0_carry__0_i_19/O
                         net (fo=7, routed)           1.013    15.143    my_otter/OTTER_MEMORY/mux_srcB[6]
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  my_otter/OTTER_MEMORY/i__carry_i_1/O
                         net (fo=2, routed)           0.659    16.134    my_otter/my_alu/result0_inferred__2/i__carry__0_0[3]
    SLICE_X41Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.519 r  my_otter/my_alu/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.519    my_otter/my_alu/result0_inferred__1/i__carry_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  my_otter/my_alu/result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.633    my_otter/my_alu/result0_inferred__1/i__carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  my_otter/my_alu/result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.747    my_otter/my_alu/result0_inferred__1/i__carry__1_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 f  my_otter/my_alu/result0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.370    18.231    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.355 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=1, routed)           1.017    19.372    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.124    19.496 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2/O
                         net (fo=1, routed)           0.680    20.176    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    20.300 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=55, routed)          2.463    22.763    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.152    22.915 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33/O
                         net (fo=48, routed)          4.726    27.641    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I1_O)        0.326    27.967 r  my_otter/OTTER_MEMORY/memory_reg_bram_9_i_5/O
                         net (fo=1, routed)           0.676    28.642    my_otter/OTTER_MEMORY/memory_reg_bram_9_i_5_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.592ns  (logic 5.613ns (19.632%)  route 22.979ns (80.368%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[22]
                         net (fo=1, routed)           2.129     4.583    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_45
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.707 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.000     4.707    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     4.919 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11/O
                         net (fo=1, routed)           0.000     4.919    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     5.013 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=68, routed)          2.717     7.730    my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/ADDRA2
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.340     8.070 r  my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=27, routed)          4.723    12.794    my_otter/OTTER_MEMORY/DIADI[6]
    SLICE_X37Y4          LUT5 (Prop_lut5_I0_O)        0.328    13.122 r  my_otter/OTTER_MEMORY/result0_carry__0_i_30/O
                         net (fo=1, routed)           0.857    13.978    my_otter/OTTER_MEMORY/result0_carry__0_i_30_n_0
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.152    14.130 r  my_otter/OTTER_MEMORY/result0_carry__0_i_19/O
                         net (fo=7, routed)           1.013    15.143    my_otter/OTTER_MEMORY/mux_srcB[6]
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  my_otter/OTTER_MEMORY/i__carry_i_1/O
                         net (fo=2, routed)           0.659    16.134    my_otter/my_alu/result0_inferred__2/i__carry__0_0[3]
    SLICE_X41Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.519 r  my_otter/my_alu/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.519    my_otter/my_alu/result0_inferred__1/i__carry_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  my_otter/my_alu/result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.633    my_otter/my_alu/result0_inferred__1/i__carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  my_otter/my_alu/result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.747    my_otter/my_alu/result0_inferred__1/i__carry__1_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 f  my_otter/my_alu/result0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.370    18.231    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.355 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=1, routed)           1.017    19.372    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.124    19.496 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2/O
                         net (fo=1, routed)           0.680    20.176    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    20.300 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=55, routed)          2.463    22.763    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.152    22.915 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33/O
                         net (fo=48, routed)          4.340    27.254    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I1_O)        0.326    27.580 r  my_otter/OTTER_MEMORY/memory_reg_bram_9_i_3/O
                         net (fo=1, routed)           1.011    28.592    my_otter/OTTER_MEMORY/memory_reg_bram_9_i_3_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.572ns  (logic 5.613ns (19.645%)  route 22.959ns (80.355%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[22]
                         net (fo=1, routed)           2.129     4.583    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_45
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.707 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.000     4.707    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     4.919 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11/O
                         net (fo=1, routed)           0.000     4.919    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     5.013 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=68, routed)          2.717     7.730    my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/ADDRA2
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.340     8.070 r  my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=27, routed)          4.723    12.794    my_otter/OTTER_MEMORY/DIADI[6]
    SLICE_X37Y4          LUT5 (Prop_lut5_I0_O)        0.328    13.122 r  my_otter/OTTER_MEMORY/result0_carry__0_i_30/O
                         net (fo=1, routed)           0.857    13.978    my_otter/OTTER_MEMORY/result0_carry__0_i_30_n_0
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.152    14.130 r  my_otter/OTTER_MEMORY/result0_carry__0_i_19/O
                         net (fo=7, routed)           1.013    15.143    my_otter/OTTER_MEMORY/mux_srcB[6]
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  my_otter/OTTER_MEMORY/i__carry_i_1/O
                         net (fo=2, routed)           0.659    16.134    my_otter/my_alu/result0_inferred__2/i__carry__0_0[3]
    SLICE_X41Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.519 r  my_otter/my_alu/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.519    my_otter/my_alu/result0_inferred__1/i__carry_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  my_otter/my_alu/result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.633    my_otter/my_alu/result0_inferred__1/i__carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  my_otter/my_alu/result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.747    my_otter/my_alu/result0_inferred__1/i__carry__1_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 f  my_otter/my_alu/result0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.370    18.231    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.355 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=1, routed)           1.017    19.372    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.124    19.496 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2/O
                         net (fo=1, routed)           0.680    20.176    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    20.300 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=55, routed)          2.463    22.763    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.152    22.915 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33/O
                         net (fo=48, routed)          4.583    27.497    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I1_O)        0.326    27.823 r  my_otter/OTTER_MEMORY/memory_reg_bram_9_i_6/O
                         net (fo=1, routed)           0.749    28.572    my_otter/OTTER_MEMORY/memory_reg_bram_9_i_6_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_13/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.441ns  (logic 5.383ns (18.927%)  route 23.058ns (81.073%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[22]
                         net (fo=1, routed)           2.129     4.583    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_45
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.707 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.000     4.707    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     4.919 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11/O
                         net (fo=1, routed)           0.000     4.919    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     5.013 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=68, routed)          2.717     7.730    my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/ADDRA2
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.340     8.070 r  my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=27, routed)          4.723    12.794    my_otter/OTTER_MEMORY/DIADI[6]
    SLICE_X37Y4          LUT5 (Prop_lut5_I0_O)        0.328    13.122 r  my_otter/OTTER_MEMORY/result0_carry__0_i_30/O
                         net (fo=1, routed)           0.857    13.978    my_otter/OTTER_MEMORY/result0_carry__0_i_30_n_0
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.152    14.130 r  my_otter/OTTER_MEMORY/result0_carry__0_i_19/O
                         net (fo=7, routed)           1.013    15.143    my_otter/OTTER_MEMORY/mux_srcB[6]
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  my_otter/OTTER_MEMORY/i__carry_i_1/O
                         net (fo=2, routed)           0.659    16.134    my_otter/my_alu/result0_inferred__2/i__carry__0_0[3]
    SLICE_X41Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.519 r  my_otter/my_alu/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.519    my_otter/my_alu/result0_inferred__1/i__carry_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  my_otter/my_alu/result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.633    my_otter/my_alu/result0_inferred__1/i__carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  my_otter/my_alu/result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.747    my_otter/my_alu/result0_inferred__1/i__carry__1_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 f  my_otter/my_alu/result0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.370    18.231    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.355 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=1, routed)           1.017    19.372    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.124    19.496 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2/O
                         net (fo=1, routed)           0.680    20.176    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    20.300 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=55, routed)          1.561    21.860    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.124    21.984 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_40/O
                         net (fo=33, routed)          5.744    27.729    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_40_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I0_O)        0.124    27.853 r  my_otter/OTTER_MEMORY/memory_reg_bram_13_i_6/O
                         net (fo=1, routed)           0.589    28.441    my_otter/OTTER_MEMORY/memory_reg_bram_13_i_6_n_0
    RAMB36_X2Y6          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_13/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_15/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.365ns  (logic 5.613ns (19.788%)  route 22.752ns (80.212%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[22]
                         net (fo=1, routed)           2.129     4.583    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_45
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.707 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.000     4.707    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     4.919 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11/O
                         net (fo=1, routed)           0.000     4.919    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     5.013 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=68, routed)          2.717     7.730    my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/ADDRA2
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.340     8.070 r  my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=27, routed)          4.723    12.794    my_otter/OTTER_MEMORY/DIADI[6]
    SLICE_X37Y4          LUT5 (Prop_lut5_I0_O)        0.328    13.122 r  my_otter/OTTER_MEMORY/result0_carry__0_i_30/O
                         net (fo=1, routed)           0.857    13.978    my_otter/OTTER_MEMORY/result0_carry__0_i_30_n_0
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.152    14.130 r  my_otter/OTTER_MEMORY/result0_carry__0_i_19/O
                         net (fo=7, routed)           1.013    15.143    my_otter/OTTER_MEMORY/mux_srcB[6]
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  my_otter/OTTER_MEMORY/i__carry_i_1/O
                         net (fo=2, routed)           0.659    16.134    my_otter/my_alu/result0_inferred__2/i__carry__0_0[3]
    SLICE_X41Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.519 r  my_otter/my_alu/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.519    my_otter/my_alu/result0_inferred__1/i__carry_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  my_otter/my_alu/result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.633    my_otter/my_alu/result0_inferred__1/i__carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  my_otter/my_alu/result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.747    my_otter/my_alu/result0_inferred__1/i__carry__1_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 f  my_otter/my_alu/result0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.370    18.231    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.355 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=1, routed)           1.017    19.372    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.124    19.496 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2/O
                         net (fo=1, routed)           0.680    20.176    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    20.300 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=55, routed)          2.463    22.763    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.152    22.915 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33/O
                         net (fo=48, routed)          4.606    27.521    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33_n_0
    SLICE_X50Y27         LUT5 (Prop_lut5_I1_O)        0.326    27.847 r  my_otter/OTTER_MEMORY/memory_reg_bram_15_i_3/O
                         net (fo=1, routed)           0.518    28.365    my_otter/OTTER_MEMORY/memory_reg_bram_15_i_3_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_15/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_0/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.270ns  (logic 5.613ns (19.855%)  route 22.657ns (80.145%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[22]
                         net (fo=1, routed)           2.129     4.583    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_45
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.707 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.000     4.707    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     4.919 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11/O
                         net (fo=1, routed)           0.000     4.919    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     5.013 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=68, routed)          2.717     7.730    my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/ADDRA2
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.340     8.070 r  my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=27, routed)          4.723    12.794    my_otter/OTTER_MEMORY/DIADI[6]
    SLICE_X37Y4          LUT5 (Prop_lut5_I0_O)        0.328    13.122 r  my_otter/OTTER_MEMORY/result0_carry__0_i_30/O
                         net (fo=1, routed)           0.857    13.978    my_otter/OTTER_MEMORY/result0_carry__0_i_30_n_0
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.152    14.130 r  my_otter/OTTER_MEMORY/result0_carry__0_i_19/O
                         net (fo=7, routed)           1.013    15.143    my_otter/OTTER_MEMORY/mux_srcB[6]
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  my_otter/OTTER_MEMORY/i__carry_i_1/O
                         net (fo=2, routed)           0.659    16.134    my_otter/my_alu/result0_inferred__2/i__carry__0_0[3]
    SLICE_X41Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.519 r  my_otter/my_alu/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.519    my_otter/my_alu/result0_inferred__1/i__carry_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  my_otter/my_alu/result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.633    my_otter/my_alu/result0_inferred__1/i__carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  my_otter/my_alu/result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.747    my_otter/my_alu/result0_inferred__1/i__carry__1_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 f  my_otter/my_alu/result0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.370    18.231    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.355 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=1, routed)           1.017    19.372    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.124    19.496 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2/O
                         net (fo=1, routed)           0.680    20.176    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    20.300 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=55, routed)          2.463    22.763    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.152    22.915 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33/O
                         net (fo=48, routed)          4.344    27.259    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I1_O)        0.326    27.585 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_30/O
                         net (fo=1, routed)           0.685    28.270    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_30_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_0/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.244ns  (logic 5.613ns (19.873%)  route 22.631ns (80.127%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[22]
                         net (fo=1, routed)           2.129     4.583    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_45
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.707 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.000     4.707    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     4.919 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11/O
                         net (fo=1, routed)           0.000     4.919    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     5.013 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=68, routed)          2.717     7.730    my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/ADDRA2
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.340     8.070 r  my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=27, routed)          4.723    12.794    my_otter/OTTER_MEMORY/DIADI[6]
    SLICE_X37Y4          LUT5 (Prop_lut5_I0_O)        0.328    13.122 r  my_otter/OTTER_MEMORY/result0_carry__0_i_30/O
                         net (fo=1, routed)           0.857    13.978    my_otter/OTTER_MEMORY/result0_carry__0_i_30_n_0
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.152    14.130 r  my_otter/OTTER_MEMORY/result0_carry__0_i_19/O
                         net (fo=7, routed)           1.013    15.143    my_otter/OTTER_MEMORY/mux_srcB[6]
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  my_otter/OTTER_MEMORY/i__carry_i_1/O
                         net (fo=2, routed)           0.659    16.134    my_otter/my_alu/result0_inferred__2/i__carry__0_0[3]
    SLICE_X41Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.519 r  my_otter/my_alu/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.519    my_otter/my_alu/result0_inferred__1/i__carry_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  my_otter/my_alu/result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.633    my_otter/my_alu/result0_inferred__1/i__carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  my_otter/my_alu/result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.747    my_otter/my_alu/result0_inferred__1/i__carry__1_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 f  my_otter/my_alu/result0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.370    18.231    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.355 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=1, routed)           1.017    19.372    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.124    19.496 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2/O
                         net (fo=1, routed)           0.680    20.176    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    20.300 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=55, routed)          2.463    22.763    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.152    22.915 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33/O
                         net (fo=48, routed)          4.511    27.426    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I1_O)        0.326    27.752 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_29/O
                         net (fo=1, routed)           0.492    28.244    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_29_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_12/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.182ns  (logic 6.129ns (21.748%)  route 22.053ns (78.252%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[22]
                         net (fo=1, routed)           2.129     4.583    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_45
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.707 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.000     4.707    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     4.919 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11/O
                         net (fo=1, routed)           0.000     4.919    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     5.013 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=68, routed)          2.717     7.730    my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/ADDRA2
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.340     8.070 r  my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=27, routed)          4.723    12.794    my_otter/OTTER_MEMORY/DIADI[6]
    SLICE_X37Y4          LUT5 (Prop_lut5_I0_O)        0.328    13.122 r  my_otter/OTTER_MEMORY/result0_carry__0_i_30/O
                         net (fo=1, routed)           0.857    13.978    my_otter/OTTER_MEMORY/result0_carry__0_i_30_n_0
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.152    14.130 r  my_otter/OTTER_MEMORY/result0_carry__0_i_19/O
                         net (fo=7, routed)           0.925    15.055    my_otter/OTTER_MEMORY/mux_srcB[6]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.332    15.387 r  my_otter/OTTER_MEMORY/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    15.387    my_otter/my_alu/CSR_MTVEC[4]_i_11[2]
    SLICE_X45Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.785 r  my_otter/my_alu/result0_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.785    my_otter/my_alu/result0_inferred__7/i__carry__0_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  my_otter/my_alu/result0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.899    my_otter/my_alu/result0_inferred__7/i__carry__1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.013 r  my_otter/my_alu/result0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.013    my_otter/my_alu/result0_inferred__7/i__carry__2_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.127 r  my_otter/my_alu/result0_inferred__7/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.127    my_otter/my_alu/result0_inferred__7/i__carry__3_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.241 r  my_otter/my_alu/result0_inferred__7/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.241    my_otter/my_alu/result0_inferred__7/i__carry__4_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.554 f  my_otter/my_alu/result0_inferred__7/i__carry__5/O[3]
                         net (fo=1, routed)           1.038    17.592    my_otter/OTTER_MEMORY/data8[27]
    SLICE_X50Y8          LUT6 (Prop_lut6_I3_O)        0.306    17.898 f  my_otter/OTTER_MEMORY/CSR_MTVEC[27]_i_11/O
                         net (fo=1, routed)           0.733    18.631    my_otter/OTTER_MEMORY/CSR_MTVEC[27]_i_11_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.755 r  my_otter/OTTER_MEMORY/CSR_MTVEC[27]_i_6/O
                         net (fo=1, routed)           0.942    19.697    my_otter/OTTER_MEMORY/CSR_MTVEC[27]_i_6_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.124    19.821 f  my_otter/OTTER_MEMORY/CSR_MTVEC[27]_i_1/O
                         net (fo=6, routed)           1.043    20.864    my_otter/OTTER_MEMORY/IOBUS_addr[27]
    SLICE_X41Y8          LUT4 (Prop_lut4_I3_O)        0.124    20.988 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_46/O
                         net (fo=2, routed)           0.650    21.638    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_46_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I5_O)        0.124    21.762 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_35/O
                         net (fo=97, routed)          5.294    27.056    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_35_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.124    27.180 r  my_otter/OTTER_MEMORY/memory_reg_bram_12_i_5/O
                         net (fo=1, routed)           1.002    28.182    my_otter/OTTER_MEMORY/memory_reg_bram_12_i_5_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_12/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_15/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.132ns  (logic 5.613ns (19.953%)  route 22.519ns (80.047%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[22]
                         net (fo=1, routed)           2.129     4.583    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_45
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.707 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.000     4.707    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     4.919 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11/O
                         net (fo=1, routed)           0.000     4.919    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     5.013 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=68, routed)          2.717     7.730    my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/ADDRA2
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.340     8.070 r  my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=27, routed)          4.723    12.794    my_otter/OTTER_MEMORY/DIADI[6]
    SLICE_X37Y4          LUT5 (Prop_lut5_I0_O)        0.328    13.122 r  my_otter/OTTER_MEMORY/result0_carry__0_i_30/O
                         net (fo=1, routed)           0.857    13.978    my_otter/OTTER_MEMORY/result0_carry__0_i_30_n_0
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.152    14.130 r  my_otter/OTTER_MEMORY/result0_carry__0_i_19/O
                         net (fo=7, routed)           1.013    15.143    my_otter/OTTER_MEMORY/mux_srcB[6]
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  my_otter/OTTER_MEMORY/i__carry_i_1/O
                         net (fo=2, routed)           0.659    16.134    my_otter/my_alu/result0_inferred__2/i__carry__0_0[3]
    SLICE_X41Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.519 r  my_otter/my_alu/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.519    my_otter/my_alu/result0_inferred__1/i__carry_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  my_otter/my_alu/result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.633    my_otter/my_alu/result0_inferred__1/i__carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  my_otter/my_alu/result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.747    my_otter/my_alu/result0_inferred__1/i__carry__1_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 f  my_otter/my_alu/result0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.370    18.231    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.355 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=1, routed)           1.017    19.372    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I1_O)        0.124    19.496 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2/O
                         net (fo=1, routed)           0.680    20.176    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_2_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    20.300 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=55, routed)          2.463    22.763    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.152    22.915 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33/O
                         net (fo=48, routed)          4.402    27.317    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_33_n_0
    SLICE_X50Y27         LUT5 (Prop_lut5_I1_O)        0.326    27.643 r  my_otter/OTTER_MEMORY/memory_reg_bram_15_i_5/O
                         net (fo=1, routed)           0.489    28.132    my_otter/OTTER_MEMORY/memory_reg_bram_15_i_5_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_15/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.120ns  (logic 6.129ns (21.796%)  route 21.991ns (78.204%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[22]
                         net (fo=1, routed)           2.129     4.583    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_45
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.707 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.000     4.707    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_26_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     4.919 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11/O
                         net (fo=1, routed)           0.000     4.919    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_11_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     5.013 r  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=68, routed)          2.717     7.730    my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/ADDRA2
    SLICE_X34Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.340     8.070 r  my_otter/my_regfile/reg_file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=27, routed)          4.723    12.794    my_otter/OTTER_MEMORY/DIADI[6]
    SLICE_X37Y4          LUT5 (Prop_lut5_I0_O)        0.328    13.122 r  my_otter/OTTER_MEMORY/result0_carry__0_i_30/O
                         net (fo=1, routed)           0.857    13.978    my_otter/OTTER_MEMORY/result0_carry__0_i_30_n_0
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.152    14.130 r  my_otter/OTTER_MEMORY/result0_carry__0_i_19/O
                         net (fo=7, routed)           0.925    15.055    my_otter/OTTER_MEMORY/mux_srcB[6]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.332    15.387 r  my_otter/OTTER_MEMORY/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    15.387    my_otter/my_alu/CSR_MTVEC[4]_i_11[2]
    SLICE_X45Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.785 r  my_otter/my_alu/result0_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.785    my_otter/my_alu/result0_inferred__7/i__carry__0_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  my_otter/my_alu/result0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.899    my_otter/my_alu/result0_inferred__7/i__carry__1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.013 r  my_otter/my_alu/result0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.013    my_otter/my_alu/result0_inferred__7/i__carry__2_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.127 r  my_otter/my_alu/result0_inferred__7/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.127    my_otter/my_alu/result0_inferred__7/i__carry__3_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.241 r  my_otter/my_alu/result0_inferred__7/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.241    my_otter/my_alu/result0_inferred__7/i__carry__4_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.554 f  my_otter/my_alu/result0_inferred__7/i__carry__5/O[3]
                         net (fo=1, routed)           1.038    17.592    my_otter/OTTER_MEMORY/data8[27]
    SLICE_X50Y8          LUT6 (Prop_lut6_I3_O)        0.306    17.898 f  my_otter/OTTER_MEMORY/CSR_MTVEC[27]_i_11/O
                         net (fo=1, routed)           0.733    18.631    my_otter/OTTER_MEMORY/CSR_MTVEC[27]_i_11_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.755 r  my_otter/OTTER_MEMORY/CSR_MTVEC[27]_i_6/O
                         net (fo=1, routed)           0.942    19.697    my_otter/OTTER_MEMORY/CSR_MTVEC[27]_i_6_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.124    19.821 f  my_otter/OTTER_MEMORY/CSR_MTVEC[27]_i_1/O
                         net (fo=6, routed)           1.043    20.864    my_otter/OTTER_MEMORY/IOBUS_addr[27]
    SLICE_X41Y8          LUT4 (Prop_lut4_I3_O)        0.124    20.988 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_46/O
                         net (fo=2, routed)           0.650    21.638    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_46_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I5_O)        0.124    21.762 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_35/O
                         net (fo=97, routed)          5.547    27.309    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_35_n_0
    SLICE_X57Y10         LUT5 (Prop_lut5_I3_O)        0.124    27.433 r  my_otter/OTTER_MEMORY/memory_reg_bram_4_i_6/O
                         net (fo=1, routed)           0.687    28.120    my_otter/OTTER_MEMORY/memory_reg_bram_4_i_6_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/my_fsm/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_fsm/FSM_onehot_PS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.437%)  route 0.176ns (55.563%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE                         0.000     0.000 r  my_otter/my_fsm/FSM_onehot_PS_reg[1]/C
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_fsm/FSM_onehot_PS_reg[1]/Q
                         net (fo=21, routed)          0.176     0.317    my_otter/my_fsm/Q[1]
    SLICE_X35Y6          FDRE                                         r  my_otter/my_fsm/FSM_onehot_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MY_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MY_DIV/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE                         0.000     0.000 r  MY_DIV/count_reg[11]/C
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MY_DIV/count_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    MY_DIV/count_reg_n_0_[11]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  MY_DIV/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.357    MY_DIV/count_reg[8]_i_1__0_n_4
    SLICE_X35Y44         FDRE                                         r  MY_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MY_DIV/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MY_DIV/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE                         0.000     0.000 r  MY_DIV/count_reg[15]/C
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MY_DIV/count_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    MY_DIV/count_reg_n_0_[15]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  MY_DIV/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.357    MY_DIV/count_reg[12]_i_1__0_n_4
    SLICE_X35Y45         FDRE                                         r  MY_DIV/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MY_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MY_DIV/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE                         0.000     0.000 r  MY_DIV/count_reg[3]/C
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MY_DIV/count_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    MY_DIV/count_reg_n_0_[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  MY_DIV/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.357    MY_DIV/count_reg[0]_i_1__0_n_4
    SLICE_X35Y42         FDRE                                         r  MY_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MY_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MY_DIV/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE                         0.000     0.000 r  MY_DIV/count_reg[7]/C
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MY_DIV/count_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    MY_DIV/count_reg_n_0_[7]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  MY_DIV/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.357    MY_DIV/count_reg[4]_i_1__0_n_4
    SLICE_X35Y43         FDRE                                         r  MY_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_52/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_18_23_i_26/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.141ns (39.376%)  route 0.217ns (60.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_52/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_52/Q
                         net (fo=72, routed)          0.217     0.358    reg_file_reg_r1_0_31_0_5_i_52_n_0
    SLICE_X31Y15         FDRE                                         r  reg_file_reg_r1_0_31_18_23_i_26/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MY_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MY_DIV/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE                         0.000     0.000 r  MY_DIV/count_reg[12]/C
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MY_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    MY_DIV/count_reg_n_0_[12]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  MY_DIV/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.361    MY_DIV/count_reg[12]_i_1__0_n_7
    SLICE_X35Y45         FDRE                                         r  MY_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MY_DIV/count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MY_DIV/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  MY_DIV/count_reg[16]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MY_DIV/count_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    MY_DIV/count_reg_n_0_[16]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  MY_DIV/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    MY_DIV/count_reg[16]_i_1_n_7
    SLICE_X35Y46         FDRE                                         r  MY_DIV/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MY_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MY_DIV/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE                         0.000     0.000 r  MY_DIV/count_reg[4]/C
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MY_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    MY_DIV/count_reg_n_0_[4]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  MY_DIV/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.361    MY_DIV/count_reg[4]_i_1__0_n_7
    SLICE_X35Y43         FDRE                                         r  MY_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MY_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MY_DIV/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE                         0.000     0.000 r  MY_DIV/count_reg[8]/C
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MY_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    MY_DIV/count_reg_n_0_[8]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  MY_DIV/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.361    MY_DIV/count_reg[8]_i_1__0_n_7
    SLICE_X35Y44         FDRE                                         r  MY_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/my_fsm/FSM_onehot_PS_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.333ns  (logic 0.580ns (24.861%)  route 1.753ns (75.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=1, routed)           0.808     6.350    my_otter/my_fsm/FSM_onehot_PS_reg[1]_1
    SLICE_X32Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  my_otter/my_fsm/FSM_onehot_PS[3]_i_1/O
                         net (fo=4, routed)           0.945     7.419    my_otter/my_fsm/reset
    SLICE_X37Y7          FDSE                                         r  my_otter/my_fsm/FSM_onehot_PS_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/my_fsm/FSM_onehot_PS_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.195ns  (logic 0.580ns (26.429%)  route 1.615ns (73.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=1, routed)           0.808     6.350    my_otter/my_fsm/FSM_onehot_PS_reg[1]_1
    SLICE_X32Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  my_otter/my_fsm/FSM_onehot_PS[3]_i_1/O
                         net (fo=4, routed)           0.806     7.281    my_otter/my_fsm/reset
    SLICE_X37Y6          FDRE                                         r  my_otter/my_fsm/FSM_onehot_PS_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/my_fsm/FSM_onehot_PS_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 0.580ns (26.471%)  route 1.611ns (73.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=1, routed)           0.808     6.350    my_otter/my_fsm/FSM_onehot_PS_reg[1]_1
    SLICE_X32Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  my_otter/my_fsm/FSM_onehot_PS[3]_i_1/O
                         net (fo=4, routed)           0.803     7.277    my_otter/my_fsm/reset
    SLICE_X35Y8          FDRE                                         r  my_otter/my_fsm/FSM_onehot_PS_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/my_fsm/FSM_onehot_PS_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.912ns  (logic 0.580ns (30.338%)  route 1.332ns (69.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=1, routed)           0.808     6.350    my_otter/my_fsm/FSM_onehot_PS_reg[1]_1
    SLICE_X32Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  my_otter/my_fsm/FSM_onehot_PS[3]_i_1/O
                         net (fo=4, routed)           0.524     6.998    my_otter/my_fsm/reset
    SLICE_X35Y6          FDRE                                         r  my_otter/my_fsm/FSM_onehot_PS_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/my_fsm/FSM_onehot_PS_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.186ns (37.645%)  route 0.308ns (62.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=2, routed)           0.113     1.701    my_otter/my_fsm/FSM_onehot_PS_reg[1]_0
    SLICE_X32Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.746 r  my_otter/my_fsm/FSM_onehot_PS[3]_i_1/O
                         net (fo=4, routed)           0.195     1.940    my_otter/my_fsm/reset
    SLICE_X35Y6          FDRE                                         r  my_otter/my_fsm/FSM_onehot_PS_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/my_fsm/FSM_onehot_PS_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.186ns (30.904%)  route 0.416ns (69.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=2, routed)           0.113     1.701    my_otter/my_fsm/FSM_onehot_PS_reg[1]_0
    SLICE_X32Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.746 r  my_otter/my_fsm/FSM_onehot_PS[3]_i_1/O
                         net (fo=4, routed)           0.302     2.048    my_otter/my_fsm/reset
    SLICE_X37Y6          FDRE                                         r  my_otter/my_fsm/FSM_onehot_PS_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/my_fsm/FSM_onehot_PS_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.186ns (30.826%)  route 0.417ns (69.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=2, routed)           0.113     1.701    my_otter/my_fsm/FSM_onehot_PS_reg[1]_0
    SLICE_X32Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.746 r  my_otter/my_fsm/FSM_onehot_PS[3]_i_1/O
                         net (fo=4, routed)           0.304     2.050    my_otter/my_fsm/reset
    SLICE_X35Y8          FDRE                                         r  my_otter/my_fsm/FSM_onehot_PS_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/my_fsm/FSM_onehot_PS_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.186ns (28.385%)  route 0.469ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=2, routed)           0.113     1.701    my_otter/my_fsm/FSM_onehot_PS_reg[1]_0
    SLICE_X32Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.746 r  my_otter/my_fsm/FSM_onehot_PS[3]_i_1/O
                         net (fo=4, routed)           0.356     2.101    my_otter/my_fsm/reset
    SLICE_X37Y7          FDSE                                         r  my_otter/my_fsm/FSM_onehot_PS_reg[0]/S
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.325ns  (logic 1.575ns (36.416%)  route 2.750ns (63.584%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  buttons_IBUF[3]_inst/O
                         net (fo=3, routed)           2.750     4.201    buttons_IBUF[3]
    SLICE_X32Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.325 r  FSM_onehot_PS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.325    FSM_onehot_PS[1]_i_1__0_n_0
    SLICE_X32Y4          FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.445     4.786    clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  FSM_onehot_PS_reg[1]/C

Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            FSM_onehot_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 1.451ns (37.277%)  route 2.442ns (62.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttons_IBUF[3]_inst/O
                         net (fo=3, routed)           2.442     3.893    buttons_IBUF[3]
    SLICE_X31Y4          FDRE                                         r  FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.445     4.786    clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  FSM_onehot_PS_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            FSM_onehot_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.219ns (16.764%)  route 1.089ns (83.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  buttons_IBUF[3]_inst/O
                         net (fo=3, routed)           1.089     1.308    buttons_IBUF[3]
    SLICE_X31Y4          FDRE                                         r  FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  FSM_onehot_PS_reg[0]/C

Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.264ns (17.813%)  route 1.219ns (82.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  buttons_IBUF[3]_inst/O
                         net (fo=3, routed)           1.219     1.439    buttons_IBUF[3]
    SLICE_X32Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.484 r  FSM_onehot_PS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.484    FSM_onehot_PS[1]_i_1__0_n_0
    SLICE_X32Y4          FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  FSM_onehot_PS_reg[1]/C





