ARM GAS  /tmp/cc6ubQAk.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/gpio.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_GPIO_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB133:
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * @file    gpio.c
   4:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/gpio.c ****   *          of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** 
  23:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/gpio.c **** 
  25:Core/Src/gpio.c **** /* USER CODE END 0 */
  26:Core/Src/gpio.c **** 
  27:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  29:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
ARM GAS  /tmp/cc6ubQAk.s 			page 2


  31:Core/Src/gpio.c **** 
  32:Core/Src/gpio.c **** /* USER CODE END 1 */
  33:Core/Src/gpio.c **** 
  34:Core/Src/gpio.c **** /** Configure pins as
  35:Core/Src/gpio.c ****         * Analog
  36:Core/Src/gpio.c ****         * Input
  37:Core/Src/gpio.c ****         * Output
  38:Core/Src/gpio.c ****         * EVENT_OUT
  39:Core/Src/gpio.c ****         * EXTI
  40:Core/Src/gpio.c **** */
  41:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  42:Core/Src/gpio.c **** {
  29              		.loc 1 42 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8BB0     		sub	sp, sp, #44
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
  43:Core/Src/gpio.c **** 
  44:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 44 3 view .LVU1
  41              		.loc 1 44 20 is_stmt 0 view .LVU2
  42 0004 0022     		movs	r2, #0
  43 0006 0592     		str	r2, [sp, #20]
  44 0008 0692     		str	r2, [sp, #24]
  45 000a 0792     		str	r2, [sp, #28]
  46 000c 0892     		str	r2, [sp, #32]
  47 000e 0992     		str	r2, [sp, #36]
  45:Core/Src/gpio.c **** 
  46:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 47 3 is_stmt 1 view .LVU3
  49              	.LBB2:
  50              		.loc 1 47 3 view .LVU4
  51 0010 0092     		str	r2, [sp]
  52              		.loc 1 47 3 view .LVU5
  53 0012 1D4B     		ldr	r3, .L3
  54 0014 196B     		ldr	r1, [r3, #48]
  55 0016 41F00401 		orr	r1, r1, #4
  56 001a 1963     		str	r1, [r3, #48]
  57              		.loc 1 47 3 view .LVU6
  58 001c 196B     		ldr	r1, [r3, #48]
  59 001e 01F00401 		and	r1, r1, #4
  60 0022 0091     		str	r1, [sp]
  61              		.loc 1 47 3 view .LVU7
  62 0024 0099     		ldr	r1, [sp]
  63              	.LBE2:
  64              		.loc 1 47 3 view .LVU8
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  65              		.loc 1 48 3 view .LVU9
  66              	.LBB3:
  67              		.loc 1 48 3 view .LVU10
ARM GAS  /tmp/cc6ubQAk.s 			page 3


  68 0026 0192     		str	r2, [sp, #4]
  69              		.loc 1 48 3 view .LVU11
  70 0028 196B     		ldr	r1, [r3, #48]
  71 002a 41F08001 		orr	r1, r1, #128
  72 002e 1963     		str	r1, [r3, #48]
  73              		.loc 1 48 3 view .LVU12
  74 0030 196B     		ldr	r1, [r3, #48]
  75 0032 01F08001 		and	r1, r1, #128
  76 0036 0191     		str	r1, [sp, #4]
  77              		.loc 1 48 3 view .LVU13
  78 0038 0199     		ldr	r1, [sp, #4]
  79              	.LBE3:
  80              		.loc 1 48 3 view .LVU14
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 49 3 view .LVU15
  82              	.LBB4:
  83              		.loc 1 49 3 view .LVU16
  84 003a 0292     		str	r2, [sp, #8]
  85              		.loc 1 49 3 view .LVU17
  86 003c 196B     		ldr	r1, [r3, #48]
  87 003e 41F00101 		orr	r1, r1, #1
  88 0042 1963     		str	r1, [r3, #48]
  89              		.loc 1 49 3 view .LVU18
  90 0044 196B     		ldr	r1, [r3, #48]
  91 0046 01F00101 		and	r1, r1, #1
  92 004a 0291     		str	r1, [sp, #8]
  93              		.loc 1 49 3 view .LVU19
  94 004c 0299     		ldr	r1, [sp, #8]
  95              	.LBE4:
  96              		.loc 1 49 3 view .LVU20
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 50 3 view .LVU21
  98              	.LBB5:
  99              		.loc 1 50 3 view .LVU22
 100 004e 0392     		str	r2, [sp, #12]
 101              		.loc 1 50 3 view .LVU23
 102 0050 196B     		ldr	r1, [r3, #48]
 103 0052 41F00201 		orr	r1, r1, #2
 104 0056 1963     		str	r1, [r3, #48]
 105              		.loc 1 50 3 view .LVU24
 106 0058 196B     		ldr	r1, [r3, #48]
 107 005a 01F00201 		and	r1, r1, #2
 108 005e 0391     		str	r1, [sp, #12]
 109              		.loc 1 50 3 view .LVU25
 110 0060 0399     		ldr	r1, [sp, #12]
 111              	.LBE5:
 112              		.loc 1 50 3 view .LVU26
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 113              		.loc 1 51 3 view .LVU27
 114              	.LBB6:
 115              		.loc 1 51 3 view .LVU28
 116 0062 0492     		str	r2, [sp, #16]
 117              		.loc 1 51 3 view .LVU29
 118 0064 1A6B     		ldr	r2, [r3, #48]
 119 0066 42F00802 		orr	r2, r2, #8
 120 006a 1A63     		str	r2, [r3, #48]
 121              		.loc 1 51 3 view .LVU30
ARM GAS  /tmp/cc6ubQAk.s 			page 4


 122 006c 1B6B     		ldr	r3, [r3, #48]
 123 006e 03F00803 		and	r3, r3, #8
 124 0072 0493     		str	r3, [sp, #16]
 125              		.loc 1 51 3 view .LVU31
 126 0074 049B     		ldr	r3, [sp, #16]
 127              	.LBE6:
 128              		.loc 1 51 3 view .LVU32
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  54:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = MIC0_Pin|MIC1_Pin|MIC2_Pin|MIC3_Pin;
 129              		.loc 1 54 3 view .LVU33
 130              		.loc 1 54 23 is_stmt 0 view .LVU34
 131 0076 0F23     		movs	r3, #15
 132 0078 0593     		str	r3, [sp, #20]
  55:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 133              		.loc 1 55 3 is_stmt 1 view .LVU35
  56:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 134              		.loc 1 56 3 view .LVU36
  57:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 135              		.loc 1 57 3 view .LVU37
 136 007a 05A9     		add	r1, sp, #20
 137 007c 0348     		ldr	r0, .L3+4
 138 007e FFF7FEFF 		bl	HAL_GPIO_Init
 139              	.LVL0:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c **** }
 140              		.loc 1 59 1 is_stmt 0 view .LVU38
 141 0082 0BB0     		add	sp, sp, #44
 142              	.LCFI2:
 143              		.cfi_def_cfa_offset 4
 144              		@ sp needed
 145 0084 5DF804FB 		ldr	pc, [sp], #4
 146              	.L4:
 147              		.align	2
 148              	.L3:
 149 0088 00380240 		.word	1073887232
 150 008c 000C0240 		.word	1073875968
 151              		.cfi_endproc
 152              	.LFE133:
 154              		.text
 155              	.Letext0:
 156              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 157              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 158              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 159              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  /tmp/cc6ubQAk.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/cc6ubQAk.s:21     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc6ubQAk.s:27     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc6ubQAk.s:149    .text.MX_GPIO_Init:0000000000000088 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
