$date
	Wed Jul 31 09:43:26 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! ca $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module FA_0 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ! ca $end
$var wire 1 ( cin $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
1(
#20
0"
1!
1$
1'
#30
1"
0%
0(
0!
#40
0"
1#
1&
1!
#50
1"
1%
1(
#70
0"
0%
0(
