<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2496" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2496{left:515px;bottom:68px;letter-spacing:0.1px;}
#t2_2496{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2496{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2496{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2496{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2496{left:359px;bottom:654px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2496{left:69px;bottom:542px;letter-spacing:0.13px;}
#t8_2496{left:69px;bottom:519px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#t9_2496{left:69px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_2496{left:69px;bottom:486px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_2496{left:69px;bottom:463px;letter-spacing:-0.13px;word-spacing:-0.91px;}
#tc_2496{left:69px;bottom:446px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_2496{left:69px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_2496{left:69px;bottom:412px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tf_2496{left:69px;bottom:389px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tg_2496{left:69px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_2496{left:69px;bottom:356px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_2496{left:69px;bottom:333px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tj_2496{left:69px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_2496{left:69px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_2496{left:69px;bottom:276px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_2496{left:69px;bottom:260px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tn_2496{left:69px;bottom:237px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#to_2496{left:69px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tp_2496{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#tq_2496{left:78px;bottom:1048px;letter-spacing:-0.12px;}
#tr_2496{left:352px;bottom:1065px;letter-spacing:-0.11px;}
#ts_2496{left:352px;bottom:1048px;letter-spacing:-0.09px;}
#tt_2496{left:399px;bottom:1065px;letter-spacing:-0.17px;}
#tu_2496{left:399px;bottom:1048px;letter-spacing:-0.08px;}
#tv_2496{left:399px;bottom:1031px;letter-spacing:-0.18px;}
#tw_2496{left:459px;bottom:1065px;letter-spacing:-0.12px;}
#tx_2496{left:459px;bottom:1048px;letter-spacing:-0.12px;}
#ty_2496{left:459px;bottom:1031px;letter-spacing:-0.12px;}
#tz_2496{left:525px;bottom:1065px;letter-spacing:-0.13px;}
#t10_2496{left:78px;bottom:1008px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t11_2496{left:78px;bottom:991px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t12_2496{left:352px;bottom:1008px;letter-spacing:-0.18px;}
#t13_2496{left:399px;bottom:1008px;letter-spacing:-0.15px;}
#t14_2496{left:459px;bottom:1008px;letter-spacing:-0.17px;}
#t15_2496{left:525px;bottom:1008px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#t16_2496{left:525px;bottom:991px;letter-spacing:-0.13px;}
#t17_2496{left:78px;bottom:968px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_2496{left:78px;bottom:952px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t19_2496{left:352px;bottom:968px;letter-spacing:-0.18px;}
#t1a_2496{left:399px;bottom:968px;letter-spacing:-0.15px;}
#t1b_2496{left:459px;bottom:968px;letter-spacing:-0.17px;}
#t1c_2496{left:525px;bottom:968px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#t1d_2496{left:525px;bottom:952px;letter-spacing:-0.12px;}
#t1e_2496{left:78px;bottom:929px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_2496{left:78px;bottom:912px;letter-spacing:-0.15px;}
#t1g_2496{left:352px;bottom:929px;letter-spacing:-0.18px;}
#t1h_2496{left:399px;bottom:929px;letter-spacing:-0.15px;}
#t1i_2496{left:459px;bottom:929px;letter-spacing:-0.17px;}
#t1j_2496{left:525px;bottom:929px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#t1k_2496{left:525px;bottom:912px;letter-spacing:-0.13px;}
#t1l_2496{left:78px;bottom:889px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_2496{left:78px;bottom:872px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1n_2496{left:352px;bottom:889px;letter-spacing:-0.18px;}
#t1o_2496{left:399px;bottom:889px;letter-spacing:-0.15px;}
#t1p_2496{left:459px;bottom:889px;letter-spacing:-0.17px;}
#t1q_2496{left:525px;bottom:889px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#t1r_2496{left:525px;bottom:872px;letter-spacing:-0.12px;}
#t1s_2496{left:78px;bottom:849px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_2496{left:78px;bottom:833px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1u_2496{left:352px;bottom:849px;letter-spacing:-0.19px;}
#t1v_2496{left:399px;bottom:849px;letter-spacing:-0.16px;}
#t1w_2496{left:459px;bottom:849px;letter-spacing:-0.14px;}
#t1x_2496{left:525px;bottom:849px;letter-spacing:-0.12px;}
#t1y_2496{left:525px;bottom:833px;letter-spacing:-0.13px;}
#t1z_2496{left:78px;bottom:810px;letter-spacing:-0.13px;}
#t20_2496{left:78px;bottom:793px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t21_2496{left:352px;bottom:810px;letter-spacing:-0.19px;}
#t22_2496{left:399px;bottom:810px;letter-spacing:-0.16px;}
#t23_2496{left:459px;bottom:810px;letter-spacing:-0.14px;}
#t24_2496{left:525px;bottom:810px;letter-spacing:-0.11px;}
#t25_2496{left:525px;bottom:793px;letter-spacing:-0.13px;}
#t26_2496{left:78px;bottom:770px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_2496{left:78px;bottom:753px;letter-spacing:-0.15px;}
#t28_2496{left:352px;bottom:770px;letter-spacing:-0.19px;}
#t29_2496{left:399px;bottom:770px;letter-spacing:-0.16px;}
#t2a_2496{left:459px;bottom:770px;letter-spacing:-0.14px;}
#t2b_2496{left:525px;bottom:770px;letter-spacing:-0.12px;}
#t2c_2496{left:525px;bottom:753px;letter-spacing:-0.13px;}
#t2d_2496{left:78px;bottom:730px;letter-spacing:-0.13px;}
#t2e_2496{left:78px;bottom:713px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2f_2496{left:352px;bottom:730px;letter-spacing:-0.19px;}
#t2g_2496{left:399px;bottom:730px;letter-spacing:-0.16px;}
#t2h_2496{left:459px;bottom:730px;letter-spacing:-0.14px;}
#t2i_2496{left:525px;bottom:730px;letter-spacing:-0.11px;}
#t2j_2496{left:525px;bottom:713px;letter-spacing:-0.13px;}
#t2k_2496{left:86px;bottom:632px;letter-spacing:-0.14px;}
#t2l_2496{left:202px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2m_2496{left:382px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2n_2496{left:555px;bottom:632px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2o_2496{left:729px;bottom:632px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2p_2496{left:92px;bottom:608px;letter-spacing:-0.17px;}
#t2q_2496{left:190px;bottom:608px;letter-spacing:-0.13px;}
#t2r_2496{left:378px;bottom:608px;letter-spacing:-0.11px;}
#t2s_2496{left:546px;bottom:608px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2t_2496{left:750px;bottom:608px;letter-spacing:-0.12px;}
#t2u_2496{left:92px;bottom:583px;letter-spacing:-0.18px;}
#t2v_2496{left:190px;bottom:583px;letter-spacing:-0.13px;}
#t2w_2496{left:378px;bottom:583px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2x_2496{left:547px;bottom:583px;letter-spacing:-0.12px;}
#t2y_2496{left:750px;bottom:583px;letter-spacing:-0.12px;}

.s1_2496{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2496{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2496{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2496{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2496{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2496{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_2496{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2496" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2496Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2496" style="-webkit-user-select: none;"><object width="935" height="1210" data="2496/2496.svg" type="image/svg+xml" id="pdf2496" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2496" class="t s1_2496">VPMASKMOV—Conditional SIMD Integer Packed Loads and Stores </span>
<span id="t2_2496" class="t s2_2496">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2496" class="t s1_2496">5-534 </span><span id="t4_2496" class="t s1_2496">Vol. 2C </span>
<span id="t5_2496" class="t s3_2496">VPMASKMOV—Conditional SIMD Integer Packed Loads and Stores </span>
<span id="t6_2496" class="t s4_2496">Instruction Operand Encoding </span>
<span id="t7_2496" class="t s4_2496">Description </span>
<span id="t8_2496" class="t s5_2496">Conditionally moves packed data elements from the second source operand into the corresponding data element of </span>
<span id="t9_2496" class="t s5_2496">the destination operand, depending on the mask bits associated with each data element. The mask bits are speci- </span>
<span id="ta_2496" class="t s5_2496">fied in the first source operand. </span>
<span id="tb_2496" class="t s5_2496">The mask bit for each data element is the most significant bit of that element in the first source operand. If a mask </span>
<span id="tc_2496" class="t s5_2496">is 1, the corresponding data element is copied from the second source operand to the destination operand. If the </span>
<span id="td_2496" class="t s5_2496">mask is 0, the corresponding data element is set to zero in the load form of these instructions, and unmodified in </span>
<span id="te_2496" class="t s5_2496">the store form. </span>
<span id="tf_2496" class="t s5_2496">The second source operand is a memory address for the load form of these instructions. The destination operand is </span>
<span id="tg_2496" class="t s5_2496">a memory address for the store form of these instructions. The other operands are either XMM registers (for </span>
<span id="th_2496" class="t s5_2496">VEX.128 version) or YMM registers (for VEX.256 version). </span>
<span id="ti_2496" class="t s5_2496">Faults occur only due to mask-bit required memory accesses that caused the faults. Faults will not occur due to </span>
<span id="tj_2496" class="t s5_2496">referencing any memory location if the corresponding mask bit for that memory location is 0. For example, no </span>
<span id="tk_2496" class="t s5_2496">faults will be detected if the mask bits are all zero. </span>
<span id="tl_2496" class="t s5_2496">Unlike previous MASKMOV instructions (MASKMOVQ and MASKMOVDQU), a nontemporal hint is not applied to </span>
<span id="tm_2496" class="t s5_2496">these instructions. </span>
<span id="tn_2496" class="t s5_2496">Instruction behavior on alignment check reporting with mask bits of less than all 1s are the same as with mask bits </span>
<span id="to_2496" class="t s5_2496">of all 1s. </span>
<span id="tp_2496" class="t s6_2496">Opcode/ </span>
<span id="tq_2496" class="t s6_2496">Instruction </span>
<span id="tr_2496" class="t s6_2496">Op/ </span>
<span id="ts_2496" class="t s6_2496">En </span>
<span id="tt_2496" class="t s6_2496">64/32 </span>
<span id="tu_2496" class="t s6_2496">-bit </span>
<span id="tv_2496" class="t s6_2496">Mode </span>
<span id="tw_2496" class="t s6_2496">CPUID </span>
<span id="tx_2496" class="t s6_2496">Feature </span>
<span id="ty_2496" class="t s6_2496">Flag </span>
<span id="tz_2496" class="t s6_2496">Description </span>
<span id="t10_2496" class="t s7_2496">VEX.128.66.0F38.W0 8C /r </span>
<span id="t11_2496" class="t s7_2496">VPMASKMOVD xmm1, xmm2, m128 </span>
<span id="t12_2496" class="t s7_2496">RVM </span><span id="t13_2496" class="t s7_2496">V/V </span><span id="t14_2496" class="t s7_2496">AVX2 </span><span id="t15_2496" class="t s7_2496">Conditionally load dword values from m128 using mask </span>
<span id="t16_2496" class="t s7_2496">in xmm2 and store in xmm1. </span>
<span id="t17_2496" class="t s7_2496">VEX.256.66.0F38.W0 8C /r </span>
<span id="t18_2496" class="t s7_2496">VPMASKMOVD ymm1, ymm2, m256 </span>
<span id="t19_2496" class="t s7_2496">RVM </span><span id="t1a_2496" class="t s7_2496">V/V </span><span id="t1b_2496" class="t s7_2496">AVX2 </span><span id="t1c_2496" class="t s7_2496">Conditionally load dword values from m256 using mask </span>
<span id="t1d_2496" class="t s7_2496">in ymm2 and store in ymm1. </span>
<span id="t1e_2496" class="t s7_2496">VEX.128.66.0F38.W1 8C /r </span>
<span id="t1f_2496" class="t s7_2496">VPMASKMOVQ xmm1, xmm2, m128 </span>
<span id="t1g_2496" class="t s7_2496">RVM </span><span id="t1h_2496" class="t s7_2496">V/V </span><span id="t1i_2496" class="t s7_2496">AVX2 </span><span id="t1j_2496" class="t s7_2496">Conditionally load qword values from m128 using mask </span>
<span id="t1k_2496" class="t s7_2496">in xmm2 and store in xmm1. </span>
<span id="t1l_2496" class="t s7_2496">VEX.256.66.0F38.W1 8C /r </span>
<span id="t1m_2496" class="t s7_2496">VPMASKMOVQ ymm1, ymm2, m256 </span>
<span id="t1n_2496" class="t s7_2496">RVM </span><span id="t1o_2496" class="t s7_2496">V/V </span><span id="t1p_2496" class="t s7_2496">AVX2 </span><span id="t1q_2496" class="t s7_2496">Conditionally load qword values from m256 using mask </span>
<span id="t1r_2496" class="t s7_2496">in ymm2 and store in ymm1. </span>
<span id="t1s_2496" class="t s7_2496">VEX.128.66.0F38.W0 8E /r </span>
<span id="t1t_2496" class="t s7_2496">VPMASKMOVD m128, xmm1, xmm2 </span>
<span id="t1u_2496" class="t s7_2496">MVR </span><span id="t1v_2496" class="t s7_2496">V/V </span><span id="t1w_2496" class="t s7_2496">AVX2 </span><span id="t1x_2496" class="t s7_2496">Conditionally store dword values from xmm2 using </span>
<span id="t1y_2496" class="t s7_2496">mask in xmm1. </span>
<span id="t1z_2496" class="t s7_2496">VEX.256.66.0F38.W0 8E /r </span>
<span id="t20_2496" class="t s7_2496">VPMASKMOVD m256, ymm1, ymm2 </span>
<span id="t21_2496" class="t s7_2496">MVR </span><span id="t22_2496" class="t s7_2496">V/V </span><span id="t23_2496" class="t s7_2496">AVX2 </span><span id="t24_2496" class="t s7_2496">Conditionally store dword values from ymm2 using </span>
<span id="t25_2496" class="t s7_2496">mask in ymm1. </span>
<span id="t26_2496" class="t s7_2496">VEX.128.66.0F38.W1 8E /r </span>
<span id="t27_2496" class="t s7_2496">VPMASKMOVQ m128, xmm1, xmm2 </span>
<span id="t28_2496" class="t s7_2496">MVR </span><span id="t29_2496" class="t s7_2496">V/V </span><span id="t2a_2496" class="t s7_2496">AVX2 </span><span id="t2b_2496" class="t s7_2496">Conditionally store qword values from xmm2 using </span>
<span id="t2c_2496" class="t s7_2496">mask in xmm1. </span>
<span id="t2d_2496" class="t s7_2496">VEX.256.66.0F38.W1 8E /r </span>
<span id="t2e_2496" class="t s7_2496">VPMASKMOVQ m256, ymm1, ymm2 </span>
<span id="t2f_2496" class="t s7_2496">MVR </span><span id="t2g_2496" class="t s7_2496">V/V </span><span id="t2h_2496" class="t s7_2496">AVX2 </span><span id="t2i_2496" class="t s7_2496">Conditionally store qword values from ymm2 using </span>
<span id="t2j_2496" class="t s7_2496">mask in ymm1. </span>
<span id="t2k_2496" class="t s6_2496">Op/En </span><span id="t2l_2496" class="t s6_2496">Operand 1 </span><span id="t2m_2496" class="t s6_2496">Operand 2 </span><span id="t2n_2496" class="t s6_2496">Operand 3 </span><span id="t2o_2496" class="t s6_2496">Operand 4 </span>
<span id="t2p_2496" class="t s7_2496">RVM </span><span id="t2q_2496" class="t s7_2496">ModRM:reg (w) </span><span id="t2r_2496" class="t s7_2496">VEX.vvvv (r) </span><span id="t2s_2496" class="t s7_2496">ModRM:r/m (r) </span><span id="t2t_2496" class="t s7_2496">N/A </span>
<span id="t2u_2496" class="t s7_2496">MVR </span><span id="t2v_2496" class="t s7_2496">ModRM:r/m (w) </span><span id="t2w_2496" class="t s7_2496">VEX.vvvv (r) </span><span id="t2x_2496" class="t s7_2496">ModRM:reg (r) </span><span id="t2y_2496" class="t s7_2496">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
