awk: cmd. line:1: warning: command line argument `/etc/upstream-release' is a directory: skipped
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/project/project.srcs/sources_1/new/RegisterFile8x4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile8x4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/project/project.srcs/sources_1/new/Mux2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/project/project.srcs/sources_1/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/project/project.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/project/project.srcs/sources_1/new/AscendingSorter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AscendingSorter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/project/project.srcs/sources_1/new/Adder_4b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/project/project.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/project/project.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/project/project.srcs/sources_1/new/Debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/project/project.srcs/sources_1/new/StateClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/project/project.srcs/sources_1/new/SevenSegmentDisplay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentDisplay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/project/project.srcs/sources_1/new/Processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/project/project.srcs/sim_1/new/Processor_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
