Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Nov 23 20:58:15 2025
| Host         : Vincent_TB14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file audio_system_wrapper_timing_summary_routed.rpt -pb audio_system_wrapper_timing_summary_routed.pb -rpx audio_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.881        0.000                      0                54063        0.020        0.000                      0                54063        3.750        0.000                       0                 19235  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.881        0.000                      0                53800        0.020        0.000                      0                53800        3.750        0.000                       0                 19235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.918        0.000                      0                  263        0.566        0.000                      0                  263  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 0.580ns (6.584%)  route 8.230ns (93.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          8.230    11.659    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/ap_rst_n
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.783 r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.000    11.783    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter1_reg_1
    SLICE_X44Y5          FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.494    12.674    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_clk
    SLICE_X44Y5          FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.029    12.663    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 0.580ns (6.790%)  route 7.962ns (93.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          7.962    11.391    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/ap_rst_n
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.515 r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/ap_enable_reg_pp0_iter1_i_1__0/O
                         net (fo=1, routed)           0.000    11.515    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_enable_reg_pp0_iter1_reg_1
    SLICE_X43Y10         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.493    12.672    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_clk
    SLICE_X43Y10         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X43Y10         FDRE (Setup_fdre_C_D)        0.029    12.662    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_enable_reg_pp0_iter2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 0.580ns (6.792%)  route 7.960ns (93.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          7.960    11.389    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_rst_n
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.513 r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_enable_reg_pp0_iter2_i_1__0__0/O
                         net (fo=1, routed)           0.000    11.513    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_enable_reg_pp0_iter2_i_1__0__0_n_0
    SLICE_X43Y10         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_enable_reg_pp0_iter2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.493    12.672    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_clk
    SLICE_X43Y10         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X43Y10         FDRE (Setup_fdre_C_D)        0.031    12.664    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 0.580ns (6.964%)  route 7.748ns (93.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          7.748    11.177    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_rst_n
    SLICE_X43Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.301 r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter2_i_1__0/O
                         net (fo=1, routed)           0.000    11.301    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter2_i_1__0_n_0
    SLICE_X43Y5          FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.495    12.674    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_clk
    SLICE_X43Y5          FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X43Y5          FDRE (Setup_fdre_C_D)        0.029    12.664    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 0.580ns (7.062%)  route 7.633ns (92.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          7.633    11.062    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/ap_rst_n
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.186 r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/ap_enable_reg_pp0_iter1_i_1__1/O
                         net (fo=1, routed)           0.000    11.186    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_enable_reg_pp0_iter1_reg_1
    SLICE_X51Y16         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.475    12.655    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_clk
    SLICE_X51Y16         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.029    12.644    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_enable_reg_pp0_iter2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 0.580ns (7.063%)  route 7.632ns (92.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          7.632    11.061    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_rst_n
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.185 r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_enable_reg_pp0_iter2_i_1__1/O
                         net (fo=1, routed)           0.000    11.185    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_enable_reg_pp0_iter2_i_1__1_n_0
    SLICE_X51Y16         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_enable_reg_pp0_iter2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.475    12.655    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_clk
    SLICE_X51Y16         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.031    12.646    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 1.126ns (14.662%)  route 6.554ns (85.338%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.649     2.943    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/ap_clk
    SLICE_X42Y90         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg_reg/Q
                         net (fo=42, routed)          2.690     6.151    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/casted_output_U/U_fft_top_fifo_w64_d8_D_x16_ram/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg
    SLICE_X26Y21         LUT5 (Prop_lut5_I3_O)        0.124     6.275 f  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/casted_output_U/U_fft_top_fifo_w64_d8_D_x16_ram/mem_reg_0_7_0_5_i_1__25/O
                         net (fo=117, routed)         2.856     9.132    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[0]_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.153     9.285 f  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86[8]_i_2/O
                         net (fo=10, routed)          0.349     9.634    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_860
    SLICE_X42Y86         LUT4 (Prop_lut4_I1_O)        0.331     9.965 r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86[8]_i_1/O
                         net (fo=9, routed)           0.658    10.623    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86
    SLICE_X42Y87         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.475    12.654    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/ap_clk
    SLICE_X42Y87         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[6]/C
                         clock pessimism              0.262    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X42Y87         FDRE (Setup_fdre_C_R)       -0.524    12.238    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[6]
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 1.126ns (14.662%)  route 6.554ns (85.338%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.649     2.943    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/ap_clk
    SLICE_X42Y90         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg_reg/Q
                         net (fo=42, routed)          2.690     6.151    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/casted_output_U/U_fft_top_fifo_w64_d8_D_x16_ram/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg
    SLICE_X26Y21         LUT5 (Prop_lut5_I3_O)        0.124     6.275 f  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/casted_output_U/U_fft_top_fifo_w64_d8_D_x16_ram/mem_reg_0_7_0_5_i_1__25/O
                         net (fo=117, routed)         2.856     9.132    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[0]_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.153     9.285 f  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86[8]_i_2/O
                         net (fo=10, routed)          0.349     9.634    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_860
    SLICE_X42Y86         LUT4 (Prop_lut4_I1_O)        0.331     9.965 r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86[8]_i_1/O
                         net (fo=9, routed)           0.658    10.623    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86
    SLICE_X42Y87         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.475    12.654    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/ap_clk
    SLICE_X42Y87         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[7]/C
                         clock pessimism              0.262    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X42Y87         FDRE (Setup_fdre_C_R)       -0.524    12.238    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[7]
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 1.126ns (14.662%)  route 6.554ns (85.338%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.649     2.943    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/ap_clk
    SLICE_X42Y90         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg_reg/Q
                         net (fo=42, routed)          2.690     6.151    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/casted_output_U/U_fft_top_fifo_w64_d8_D_x16_ram/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg
    SLICE_X26Y21         LUT5 (Prop_lut5_I3_O)        0.124     6.275 f  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/casted_output_U/U_fft_top_fifo_w64_d8_D_x16_ram/mem_reg_0_7_0_5_i_1__25/O
                         net (fo=117, routed)         2.856     9.132    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[0]_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.153     9.285 f  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86[8]_i_2/O
                         net (fo=10, routed)          0.349     9.634    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_860
    SLICE_X42Y86         LUT4 (Prop_lut4_I1_O)        0.331     9.965 r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86[8]_i_1/O
                         net (fo=9, routed)           0.658    10.623    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86
    SLICE_X42Y87         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.475    12.654    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/ap_clk
    SLICE_X42Y87         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[8]/C
                         clock pessimism              0.262    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X42Y87         FDRE (Setup_fdre_C_R)       -0.524    12.238    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[8]
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 1.126ns (14.662%)  route 6.554ns (85.338%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.649     2.943    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/ap_clk
    SLICE_X42Y90         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg_reg/Q
                         net (fo=42, routed)          2.690     6.151    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/casted_output_U/U_fft_top_fifo_w64_d8_D_x16_ram/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320_ap_start_reg
    SLICE_X26Y21         LUT5 (Prop_lut5_I3_O)        0.124     6.275 f  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/casted_output_U/U_fft_top_fifo_w64_d8_D_x16_ram/mem_reg_0_7_0_5_i_1__25/O
                         net (fo=117, routed)         2.856     9.132    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[0]_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.153     9.285 f  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86[8]_i_2/O
                         net (fo=10, routed)          0.349     9.634    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_860
    SLICE_X42Y86         LUT4 (Prop_lut4_I1_O)        0.331     9.965 r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86[8]_i_1/O
                         net (fo=9, routed)           0.658    10.623    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86
    SLICE_X43Y87         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.475    12.654    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/ap_clk
    SLICE_X43Y87         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[2]/C
                         clock pessimism              0.262    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X43Y87         FDRE (Setup_fdre_C_R)       -0.429    12.333    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0/t1_reg_86_reg[2]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  1.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.596     0.932    <hidden>
    SLICE_X19Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  <hidden>
                         net (fo=10, routed)          0.092     1.165    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.866     1.232    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y47         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.596     0.932    <hidden>
    SLICE_X19Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  <hidden>
                         net (fo=10, routed)          0.092     1.165    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.866     1.232    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y47         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.596     0.932    <hidden>
    SLICE_X19Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  <hidden>
                         net (fo=10, routed)          0.092     1.165    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.866     1.232    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y47         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.596     0.932    <hidden>
    SLICE_X19Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  <hidden>
                         net (fo=10, routed)          0.092     1.165    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.866     1.232    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y47         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.596     0.932    <hidden>
    SLICE_X19Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  <hidden>
                         net (fo=10, routed)          0.092     1.165    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.866     1.232    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y47         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.596     0.932    <hidden>
    SLICE_X19Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  <hidden>
                         net (fo=10, routed)          0.092     1.165    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.866     1.232    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y47         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.596     0.932    <hidden>
    SLICE_X19Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  <hidden>
                         net (fo=10, routed)          0.092     1.165    <hidden>
    SLICE_X18Y47         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.866     1.232    <hidden>
    SLICE_X18Y47         RAMS32                                       r  <hidden>
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y47         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.596     0.932    <hidden>
    SLICE_X19Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  <hidden>
                         net (fo=10, routed)          0.092     1.165    <hidden>
    SLICE_X18Y47         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.866     1.232    <hidden>
    SLICE_X18Y47         RAMS32                                       r  <hidden>
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y47         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x8_ram/mem_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0/ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_7_reg_189_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.724%)  route 0.156ns (51.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.630     0.966    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x8_ram/ap_clk
    SLICE_X50Y113        FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x8_ram/mem_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.148     1.114 r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x8_ram/mem_reg_reg[22]/Q
                         net (fo=1, routed)           0.156     1.270    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0/ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i224_reg_154_reg[15]_0[22]
    SLICE_X49Y115        FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0/ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_7_reg_189_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.904     1.270    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0/ap_clk
    SLICE_X49Y115        FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0/ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_7_reg_189_reg[6]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X49Y115        FDRE (Hold_fdre_C_D)         0.017     1.248    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0/ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_7_reg_189_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/streamingDataCommutor_complex_ap_fixed_16_3_5_3_0_U0/select_ln79_9_reg_550_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/fft_top_0/inst/fftOutData_local2_U/U_fft_top_fifo_w64_d8_D_x15_ram/mem_reg_0_7_54_59/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.400%)  route 0.257ns (64.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.563     0.899    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/streamingDataCommutor_complex_ap_fixed_16_3_5_3_0_U0/ap_clk
    SLICE_X41Y48         FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/streamingDataCommutor_complex_ap_fixed_16_3_5_3_0_U0/select_ln79_9_reg_550_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/streamingDataCommutor_complex_ap_fixed_16_3_5_3_0_U0/select_ln79_9_reg_550_reg[11]/Q
                         net (fo=1, routed)           0.257     1.297    audio_system_i/fft_top_0/inst/fftOutData_local2_U/U_fft_top_fifo_w64_d8_D_x15_ram/mem_reg_0_7_54_59/DIC1
    SLICE_X46Y50         RAMD32                                       r  audio_system_i/fft_top_0/inst/fftOutData_local2_U/U_fft_top_fifo_w64_d8_D_x15_ram/mem_reg_0_7_54_59/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.825     1.191    audio_system_i/fft_top_0/inst/fftOutData_local2_U/U_fft_top_fifo_w64_d8_D_x15_ram/mem_reg_0_7_54_59/WCLK
    SLICE_X46Y50         RAMD32                                       r  audio_system_i/fft_top_0/inst/fftOutData_local2_U/U_fft_top_fifo_w64_d8_D_x15_ram/mem_reg_0_7_54_59/RAMC_D1/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.275    audio_system_i/fft_top_0/inst/fftOutData_local2_U/U_fft_top_fifo_w64_d8_D_x15_ram/mem_reg_0_7_54_59/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y17   audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/real2_reg_954_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y15   audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/mul_16s_15s_31_1_1_U84/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y19   audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/real2_reg_963_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y18   audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U94/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y27   audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/real2_reg_971_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y26   audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/mul_16s_15s_31_1_1_U102/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y30   audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/real2_reg_973_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32   audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U110/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y31   audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/real2_reg_973_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y32   audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/mul_16s_15s_31_1_1_U118/tmp_product/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 0.580ns (9.069%)  route 5.816ns (90.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.840     4.269    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/ap_rst_n
    SLICE_X33Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=440, routed)         4.975     9.369    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/AR[0]
    SLICE_X56Y98         FDCE                                         f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.538    12.717    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/ap_clk
    SLICE_X56Y98         FDCE                                         r  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[0]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X56Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[0]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 0.580ns (9.069%)  route 5.816ns (90.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.840     4.269    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/ap_rst_n
    SLICE_X33Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=440, routed)         4.975     9.369    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/AR[0]
    SLICE_X56Y98         FDCE                                         f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.538    12.717    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/ap_clk
    SLICE_X56Y98         FDCE                                         r  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[1]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X56Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[1]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 0.580ns (9.069%)  route 5.816ns (90.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.840     4.269    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/ap_rst_n
    SLICE_X33Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=440, routed)         4.975     9.369    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/AR[0]
    SLICE_X56Y98         FDCE                                         f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.538    12.717    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/ap_clk
    SLICE_X56Y98         FDCE                                         r  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[2]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X56Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[2]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 0.580ns (9.075%)  route 5.811ns (90.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.840     4.269    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/ap_rst_n
    SLICE_X33Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=440, routed)         4.971     9.364    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/AR[0]
    SLICE_X57Y98         FDCE                                         f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.538    12.717    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/ap_clk
    SLICE_X57Y98         FDCE                                         r  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[10]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X57Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[10]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 0.580ns (9.075%)  route 5.811ns (90.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.840     4.269    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/ap_rst_n
    SLICE_X33Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=440, routed)         4.971     9.364    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/AR[0]
    SLICE_X57Y98         FDCE                                         f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.538    12.717    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/ap_clk
    SLICE_X57Y98         FDCE                                         r  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[9]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X57Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[9]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.580ns (9.303%)  route 5.655ns (90.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.840     4.269    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/ap_rst_n
    SLICE_X33Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=440, routed)         4.814     9.208    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_rst_n_inv
    SLICE_X55Y93         FDCE                                         f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.536    12.715    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_clk
    SLICE_X55Y93         FDCE                                         r  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[11]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X55Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.285    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[11]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.580ns (9.303%)  route 5.655ns (90.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.840     4.269    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/ap_rst_n
    SLICE_X33Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=440, routed)         4.814     9.208    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_rst_n_inv
    SLICE_X55Y93         FDCE                                         f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.536    12.715    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_clk
    SLICE_X55Y93         FDCE                                         r  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[12]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X55Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.285    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[12]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.580ns (9.303%)  route 5.655ns (90.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.840     4.269    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/ap_rst_n
    SLICE_X33Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=440, routed)         4.814     9.208    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_rst_n_inv
    SLICE_X55Y93         FDCE                                         f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.536    12.715    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_clk
    SLICE_X55Y93         FDCE                                         r  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[13]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X55Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.285    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[13]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/i_fu_100_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 0.580ns (9.281%)  route 5.669ns (90.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.840     4.269    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/ap_rst_n
    SLICE_X33Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=440, routed)         4.829     9.222    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/AR[0]
    SLICE_X54Y97         FDCE                                         f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/i_fu_100_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.537    12.716    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/ap_clk
    SLICE_X54Y97         FDCE                                         r  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/i_fu_100_reg[4]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X54Y97         FDCE (Recov_fdce_C_CLR)     -0.319    12.372    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/i_fu_100_reg[4]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.580ns (9.303%)  route 5.655ns (90.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.840     4.269    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/ap_rst_n
    SLICE_X33Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=440, routed)         4.814     9.208    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_rst_n_inv
    SLICE_X54Y93         FDCE                                         f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.536    12.715    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_clk
    SLICE_X54Y93         FDCE                                         r  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[14]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X54Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.371    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/ap_CS_fsm_reg[14]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  3.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.227ns (42.448%)  route 0.308ns (57.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.595     0.931    <hidden>
    SLICE_X19Y45         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  <hidden>
                         net (fo=3, routed)           0.124     1.182    <hidden>
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.281 f  <hidden>
                         net (fo=32, routed)          0.184     1.465    <hidden>
    SLICE_X20Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.864     1.230    <hidden>
    SLICE_X20Y45         FDCE                                         r  <hidden>
                         clock pessimism             -0.263     0.967    
    SLICE_X20Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.227ns (42.448%)  route 0.308ns (57.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.595     0.931    <hidden>
    SLICE_X19Y45         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  <hidden>
                         net (fo=3, routed)           0.124     1.182    <hidden>
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.281 f  <hidden>
                         net (fo=32, routed)          0.184     1.465    <hidden>
    SLICE_X20Y45         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.864     1.230    <hidden>
    SLICE_X20Y45         FDPE                                         r  <hidden>
                         clock pessimism             -0.263     0.967    
    SLICE_X20Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.896    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.227ns (42.448%)  route 0.308ns (57.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.595     0.931    <hidden>
    SLICE_X19Y45         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  <hidden>
                         net (fo=3, routed)           0.124     1.182    <hidden>
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.281 f  <hidden>
                         net (fo=32, routed)          0.184     1.465    <hidden>
    SLICE_X20Y45         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.864     1.230    <hidden>
    SLICE_X20Y45         FDPE                                         r  <hidden>
                         clock pessimism             -0.263     0.967    
    SLICE_X20Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.896    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.247ns (45.796%)  route 0.292ns (54.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.626     0.962    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.148     1.110 f  <hidden>
                         net (fo=1, routed)           0.093     1.202    <hidden>
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.099     1.301 f  <hidden>
                         net (fo=33, routed)          0.200     1.501    <hidden>
    SLICE_X3Y48          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.896     1.262    <hidden>
    SLICE_X3Y48          FDCE                                         r  <hidden>
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.247ns (45.796%)  route 0.292ns (54.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.626     0.962    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.148     1.110 f  <hidden>
                         net (fo=1, routed)           0.093     1.202    <hidden>
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.099     1.301 f  <hidden>
                         net (fo=33, routed)          0.200     1.501    <hidden>
    SLICE_X3Y48          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.896     1.262    <hidden>
    SLICE_X3Y48          FDCE                                         r  <hidden>
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.247ns (45.796%)  route 0.292ns (54.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.626     0.962    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.148     1.110 f  <hidden>
                         net (fo=1, routed)           0.093     1.202    <hidden>
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.099     1.301 f  <hidden>
                         net (fo=33, routed)          0.200     1.501    <hidden>
    SLICE_X3Y48          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.896     1.262    <hidden>
    SLICE_X3Y48          FDCE                                         r  <hidden>
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.247ns (45.796%)  route 0.292ns (54.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.626     0.962    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.148     1.110 f  <hidden>
                         net (fo=1, routed)           0.093     1.202    <hidden>
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.099     1.301 f  <hidden>
                         net (fo=33, routed)          0.200     1.501    <hidden>
    SLICE_X3Y48          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.896     1.262    <hidden>
    SLICE_X3Y48          FDPE                                         r  <hidden>
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y48          FDPE (Remov_fdpe_C_PRE)     -0.095     0.904    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.247ns (45.796%)  route 0.292ns (54.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.626     0.962    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.148     1.110 f  <hidden>
                         net (fo=1, routed)           0.093     1.202    <hidden>
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.099     1.301 f  <hidden>
                         net (fo=33, routed)          0.200     1.501    <hidden>
    SLICE_X3Y48          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.896     1.262    <hidden>
    SLICE_X3Y48          FDPE                                         r  <hidden>
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y48          FDPE (Remov_fdpe_C_PRE)     -0.095     0.904    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.247ns (45.796%)  route 0.292ns (54.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.626     0.962    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.148     1.110 f  <hidden>
                         net (fo=1, routed)           0.093     1.202    <hidden>
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.099     1.301 f  <hidden>
                         net (fo=33, routed)          0.200     1.501    <hidden>
    SLICE_X3Y48          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.896     1.262    <hidden>
    SLICE_X3Y48          FDPE                                         r  <hidden>
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y48          FDPE (Remov_fdpe_C_PRE)     -0.095     0.904    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.247ns (45.796%)  route 0.292ns (54.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.626     0.962    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.148     1.110 f  <hidden>
                         net (fo=1, routed)           0.093     1.202    <hidden>
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.099     1.301 f  <hidden>
                         net (fo=33, routed)          0.200     1.501    <hidden>
    SLICE_X3Y48          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.896     1.262    <hidden>
    SLICE_X3Y48          FDPE                                         r  <hidden>
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y48          FDPE (Remov_fdpe_C_PRE)     -0.095     0.904    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.597    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.624ns  (logic 0.124ns (7.635%)  route 1.500ns (92.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  audio_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.500     1.500    audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.624 r  audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.624    audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y79         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.510     2.689    audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y79         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.045ns (7.838%)  route 0.529ns (92.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  audio_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.529     0.529    audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.574 r  audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.574    audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y79         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.832     1.198    audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y79         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.321ns  (logic 0.456ns (7.214%)  route 5.865ns (92.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          5.865     9.294    audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X53Y44         FDRE                                         r  audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.482     2.661    audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X53Y44         FDRE                                         r  audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 0.606ns (12.396%)  route 4.282ns (87.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          2.845     6.274    audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y48          LUT1 (Prop_lut1_I0_O)        0.150     6.424 f  audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.438     7.861    <hidden>
    SLICE_X4Y49          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.659     2.839    <hidden>
    SLICE_X4Y49          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 0.606ns (12.396%)  route 4.282ns (87.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          2.845     6.274    audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y48          LUT1 (Prop_lut1_I0_O)        0.150     6.424 f  audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.438     7.861    <hidden>
    SLICE_X4Y49          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.659     2.839    <hidden>
    SLICE_X4Y49          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 0.606ns (12.396%)  route 4.282ns (87.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          2.845     6.274    audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y48          LUT1 (Prop_lut1_I0_O)        0.150     6.424 f  audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.438     7.861    <hidden>
    SLICE_X4Y49          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.659     2.839    <hidden>
    SLICE_X4Y49          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 0.606ns (12.396%)  route 4.282ns (87.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          2.845     6.274    audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y48          LUT1 (Prop_lut1_I0_O)        0.150     6.424 f  audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.438     7.861    <hidden>
    SLICE_X4Y49          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.659     2.839    <hidden>
    SLICE_X4Y49          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.847ns  (logic 0.606ns (12.503%)  route 4.241ns (87.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          2.845     6.274    audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y48          LUT1 (Prop_lut1_I0_O)        0.150     6.424 f  audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.396     7.820    <hidden>
    SLICE_X19Y45         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.580     2.759    <hidden>
    SLICE_X19Y45         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.847ns  (logic 0.606ns (12.503%)  route 4.241ns (87.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          2.845     6.274    audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y48          LUT1 (Prop_lut1_I0_O)        0.150     6.424 f  audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.396     7.820    <hidden>
    SLICE_X19Y45         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.580     2.759    <hidden>
    SLICE_X19Y45         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.620ns  (logic 0.456ns (12.597%)  route 3.164ns (87.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          3.164     6.593    audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X36Y92         FDRE                                         r  audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.478     2.657    audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X36Y92         FDRE                                         r  audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.141ns (9.092%)  route 1.410ns (90.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.563     0.899    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          1.410     2.449    audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X36Y92         FDRE                                         r  audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.823     1.189    audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X36Y92         FDRE                                         r  audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.957ns  (logic 0.184ns (9.404%)  route 1.773ns (90.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.563     0.899    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          1.168     2.207    audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y48          LUT1 (Prop_lut1_I0_O)        0.043     2.250 f  audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.605     2.855    <hidden>
    SLICE_X19Y45         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.865     1.231    <hidden>
    SLICE_X19Y45         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.957ns  (logic 0.184ns (9.404%)  route 1.773ns (90.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.563     0.899    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          1.168     2.207    audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y48          LUT1 (Prop_lut1_I0_O)        0.043     2.250 f  audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.605     2.855    <hidden>
    SLICE_X19Y45         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.865     1.231    <hidden>
    SLICE_X19Y45         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.042ns  (logic 0.184ns (9.009%)  route 1.858ns (90.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.563     0.899    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          1.168     2.207    audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y48          LUT1 (Prop_lut1_I0_O)        0.043     2.250 f  audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.691     2.941    <hidden>
    SLICE_X4Y49          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.895     1.261    <hidden>
    SLICE_X4Y49          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.042ns  (logic 0.184ns (9.009%)  route 1.858ns (90.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.563     0.899    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          1.168     2.207    audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y48          LUT1 (Prop_lut1_I0_O)        0.043     2.250 f  audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.691     2.941    <hidden>
    SLICE_X4Y49          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.895     1.261    <hidden>
    SLICE_X4Y49          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.042ns  (logic 0.184ns (9.009%)  route 1.858ns (90.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.563     0.899    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          1.168     2.207    audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y48          LUT1 (Prop_lut1_I0_O)        0.043     2.250 f  audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.691     2.941    <hidden>
    SLICE_X4Y49          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.895     1.261    <hidden>
    SLICE_X4Y49          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.042ns  (logic 0.184ns (9.009%)  route 1.858ns (90.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.563     0.899    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          1.168     2.207    audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y48          LUT1 (Prop_lut1_I0_O)        0.043     2.250 f  audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.691     2.941    <hidden>
    SLICE_X4Y49          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.895     1.261    <hidden>
    SLICE_X4Y49          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.824ns  (logic 0.141ns (4.992%)  route 2.683ns (95.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.563     0.899    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          2.683     3.723    audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X53Y44         FDRE                                         r  audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.825     1.191    audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X53Y44         FDRE                                         r  audio_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





