INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'ecoyu' on host 'joedesktop' (Windows NT_amd64 version 6.2) on Sat Mar 18 21:04:47 +0800 2023
INFO: [HLS 200-10] In directory 'D:/master/HLS/labA_InterfaceSynthesis/lab4'
Sourcing Tcl script 'D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project axi_interfaces_prj 
INFO: [HLS 200-10] Opening project 'D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj'.
INFO: [HLS 200-1510] Running: set_top axi_interfaces 
INFO: [HLS 200-1510] Running: add_files axi_interfaces.c 
INFO: [HLS 200-10] Adding design file 'axi_interfaces.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb axi_interfaces_test.c -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'axi_interfaces_test.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb result.golden.dat -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'result.golden.dat' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./axi_interfaces_prj/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register axi_interfaces d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic axi_interfaces d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic axi_interfaces d_i 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register axi_interfaces d_i 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 8 axi_interfaces/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 -rewind axi_interfaces/For_Loop 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2022.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_axi_interfaces.cpp
   Compiling (apcc) axi_interfaces.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ecoyu' on host 'joedesktop' (Windows NT_amd64 version 6.2) on Sat Mar 18 21:04:53 +0800 2023
INFO: [HLS 200-10] In directory 'D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.499 seconds; peak allocated memory: 0.918 MB.
   Compiling (apcc) axi_interfaces_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ecoyu' on host 'joedesktop' (Windows NT_amd64 version 6.2) on Sat Mar 18 21:04:56 +0800 2023
INFO: [HLS 200-10] In directory 'D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.473 seconds; peak allocated memory: 0.793 MB.
   Compiling apatb_axi_interfaces_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Test passed !
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\master\HLS\labA_InterfaceSynthesis\lab4\axi_interfaces_prj\solution1\sim\verilog>set PATH= 

D:\master\HLS\labA_InterfaceSynthesis\lab4\axi_interfaces_prj\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_axi_interfaces_top glbl -Oenable_linking_all_libraries  -prj axi_interfaces.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s axi_interfaces -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_axi_interfaces_top glbl -Oenable_linking_all_libraries -prj axi_interfaces.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s axi_interfaces -debug wave 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_axi_interfaces_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces_regslice_both
INFO: [VRFC 10-311] analyzing module axi_interfaces_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.axi_interfaces_regslice_both(Dat...
Compiling module xil_defaultlib.axi_interfaces
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_d_o_0
Compiling module xil_defaultlib.AESL_axi_s_d_o_1
Compiling module xil_defaultlib.AESL_axi_s_d_o_2
Compiling module xil_defaultlib.AESL_axi_s_d_o_3
Compiling module xil_defaultlib.AESL_axi_s_d_o_4
Compiling module xil_defaultlib.AESL_axi_s_d_o_5
Compiling module xil_defaultlib.AESL_axi_s_d_o_6
Compiling module xil_defaultlib.AESL_axi_s_d_o_7
Compiling module xil_defaultlib.AESL_axi_s_d_i_0
Compiling module xil_defaultlib.AESL_axi_s_d_i_1
Compiling module xil_defaultlib.AESL_axi_s_d_i_2
Compiling module xil_defaultlib.AESL_axi_s_d_i_3
Compiling module xil_defaultlib.AESL_axi_s_d_i_4
Compiling module xil_defaultlib.AESL_axi_s_d_i_5
Compiling module xil_defaultlib.AESL_axi_s_d_i_6
Compiling module xil_defaultlib.AESL_axi_s_d_i_7
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.rewind_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_axi_interfaces_top
Compiling module work.glbl
Built simulation snapshot axi_interfaces

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/axi_interfaces/xsim_script.tcl
# xsim {axi_interfaces} -view {{axi_interfaces_dataflow_ana.wcfg}} -tclbatch {axi_interfaces.tcl} -protoinst {axi_interfaces.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file axi_interfaces.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_axi_interfaces_top/AESL_inst_axi_interfaces//AESL_inst_axi_interfaces_activity
Time resolution is 1 ps
open_wave_config axi_interfaces_dataflow_ana.wcfg
source axi_interfaces.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TREADY -into $return_group -color #ffff00 -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TVALID -into $return_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_start -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_done -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_idle -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_axi_interfaces_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_7 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_axi_interfaces_top/d_o_7_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_7_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_6_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_6_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_5_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_5_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_4_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_4_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_3_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_3_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_2_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_2_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_1_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_1_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_0_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_0_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_7_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_6_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_5_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_4_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_3_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_2_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_1_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_0_TREADY -into $tb_return_group -color #ffff00 -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_axi_interfaces_top/d_i_7_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_7_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_6_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_6_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_5_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_5_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_4_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_4_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_3_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_3_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_2_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_2_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_1_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_1_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_0_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_0_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_7_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_6_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_5_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_4_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_3_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_2_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_1_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_0_TVALID -into $tb_return_group -color #ffff00 -radix hex
## save_wave_config axi_interfaces.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "138000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 162 ns : File "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v" Line 849
## quit
INFO: [Common 17-206] Exiting xsim at Sat Mar 18 21:05:05 2023...
INFO: [COSIM 212-316] Starting C post checking ...
Test passed !
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.431 seconds; current allocated memory: 2.719 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 18.19 seconds; peak allocated memory: 1.467 GB.
