$date
	Thu Apr 20 14:46:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DUT $end
$var wire 1 ! B $end
$var wire 1 " D $end
$var reg 1 # X $end
$var reg 1 $ Y $end
$var reg 1 % Z $end
$scope module FS_DUT $end
$var wire 1 ! B $end
$var wire 1 " D $end
$var wire 1 & X $end
$var wire 1 ' Y $end
$var wire 1 ( Z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1!
1"
1%
1(
#2000
0%
0(
1$
1'
#3000
0"
1%
1(
#4000
0!
1"
0%
0(
0$
0'
1#
1&
#5000
0"
1%
1(
#6000
0%
0(
1$
1'
#7000
1!
1"
1%
1(
