#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 11 16:42:56 2021
# Process ID: 9016
# Current directory: c:/Users/asus/Desktop/finalFPGA/ip_repo/edit_edgeDetection3_v1_0.runs/HECC_synth_1
# Command line: vivado.exe -log HECC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source HECC.tcl
# Log file: c:/Users/asus/Desktop/finalFPGA/ip_repo/edit_edgeDetection3_v1_0.runs/HECC_synth_1/HECC.vds
# Journal file: c:/Users/asus/Desktop/finalFPGA/ip_repo/edit_edgeDetection3_v1_0.runs/HECC_synth_1\vivado.jou
#-----------------------------------------------------------
source HECC.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 356.223 ; gain = 56.992
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Massive-Programs/Vivado/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 380.086 ; gain = 23.863
Command: synth_design -top HECC -part xc7vx485tffg1157-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 984.434 ; gain = 177.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HECC' [c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection3_1.0/src/HECC/synth/HECC.v:57]
INFO: [Synth 8-6155] done synthesizing module 'HECC' (4#1) [c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection3_1.0/src/HECC/synth/HECC.v:57]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_encode
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_correct_n
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[4]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[3]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[2]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[1]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1048.906 ; gain = 242.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1048.906 ; gain = 242.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1048.906 ; gain = 242.406
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection3_1.0/src/HECC/HECC_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection3_1.0/src/HECC/HECC_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/asus/Desktop/finalFPGA/ip_repo/edit_edgeDetection3_v1_0.runs/HECC_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/asus/Desktop/finalFPGA/ip_repo/edit_edgeDetection3_v1_0.runs/HECC_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1186.512 ; gain = 10.449
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  c:/Users/asus/Desktop/finalFPGA/ip_repo/edit_edgeDetection3_v1_0.runs/HECC_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  28 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ecc_v2_0_13_reg_stage 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ecc_v2_0_13_reg_stage__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module ecc_v2_0_13_hamming_enc 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  28 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_encode
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_correct_n
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[4]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[3]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[2]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[1]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:22 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:22 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:23 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:29 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:29 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:29 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:29 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:29 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:29 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     3|
|2     |LUT5 |     4|
|3     |FDRE |    34|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------------+------+
|      |Instance                                   |Module                                  |Cells |
+------+-------------------------------------------+----------------------------------------+------+
|1     |top                                        |                                        |    41|
|2     |  inst                                     |ecc_v2_0_13                             |    41|
|3     |    \hamming_ecc_enc_gen.hamming_enc_inst  |ecc_v2_0_13_hamming_enc                 |    41|
|4     |      enc_input_reg_stage_inst             |ecc_v2_0_13_reg_stage                   |    14|
|5     |      enc_output_reg_stage_inst            |ecc_v2_0_13_reg_stage__parameterized0   |    13|
|6     |      enc_pipe_reg_stage_inst              |ecc_v2_0_13_reg_stage__parameterized0_0 |    13|
+------+-------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:29 . Memory (MB): peak = 1186.512 ; gain = 380.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:15 . Memory (MB): peak = 1186.512 ; gain = 242.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:29 . Memory (MB): peak = 1186.512 ; gain = 380.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1200.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:02:13 . Memory (MB): peak = 1200.527 ; gain = 815.008
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'c:/Users/asus/Desktop/finalFPGA/ip_repo/edit_edgeDetection3_v1_0.runs/HECC_synth_1/HECC.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP HECC, cache-ID = ee9745069c9ab14a
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'c:/Users/asus/Desktop/finalFPGA/ip_repo/edit_edgeDetection3_v1_0.runs/HECC_synth_1/HECC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HECC_utilization_synth.rpt -pb HECC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 11 16:45:59 2021...
