DP_TRAIN_PRE_EMPHASIS_SHIFT	,	V_86
edp_mainlink_ctrl	,	F_58
alloc_ordered_workqueue	,	F_95
edp_sink_train_set_adjust	,	F_36
EDP_LINK_BW_MAX	,	V_109
time_left	,	V_144
REG_EDP_TOTAL_HOR_VER	,	V_181
dev	,	V_4
"DONE"	,	L_58
vdda_vreg	,	V_26
"%s:clk init fail\n"	,	L_69
edp_connected	,	V_166
v_level	,	V_83
"Just return edid buffer"	,	L_77
DP_LINK_STATUS_SIZE	,	V_99
"exit"	,	L_30
"%s: Could not get lvl-vdd reg, ret = %d\n"	,	L_26
EDP_CLK_MASK_LINK	,	V_18
"%s: Set sw/pe to panel failed\n"	,	L_39
REG_EDP_MAINLINK_CTRL	,	V_128
pr_err	,	F_5
""	,	L_22
DP_TRAINING_PATTERN_SET	,	V_80
"new rate=%d %d"	,	L_50
hdisplay	,	V_195
pixel_clk	,	V_9
usleep_range	,	F_59
devm_regulator_get	,	F_13
"%s: Failed to enable mdp core clk\n"	,	L_21
wmb	,	F_32
drm_dp_dpcd_read_link_status	,	F_45
panel_hpd_gpio	,	V_33
gpiod_set_value	,	F_63
REG_EDP_CONFIGURATION_CTRL	,	V_67
rlen	,	V_102
edp_pixel_clk_div	,	V_199
INIT_WORK	,	F_96
EDP_TRAIN_SUCCESS	,	V_142
i	,	V_72
"pattern=%x"	,	L_40
m	,	V_121
EDP_CONFIGURATION_CTRL_SYNC_CLK	,	V_65
n	,	V_122
link_clk	,	V_11
p	,	V_79
"%s: Failed to enable pixel clk\n"	,	L_20
vsync_end	,	V_187
power_on	,	V_134
edp_ctrl	,	V_1
"%s:failed to configure GPIOs: %d"	,	L_70
lvl_vreg	,	V_27
REG_EDP_MAINLINK_READY	,	V_91
vstart_from_sync	,	V_178
EDP_INTR_MASK2	,	V_44
"%s: AUX channel is NOT ready\n"	,	L_75
EDP_CLK_MASK_MDP_CORE	,	V_24
DP_LINK_BW_1_62	,	V_108
ack	,	V_151
edp_regulator_init	,	F_12
link_status	,	V_81
"%s: Training 2 failed"	,	L_54
f0	,	V_15
f1	,	V_17
EDP_INTR_MASK1	,	V_42
aux_clk	,	V_7
f2	,	V_20
f3	,	V_23
reinit_completion	,	F_76
f4	,	V_25
edp_host_train_set	,	F_39
"%s: cannot get panel-hpd-gpios, %d\n"	,	L_32
isr1	,	V_147
isr2	,	V_148
edp_ctrl_training	,	F_69
train	,	V_87
info	,	V_176
ret	,	V_6
edp_fill_link_cfg	,	F_26
msm_edp_ctrl_irq	,	F_80
DRM_MODE_FLAG_NHSYNC	,	V_191
PTR_ERR_OR_ZERO	,	F_14
pixel_rate	,	V_22
msm_edp_ctrl_pixel_clock_valid	,	F_68
"mdp_core_clk"	,	L_9
EDP_CLK_MASK_AUX	,	V_16
spin_unlock_irqrestore	,	F_25
msm_edp_ctrl_power	,	F_85
EDP_INTR_STATUS2	,	V_153
EDP_INTR_STATUS1	,	V_152
m_multi	,	V_124
work_struct	,	V_136
msm_edp_phy_vm_pe_cfg	,	F_42
hstart_from_sync	,	V_177
rate	,	V_53
err_destory_aux	,	V_164
REG_EDP_SOFTWARE_NVID	,	V_127
capabilities	,	V_58
mask1	,	V_149
spin_unlock	,	F_82
mask2	,	V_150
pre_emphasis_level	,	V_71
EDP_CLK_MASK_AUX_CHAN	,	V_131
msm_edp_phy_lane_power_ctrl	,	F_65
msm_edp_ctrl_get_panel_info	,	F_105
drm_dp_link_configure	,	F_54
EDP_TOTAL_HOR_VER_HORIZ	,	F_109
color_depth	,	V_52
EDP_INTERRUPT_REG_2_READY_FOR_VIDEO	,	V_155
EDP_INTERRUPT_REG_2_IDLE_PATTERNs_SENT	,	V_156
"Training 1 completed successfully"	,	L_53
tries	,	V_101
ENOMEM	,	V_163
msm_edp_phy_vm_pe_init	,	F_66
"link reconfig"	,	L_51
"%s: Can't find ahb_clk, %d\n"	,	L_6
msm_edp_phy_init	,	F_91
drm_dp_link_train_clock_recovery_delay	,	F_44
EDP_MISC1_MISC0_COLOR	,	F_56
"%s: Could not get vdda reg, ret = %d\n"	,	L_24
"edp_video_ready"	,	L_63
regulator_disable	,	F_18
link_rate	,	V_19
edp_ctrl_irq_enable	,	F_22
EDP_STATE_CTRL_SEND_VIDEO	,	V_114
IRQ_HANDLED	,	V_157
EDP_MAINLINK_CTRL_RESET	,	V_129
connector	,	V_170
mutex_destroy	,	F_102
EDP_MAINLINK_CTRL_ENABLE	,	V_130
drm_dp_clock_recovery_ok	,	F_46
"isr=%x mask=%x isr2=%x mask2=%x"	,	L_61
"%s: Failed to enable link clk\n"	,	L_17
REG_EDP_SOFTWARE_MVID	,	V_126
msm_edp_ctrl_timing_cfg	,	F_108
REG_EDP_INTERRUPT_REG_2	,	V_43
REG_EDP_INTERRUPT_REG_1	,	V_41
"%s: Training 1 failed"	,	L_52
edp_ctrl_link_enable	,	F_64
REG_EDP_HSYNC_VSYNC_WIDTH_POLARITY	,	V_193
edp_write	,	F_24
"%s:regulator init fail\n"	,	L_68
workqueue	,	V_159
msm_edp_ctrl_destroy	,	F_98
"edp_drm_work"	,	L_73
"%s: set link_train=%d failed\n"	,	L_46
err	,	V_201
max	,	V_82
regulator_set_load	,	F_16
EDP_16BIT	,	V_120
"lvl-vdd"	,	L_25
cnt	,	V_88
n_multi	,	V_123
lrate	,	V_46
"%s: idle pattern timedout\n"	,	L_60
"edp-&gt;pixel_clk, set_rate %ld"	,	L_18
EDP_HSYNC_VSYNC_WIDTH_POLARITY_HORIZ	,	F_114
vm_voltage_swing	,	V_96
complete	,	F_83
drm_dp_bw_code_to_link_rate	,	F_53
phy	,	V_97
hsync_end	,	V_188
vsync_start	,	V_184
on_work	,	V_138
edp_lane_set_write	,	F_33
DPCD_LINK_VOLTAGE_MAX	,	V_74
"%s: vdda_vreg set regulator mode failed.\n"	,	L_27
mode	,	V_174
pdev	,	V_5
drm_dp_channel_eq_ok	,	F_49
msm_edp_aux_destroy	,	F_97
u32	,	T_1
EDP_CONFIGURATION_CTRL_STATIC_MVID	,	V_66
"Failed to enable lvl-vdd reg regulator, %d"	,	L_29
DP_LINK_CAP_ENHANCED_FRAMING	,	V_59
EDP_STATE_CTRL_PUSH_IDLE	,	V_146
drm_dp_link_train_channel_eq_delay	,	F_48
EDP_HSYNC_VSYNC_WIDTH_POLARITY_VERT	,	F_113
spin_lock_irqsave	,	F_23
dp_link	,	V_49
ahb_clk	,	V_10
EDP_CONFIGURATION_CTRL_PROGRESSIVE	,	V_64
edp_clear_training_pattern	,	F_51
devm_kzalloc	,	F_88
dpcd	,	V_105
"%s: read link status failed\n"	,	L_48
dev_mutex	,	V_139
bpc	,	V_179
edid	,	V_165
"iface_clk"	,	L_5
"%s: Failed to set rate to link clk\n"	,	L_16
lane	,	V_51
on	,	V_158
bpp	,	V_47
mdp_core_clk	,	V_12
DP_TRAINING_PATTERN_1	,	V_103
DP_RECEIVER_CAP_SIZE	,	V_168
drm_dp_link_rate_to_bw_code	,	F_27
DP_TRAINING_PATTERN_2	,	V_106
unlock_ret	,	V_140
"pixel clock %d(kHz) not supported"	,	L_82
EDP_TOTAL_HOR_VER_VERT	,	F_110
container_of	,	F_71
"lane=%d req_pre_emphasis=0x%x"	,	L_43
msm_edp_aux_irq	,	F_84
pm	,	V_197
pn	,	V_198
IS_ERR	,	F_3
"%s, fail to prepare enable ahb clk\n"	,	L_80
p_level	,	V_85
spin_lock_init	,	F_92
value1	,	V_94
shift	,	V_89
edp_link_rate_down_shift	,	F_50
edp_state_ctrl	,	F_31
EDP_INTERRUPT_REG_1_HPD	,	V_154
state	,	V_68
edp_clk_enable	,	F_6
vm_pre_emphasis	,	V_95
REG_EDP_MISC1_MISC0	,	V_116
edp_train_pattern_set_write	,	F_35
"%s: Failed to set rate aux clk\n"	,	L_13
EDP_ACTIVE_HOR_VER_HORIZ	,	F_115
wait_for_completion_timeout	,	F_77
divs	,	V_200
panel_en_gpio	,	V_35
"mask=%x"	,	L_11
"v_level=%d, p_level=%d"	,	L_44
destroy_workqueue	,	F_100
value0	,	V_93
"v=%d p=%d"	,	L_47
EDP_CLK_MASK_LINK_CHAN	,	V_133
GFP_KERNEL	,	V_162
"panel-en"	,	L_33
device	,	V_3
off_work	,	V_143
EDP_CLK_MASK_AHB	,	V_14
ctrl	,	V_2
edp_voltage_pre_emphasise_set	,	F_41
"vdda"	,	L_23
mutex_init	,	F_93
drm_dp_dpcd_write	,	F_34
DP_RECOVERED_CLOCK_OUT_EN	,	V_104
mutex_unlock	,	F_74
"edp_hpd"	,	L_62
"pixel_clk"	,	L_3
DP_TRAIN_VOLTAGE_SWING_SHIFT	,	V_84
drm_get_edid	,	F_107
"%s:failed to init phy\n"	,	L_72
EDP_6BIT	,	V_61
edp_regulator_disable	,	F_19
msm_edp_phy_ready	,	F_67
train_start	,	V_135
msm_edp_aux_init	,	F_90
EDP_START_HOR_VER_FROM_SYNC_VERT	,	F_112
interlaced	,	V_63
vdda_set_fail	,	V_29
u8	,	T_2
ENOLINK	,	V_77
disable_ret	,	V_171
"%s: edid read fail\n"	,	L_79
EDP_CONFIGURATION_CTRL_COLOR	,	F_30
"link_clk"	,	L_7
devm_gpiod_get	,	F_21
"%s: Can't find aux_clk, %d\n"	,	L_2
idle_comp	,	V_145
"train=%d"	,	L_45
buf	,	V_73
lvl_enable_fail	,	V_31
msm_edp_phy_ctrl	,	F_61
msm_ioremap	,	F_89
mutex_lock	,	F_72
irq_lock	,	V_39
drm_aux	,	V_76
"%s: Invalid link rate, %d\n"	,	L_56
edp_ctrl_phy_aux_enable	,	F_60
"edp-&gt;link_clk, set_rate %ld"	,	L_15
msm_edp	,	V_160
drm_dp_get_adjust_request_pre_emphasis	,	F_38
hsync_start	,	V_185
"idle_patterns_sent"	,	L_64
DPCD_LINK_PRE_EMPHASIS_MAX	,	V_75
drm_dp_dpcd_read	,	F_104
DP_DPCD_REV	,	V_167
"%s: Invalid link rate,%d\n"	,	L_81
drm_display_mode	,	V_173
"%s: Failed to enable vdda_vreg regulator.\n"	,	L_28
sync	,	V_115
"gpio on"	,	L_35
REG_EDP_START_HOR_VER_FROM_SYNC	,	V_186
changed	,	V_107
edp_ctrl_off_worker	,	F_75
aux	,	V_132
EDP_TRAIN_FAIL	,	V_111
edp_sw_mvid_nvid	,	F_57
edp_config_ctrl	,	F_28
clk_mask	,	V_13
"already on"	,	L_57
"core_clk"	,	L_1
devm_clk_get	,	F_2
vdisplay	,	V_196
"already off"	,	L_59
REG_EDP_ACTIVE_HOR_VER	,	V_194
clk_disable_unprepare	,	F_10
EDP_HSYNC_VSYNC_WIDTH_POLARITY_NHSYNC	,	V_192
flush_workqueue	,	F_99
EDP_MISC1_MISC0_SYNC	,	V_117
EDP_ACTIVE_HOR_VER_VERT	,	F_116
regulator_enable	,	F_17
"%s: Failed to set rate to pixel clk\n"	,	L_19
EDP_CLK_MASK_PIXEL	,	V_21
base	,	V_40
DRM_MODE_FLAG_INTERLACE	,	V_180
drm_dp_get_adjust_request_voltage	,	F_37
EDP_START_HOR_VER_FROM_SYNC_HORIZ	,	F_111
EDP_MAINLINK_READY_TRAIN_PATTERN_1_READY	,	V_92
msm_edp_ctrl_panel_connected	,	F_103
prate	,	V_45
EDP_8BIT	,	V_62
"%s: Set training pattern to panel failed\n"	,	L_41
drm_dp_link	,	V_110
"%s:failed to init aux\n"	,	L_71
enable	,	V_37
EDP_HSYNC_VSYNC_WIDTH_POLARITY_NVSYNC	,	V_190
work	,	V_137
msm_edp_ctrl_init	,	F_87
EDP_PIXEL_CLK_NUM	,	V_204
edp_read	,	F_40
"%s: cannot get panel-en-gpios, %d\n"	,	L_34
fail	,	V_141
vdda_enable_fail	,	V_30
VDDA_UA_OFF_LOAD	,	V_32
__func__	,	V_8
lane_cnt	,	V_54
edp_ctrl_on_worker	,	F_70
GPIOD_IN	,	V_34
DP_LINK_BW_2_7	,	V_125
kfree	,	F_101
flags	,	V_38
pattern	,	V_78
"%s: Failed to enable ahb clk\n"	,	L_12
drm_dp_link_probe	,	F_106
init_completion	,	F_94
EDP_TRAIN_RECONFIG	,	V_112
EDP_10BIT	,	V_118
clk_prepare_enable	,	F_8
REG_EDP_STATE_CTRL	,	V_69
"%s: Failed to enable aux clk\n"	,	L_14
"rate=%d lane=%d"	,	L_37
"%s: Can't find link_clk, %d\n"	,	L_8
EINVAL	,	V_98
depth	,	V_57
"%s: Can't find mdp_core_clk, %d\n"	,	L_10
DRM_MODE_FLAG_NVSYNC	,	V_189
"%s: read dpcd cap failed, %d\n"	,	L_78
vtotal	,	V_183
edp_start_link_train_1	,	F_43
edp_start_link_train_2	,	F_47
data	,	V_55
DBG	,	F_7
EDP_CONFIGURATION_CTRL_LANES	,	F_29
"%s: edp is NULL!\n"	,	L_65
edp_clk_disable	,	F_11
VDDA_UA_ON_LOAD	,	V_28
num_lanes	,	V_50
max_lane	,	V_48
voltage_level	,	V_70
drm_display_info	,	V_175
edp_clock_synchrous	,	F_55
clk_err	,	V_202
PTR_ERR	,	F_4
old_v_level	,	V_100
edp	,	V_161
"Training 2 completed successfully"	,	L_55
edp_do_link_train	,	F_52
"edp"	,	L_66
"eDP"	,	L_67
clk_set_rate	,	F_9
"new lrate=%u prate=%u(kHz) rate=%d lane=%d p=%u b=%d"	,	L_49
drm_connector	,	V_169
edp_color_depth	,	V_56
"lane=%d req_voltage_swing=0x%x"	,	L_42
clk_divs	,	V_203
"%s: Can't find pixel_clk, %d\n"	,	L_4
drm_dp_link_power_down	,	F_79
"%d"	,	L_36
EDP_CONFIGURATION_CTRL_ENHANCED_FRAMING	,	V_60
msecs_to_jiffies	,	F_78
htotal	,	V_182
drm_dp_link_power_up	,	F_73
spin_lock	,	F_81
"%s: p|v=0x%x"	,	L_38
edp_gpio_config	,	F_20
ddc	,	V_172
EDP_12BIT	,	V_119
GPIOD_OUT_LOW	,	V_36
irqreturn_t	,	T_3
clear	,	V_113
msm_edp_aux_ctrl	,	F_62
"panel-hpd"	,	L_31
edp_regulator_enable	,	F_15
"connect status = %d"	,	L_74
edp_clk_init	,	F_1
queue_work	,	F_86
EDP_STATE_CTRL_TRAIN_PATTERN_1	,	V_90
"exit: connect status=%d"	,	L_76
