#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bce9958500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001bce999db70_0 .net "PC", 31 0, v000001bce9997280_0;  1 drivers
v000001bce999ec50_0 .var "clk", 0 0;
v000001bce999e390_0 .net "clkout", 0 0, L_000001bce99d31b0;  1 drivers
v000001bce999dc10_0 .net "cycles_consumed", 31 0, v000001bce999e4d0_0;  1 drivers
v000001bce999dd50_0 .var "rst", 0 0;
S_000001bce9903560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001bce9958500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001bce9972680 .param/l "RType" 0 4 2, C4<000000>;
P_000001bce99726b8 .param/l "add" 0 4 5, C4<100000>;
P_000001bce99726f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001bce9972728 .param/l "addu" 0 4 5, C4<100001>;
P_000001bce9972760 .param/l "and_" 0 4 5, C4<100100>;
P_000001bce9972798 .param/l "andi" 0 4 8, C4<001100>;
P_000001bce99727d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001bce9972808 .param/l "bne" 0 4 10, C4<000101>;
P_000001bce9972840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bce9972878 .param/l "j" 0 4 12, C4<000010>;
P_000001bce99728b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001bce99728e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bce9972920 .param/l "lw" 0 4 8, C4<100011>;
P_000001bce9972958 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bce9972990 .param/l "or_" 0 4 5, C4<100101>;
P_000001bce99729c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bce9972a00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bce9972a38 .param/l "sll" 0 4 6, C4<000000>;
P_000001bce9972a70 .param/l "slt" 0 4 5, C4<101010>;
P_000001bce9972aa8 .param/l "slti" 0 4 8, C4<101010>;
P_000001bce9972ae0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bce9972b18 .param/l "sub" 0 4 5, C4<100010>;
P_000001bce9972b50 .param/l "subu" 0 4 5, C4<100011>;
P_000001bce9972b88 .param/l "sw" 0 4 8, C4<101011>;
P_000001bce9972bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bce9972bf8 .param/l "xori" 0 4 8, C4<001110>;
L_000001bce99d2810 .functor NOT 1, v000001bce999dd50_0, C4<0>, C4<0>, C4<0>;
L_000001bce99d3140 .functor NOT 1, v000001bce999dd50_0, C4<0>, C4<0>, C4<0>;
L_000001bce99d3060 .functor NOT 1, v000001bce999dd50_0, C4<0>, C4<0>, C4<0>;
L_000001bce99d2880 .functor NOT 1, v000001bce999dd50_0, C4<0>, C4<0>, C4<0>;
L_000001bce99d34c0 .functor NOT 1, v000001bce999dd50_0, C4<0>, C4<0>, C4<0>;
L_000001bce99d27a0 .functor NOT 1, v000001bce999dd50_0, C4<0>, C4<0>, C4<0>;
L_000001bce99d2960 .functor NOT 1, v000001bce999dd50_0, C4<0>, C4<0>, C4<0>;
L_000001bce99d2e30 .functor NOT 1, v000001bce999dd50_0, C4<0>, C4<0>, C4<0>;
L_000001bce99d31b0 .functor OR 1, v000001bce999ec50_0, v000001bce99627c0_0, C4<0>, C4<0>;
L_000001bce99d2ea0 .functor OR 1, L_000001bce9a215d0, L_000001bce9a20590, C4<0>, C4<0>;
L_000001bce99d28f0 .functor AND 1, L_000001bce9a206d0, L_000001bce9a212b0, C4<1>, C4<1>;
L_000001bce99d2ce0 .functor NOT 1, v000001bce999dd50_0, C4<0>, C4<0>, C4<0>;
L_000001bce99d2c00 .functor OR 1, L_000001bce9a20ef0, L_000001bce9a20f90, C4<0>, C4<0>;
L_000001bce99d3530 .functor OR 1, L_000001bce99d2c00, L_000001bce9a21030, C4<0>, C4<0>;
L_000001bce99d2f10 .functor OR 1, L_000001bce9a1f910, L_000001bce9a32bf0, C4<0>, C4<0>;
L_000001bce99d30d0 .functor AND 1, L_000001bce9a1fff0, L_000001bce99d2f10, C4<1>, C4<1>;
L_000001bce99d3220 .functor OR 1, L_000001bce9a33370, L_000001bce9a32970, C4<0>, C4<0>;
L_000001bce99d35a0 .functor AND 1, L_000001bce9a335f0, L_000001bce99d3220, C4<1>, C4<1>;
L_000001bce99d3300 .functor NOT 1, L_000001bce99d31b0, C4<0>, C4<0>, C4<0>;
v000001bce99971e0_0 .net "ALUOp", 3 0, v000001bce9962fe0_0;  1 drivers
v000001bce9997780_0 .net "ALUResult", 31 0, v000001bce9997320_0;  1 drivers
v000001bce9997820_0 .net "ALUSrc", 0 0, v000001bce9962680_0;  1 drivers
v000001bce999a7d0_0 .net "ALUin2", 31 0, L_000001bce9a332d0;  1 drivers
v000001bce9999150_0 .net "MemReadEn", 0 0, v000001bce9961d20_0;  1 drivers
v000001bce999a050_0 .net "MemWriteEn", 0 0, v000001bce9961fa0_0;  1 drivers
v000001bce99991f0_0 .net "MemtoReg", 0 0, v000001bce9962540_0;  1 drivers
v000001bce9999c90_0 .net "PC", 31 0, v000001bce9997280_0;  alias, 1 drivers
v000001bce99998d0_0 .net "PCPlus1", 31 0, L_000001bce9a1fa50;  1 drivers
v000001bce999ab90_0 .net "PCsrc", 0 0, v000001bce99982c0_0;  1 drivers
v000001bce9999a10_0 .net "RegDst", 0 0, v000001bce9962720_0;  1 drivers
v000001bce999a9b0_0 .net "RegWriteEn", 0 0, v000001bce99625e0_0;  1 drivers
v000001bce999a370_0 .net "WriteRegister", 4 0, L_000001bce9a1feb0;  1 drivers
v000001bce9998ed0_0 .net *"_ivl_0", 0 0, L_000001bce99d2810;  1 drivers
L_000001bce99d37b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bce99995b0_0 .net/2u *"_ivl_10", 4 0, L_000001bce99d37b0;  1 drivers
L_000001bce99d3ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce9999330_0 .net *"_ivl_101", 15 0, L_000001bce99d3ba0;  1 drivers
v000001bce9999470_0 .net *"_ivl_102", 31 0, L_000001bce9a210d0;  1 drivers
L_000001bce99d3be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce9999650_0 .net *"_ivl_105", 25 0, L_000001bce99d3be8;  1 drivers
L_000001bce99d3c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce999a410_0 .net/2u *"_ivl_106", 31 0, L_000001bce99d3c30;  1 drivers
v000001bce9999510_0 .net *"_ivl_108", 0 0, L_000001bce9a206d0;  1 drivers
L_000001bce99d3c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001bce999aa50_0 .net/2u *"_ivl_110", 5 0, L_000001bce99d3c78;  1 drivers
v000001bce9999fb0_0 .net *"_ivl_112", 0 0, L_000001bce9a212b0;  1 drivers
v000001bce99993d0_0 .net *"_ivl_115", 0 0, L_000001bce99d28f0;  1 drivers
v000001bce999ac30_0 .net *"_ivl_116", 47 0, L_000001bce9a1fb90;  1 drivers
L_000001bce99d3cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce999a870_0 .net *"_ivl_119", 15 0, L_000001bce99d3cc0;  1 drivers
L_000001bce99d37f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bce999a0f0_0 .net/2u *"_ivl_12", 5 0, L_000001bce99d37f8;  1 drivers
v000001bce999aaf0_0 .net *"_ivl_120", 47 0, L_000001bce9a21170;  1 drivers
L_000001bce99d3d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce999acd0_0 .net *"_ivl_123", 15 0, L_000001bce99d3d08;  1 drivers
v000001bce9999e70_0 .net *"_ivl_125", 0 0, L_000001bce9a20950;  1 drivers
v000001bce9999010_0 .net *"_ivl_126", 31 0, L_000001bce9a20770;  1 drivers
v000001bce999ad70_0 .net *"_ivl_128", 47 0, L_000001bce9a213f0;  1 drivers
v000001bce9999830_0 .net *"_ivl_130", 47 0, L_000001bce9a203b0;  1 drivers
v000001bce999a690_0 .net *"_ivl_132", 47 0, L_000001bce9a209f0;  1 drivers
v000001bce99996f0_0 .net *"_ivl_134", 47 0, L_000001bce9a1f7d0;  1 drivers
v000001bce9998f70_0 .net *"_ivl_14", 0 0, L_000001bce999eb10;  1 drivers
v000001bce9999790_0 .net *"_ivl_140", 0 0, L_000001bce99d2ce0;  1 drivers
L_000001bce99d3d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce9999970_0 .net/2u *"_ivl_142", 31 0, L_000001bce99d3d98;  1 drivers
L_000001bce99d3e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001bce99990b0_0 .net/2u *"_ivl_146", 5 0, L_000001bce99d3e70;  1 drivers
v000001bce999a910_0 .net *"_ivl_148", 0 0, L_000001bce9a20ef0;  1 drivers
L_000001bce99d3eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001bce9999ab0_0 .net/2u *"_ivl_150", 5 0, L_000001bce99d3eb8;  1 drivers
v000001bce9999290_0 .net *"_ivl_152", 0 0, L_000001bce9a20f90;  1 drivers
v000001bce9999f10_0 .net *"_ivl_155", 0 0, L_000001bce99d2c00;  1 drivers
L_000001bce99d3f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001bce9999b50_0 .net/2u *"_ivl_156", 5 0, L_000001bce99d3f00;  1 drivers
v000001bce9999bf0_0 .net *"_ivl_158", 0 0, L_000001bce9a21030;  1 drivers
L_000001bce99d3840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001bce9999d30_0 .net/2u *"_ivl_16", 4 0, L_000001bce99d3840;  1 drivers
v000001bce9999dd0_0 .net *"_ivl_161", 0 0, L_000001bce99d3530;  1 drivers
L_000001bce99d3f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce999a190_0 .net/2u *"_ivl_162", 15 0, L_000001bce99d3f48;  1 drivers
v000001bce999a230_0 .net *"_ivl_164", 31 0, L_000001bce9a21490;  1 drivers
v000001bce999a2d0_0 .net *"_ivl_167", 0 0, L_000001bce9a20450;  1 drivers
v000001bce999a4b0_0 .net *"_ivl_168", 15 0, L_000001bce9a21670;  1 drivers
v000001bce999a5f0_0 .net *"_ivl_170", 31 0, L_000001bce9a1f870;  1 drivers
v000001bce999a550_0 .net *"_ivl_174", 31 0, L_000001bce9a20630;  1 drivers
L_000001bce99d3f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce999a730_0 .net *"_ivl_177", 25 0, L_000001bce99d3f90;  1 drivers
L_000001bce99d3fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce999c920_0 .net/2u *"_ivl_178", 31 0, L_000001bce99d3fd8;  1 drivers
v000001bce999b660_0 .net *"_ivl_180", 0 0, L_000001bce9a1fff0;  1 drivers
L_000001bce99d4020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bce999c9c0_0 .net/2u *"_ivl_182", 5 0, L_000001bce99d4020;  1 drivers
v000001bce999ca60_0 .net *"_ivl_184", 0 0, L_000001bce9a1f910;  1 drivers
L_000001bce99d4068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bce999c2e0_0 .net/2u *"_ivl_186", 5 0, L_000001bce99d4068;  1 drivers
v000001bce999b2a0_0 .net *"_ivl_188", 0 0, L_000001bce9a32bf0;  1 drivers
v000001bce999bb60_0 .net *"_ivl_19", 4 0, L_000001bce999cef0;  1 drivers
v000001bce999b520_0 .net *"_ivl_191", 0 0, L_000001bce99d2f10;  1 drivers
v000001bce999b480_0 .net *"_ivl_193", 0 0, L_000001bce99d30d0;  1 drivers
L_000001bce99d40b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bce999c380_0 .net/2u *"_ivl_194", 5 0, L_000001bce99d40b0;  1 drivers
v000001bce999c100_0 .net *"_ivl_196", 0 0, L_000001bce9a32330;  1 drivers
L_000001bce99d40f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bce999bfc0_0 .net/2u *"_ivl_198", 31 0, L_000001bce99d40f8;  1 drivers
L_000001bce99d3768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bce999b840_0 .net/2u *"_ivl_2", 5 0, L_000001bce99d3768;  1 drivers
v000001bce999bac0_0 .net *"_ivl_20", 4 0, L_000001bce999d170;  1 drivers
v000001bce999cb00_0 .net *"_ivl_200", 31 0, L_000001bce9a31b10;  1 drivers
v000001bce999c240_0 .net *"_ivl_204", 31 0, L_000001bce9a328d0;  1 drivers
L_000001bce99d4140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce999be80_0 .net *"_ivl_207", 25 0, L_000001bce99d4140;  1 drivers
L_000001bce99d4188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce999b160_0 .net/2u *"_ivl_208", 31 0, L_000001bce99d4188;  1 drivers
v000001bce999c420_0 .net *"_ivl_210", 0 0, L_000001bce9a335f0;  1 drivers
L_000001bce99d41d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bce999c4c0_0 .net/2u *"_ivl_212", 5 0, L_000001bce99d41d0;  1 drivers
v000001bce999cba0_0 .net *"_ivl_214", 0 0, L_000001bce9a33370;  1 drivers
L_000001bce99d4218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bce999ba20_0 .net/2u *"_ivl_216", 5 0, L_000001bce99d4218;  1 drivers
v000001bce999b200_0 .net *"_ivl_218", 0 0, L_000001bce9a32970;  1 drivers
v000001bce999b980_0 .net *"_ivl_221", 0 0, L_000001bce99d3220;  1 drivers
v000001bce999b5c0_0 .net *"_ivl_223", 0 0, L_000001bce99d35a0;  1 drivers
L_000001bce99d4260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bce999bc00_0 .net/2u *"_ivl_224", 5 0, L_000001bce99d4260;  1 drivers
v000001bce999c060_0 .net *"_ivl_226", 0 0, L_000001bce9a32c90;  1 drivers
v000001bce999c880_0 .net *"_ivl_228", 31 0, L_000001bce9a317f0;  1 drivers
v000001bce999cce0_0 .net *"_ivl_24", 0 0, L_000001bce99d3060;  1 drivers
L_000001bce99d3888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bce999b8e0_0 .net/2u *"_ivl_26", 4 0, L_000001bce99d3888;  1 drivers
v000001bce999bde0_0 .net *"_ivl_29", 4 0, L_000001bce999d350;  1 drivers
v000001bce999b3e0_0 .net *"_ivl_32", 0 0, L_000001bce99d2880;  1 drivers
L_000001bce99d38d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bce999b0c0_0 .net/2u *"_ivl_34", 4 0, L_000001bce99d38d0;  1 drivers
v000001bce999c6a0_0 .net *"_ivl_37", 4 0, L_000001bce999d8f0;  1 drivers
v000001bce999b340_0 .net *"_ivl_40", 0 0, L_000001bce99d34c0;  1 drivers
L_000001bce99d3918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce999c1a0_0 .net/2u *"_ivl_42", 15 0, L_000001bce99d3918;  1 drivers
v000001bce999bca0_0 .net *"_ivl_45", 15 0, L_000001bce9a20310;  1 drivers
v000001bce999bd40_0 .net *"_ivl_48", 0 0, L_000001bce99d27a0;  1 drivers
v000001bce999c7e0_0 .net *"_ivl_5", 5 0, L_000001bce999e750;  1 drivers
L_000001bce99d3960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce999bf20_0 .net/2u *"_ivl_50", 36 0, L_000001bce99d3960;  1 drivers
L_000001bce99d39a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce999c560_0 .net/2u *"_ivl_52", 31 0, L_000001bce99d39a8;  1 drivers
v000001bce999c600_0 .net *"_ivl_55", 4 0, L_000001bce9a21350;  1 drivers
v000001bce999c740_0 .net *"_ivl_56", 36 0, L_000001bce9a208b0;  1 drivers
v000001bce999cc40_0 .net *"_ivl_58", 36 0, L_000001bce9a21530;  1 drivers
v000001bce999cd80_0 .net *"_ivl_62", 0 0, L_000001bce99d2960;  1 drivers
L_000001bce99d39f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bce999b020_0 .net/2u *"_ivl_64", 5 0, L_000001bce99d39f0;  1 drivers
v000001bce999aee0_0 .net *"_ivl_67", 5 0, L_000001bce9a20d10;  1 drivers
v000001bce999b700_0 .net *"_ivl_70", 0 0, L_000001bce99d2e30;  1 drivers
L_000001bce99d3a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce999af80_0 .net/2u *"_ivl_72", 57 0, L_000001bce99d3a38;  1 drivers
L_000001bce99d3a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce999b7a0_0 .net/2u *"_ivl_74", 31 0, L_000001bce99d3a80;  1 drivers
v000001bce999e6b0_0 .net *"_ivl_77", 25 0, L_000001bce9a20b30;  1 drivers
v000001bce999e250_0 .net *"_ivl_78", 57 0, L_000001bce9a21210;  1 drivers
v000001bce999d0d0_0 .net *"_ivl_8", 0 0, L_000001bce99d3140;  1 drivers
v000001bce999e930_0 .net *"_ivl_80", 57 0, L_000001bce9a20270;  1 drivers
L_000001bce99d3ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bce999df30_0 .net/2u *"_ivl_84", 31 0, L_000001bce99d3ac8;  1 drivers
L_000001bce99d3b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bce999dfd0_0 .net/2u *"_ivl_88", 5 0, L_000001bce99d3b10;  1 drivers
v000001bce999da30_0 .net *"_ivl_90", 0 0, L_000001bce9a215d0;  1 drivers
L_000001bce99d3b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bce999ddf0_0 .net/2u *"_ivl_92", 5 0, L_000001bce99d3b58;  1 drivers
v000001bce999dad0_0 .net *"_ivl_94", 0 0, L_000001bce9a20590;  1 drivers
v000001bce999e9d0_0 .net *"_ivl_97", 0 0, L_000001bce99d2ea0;  1 drivers
v000001bce999e430_0 .net *"_ivl_98", 47 0, L_000001bce9a20bd0;  1 drivers
v000001bce999d5d0_0 .net "adderResult", 31 0, L_000001bce9a1fc30;  1 drivers
v000001bce999ea70_0 .net "address", 31 0, L_000001bce9a1faf0;  1 drivers
v000001bce999e570_0 .net "clk", 0 0, L_000001bce99d31b0;  alias, 1 drivers
v000001bce999e4d0_0 .var "cycles_consumed", 31 0;
v000001bce999d990_0 .net "extImm", 31 0, L_000001bce9a1ff50;  1 drivers
v000001bce999d7b0_0 .net "funct", 5 0, L_000001bce9a1f9b0;  1 drivers
v000001bce999d3f0_0 .net "hlt", 0 0, v000001bce99627c0_0;  1 drivers
v000001bce999ebb0_0 .net "imm", 15 0, L_000001bce9a20c70;  1 drivers
v000001bce999d490_0 .net "immediate", 31 0, L_000001bce9a32f10;  1 drivers
v000001bce999de90_0 .net "input_clk", 0 0, v000001bce999ec50_0;  1 drivers
v000001bce999ecf0_0 .net "instruction", 31 0, L_000001bce9a20810;  1 drivers
v000001bce999e610_0 .net "memoryReadData", 31 0, v000001bce9998c20_0;  1 drivers
v000001bce999e1b0_0 .net "nextPC", 31 0, L_000001bce9a20130;  1 drivers
v000001bce999d670_0 .net "opcode", 5 0, L_000001bce999e7f0;  1 drivers
v000001bce999e890_0 .net "rd", 4 0, L_000001bce999d210;  1 drivers
v000001bce999dcb0_0 .net "readData1", 31 0, L_000001bce99d2c70;  1 drivers
v000001bce999e070_0 .net "readData1_w", 31 0, L_000001bce9a31890;  1 drivers
v000001bce999e110_0 .net "readData2", 31 0, L_000001bce99d3610;  1 drivers
v000001bce999e2f0_0 .net "rs", 4 0, L_000001bce999d850;  1 drivers
v000001bce999d2b0_0 .net "rst", 0 0, v000001bce999dd50_0;  1 drivers
v000001bce999d530_0 .net "rt", 4 0, L_000001bce9a1fcd0;  1 drivers
v000001bce999ed90_0 .net "shamt", 31 0, L_000001bce9a204f0;  1 drivers
v000001bce999cf90_0 .net "wire_instruction", 31 0, L_000001bce99d2dc0;  1 drivers
v000001bce999d710_0 .net "writeData", 31 0, L_000001bce9a32b50;  1 drivers
v000001bce999d030_0 .net "zero", 0 0, L_000001bce9a31a70;  1 drivers
L_000001bce999e750 .part L_000001bce9a20810, 26, 6;
L_000001bce999e7f0 .functor MUXZ 6, L_000001bce999e750, L_000001bce99d3768, L_000001bce99d2810, C4<>;
L_000001bce999eb10 .cmp/eq 6, L_000001bce999e7f0, L_000001bce99d37f8;
L_000001bce999cef0 .part L_000001bce9a20810, 11, 5;
L_000001bce999d170 .functor MUXZ 5, L_000001bce999cef0, L_000001bce99d3840, L_000001bce999eb10, C4<>;
L_000001bce999d210 .functor MUXZ 5, L_000001bce999d170, L_000001bce99d37b0, L_000001bce99d3140, C4<>;
L_000001bce999d350 .part L_000001bce9a20810, 21, 5;
L_000001bce999d850 .functor MUXZ 5, L_000001bce999d350, L_000001bce99d3888, L_000001bce99d3060, C4<>;
L_000001bce999d8f0 .part L_000001bce9a20810, 16, 5;
L_000001bce9a1fcd0 .functor MUXZ 5, L_000001bce999d8f0, L_000001bce99d38d0, L_000001bce99d2880, C4<>;
L_000001bce9a20310 .part L_000001bce9a20810, 0, 16;
L_000001bce9a20c70 .functor MUXZ 16, L_000001bce9a20310, L_000001bce99d3918, L_000001bce99d34c0, C4<>;
L_000001bce9a21350 .part L_000001bce9a20810, 6, 5;
L_000001bce9a208b0 .concat [ 5 32 0 0], L_000001bce9a21350, L_000001bce99d39a8;
L_000001bce9a21530 .functor MUXZ 37, L_000001bce9a208b0, L_000001bce99d3960, L_000001bce99d27a0, C4<>;
L_000001bce9a204f0 .part L_000001bce9a21530, 0, 32;
L_000001bce9a20d10 .part L_000001bce9a20810, 0, 6;
L_000001bce9a1f9b0 .functor MUXZ 6, L_000001bce9a20d10, L_000001bce99d39f0, L_000001bce99d2960, C4<>;
L_000001bce9a20b30 .part L_000001bce9a20810, 0, 26;
L_000001bce9a21210 .concat [ 26 32 0 0], L_000001bce9a20b30, L_000001bce99d3a80;
L_000001bce9a20270 .functor MUXZ 58, L_000001bce9a21210, L_000001bce99d3a38, L_000001bce99d2e30, C4<>;
L_000001bce9a1faf0 .part L_000001bce9a20270, 0, 32;
L_000001bce9a1fa50 .arith/sum 32, v000001bce9997280_0, L_000001bce99d3ac8;
L_000001bce9a215d0 .cmp/eq 6, L_000001bce999e7f0, L_000001bce99d3b10;
L_000001bce9a20590 .cmp/eq 6, L_000001bce999e7f0, L_000001bce99d3b58;
L_000001bce9a20bd0 .concat [ 32 16 0 0], L_000001bce9a1faf0, L_000001bce99d3ba0;
L_000001bce9a210d0 .concat [ 6 26 0 0], L_000001bce999e7f0, L_000001bce99d3be8;
L_000001bce9a206d0 .cmp/eq 32, L_000001bce9a210d0, L_000001bce99d3c30;
L_000001bce9a212b0 .cmp/eq 6, L_000001bce9a1f9b0, L_000001bce99d3c78;
L_000001bce9a1fb90 .concat [ 32 16 0 0], L_000001bce99d2c70, L_000001bce99d3cc0;
L_000001bce9a21170 .concat [ 32 16 0 0], v000001bce9997280_0, L_000001bce99d3d08;
L_000001bce9a20950 .part L_000001bce9a20c70, 15, 1;
LS_000001bce9a20770_0_0 .concat [ 1 1 1 1], L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950;
LS_000001bce9a20770_0_4 .concat [ 1 1 1 1], L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950;
LS_000001bce9a20770_0_8 .concat [ 1 1 1 1], L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950;
LS_000001bce9a20770_0_12 .concat [ 1 1 1 1], L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950;
LS_000001bce9a20770_0_16 .concat [ 1 1 1 1], L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950;
LS_000001bce9a20770_0_20 .concat [ 1 1 1 1], L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950;
LS_000001bce9a20770_0_24 .concat [ 1 1 1 1], L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950;
LS_000001bce9a20770_0_28 .concat [ 1 1 1 1], L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950, L_000001bce9a20950;
LS_000001bce9a20770_1_0 .concat [ 4 4 4 4], LS_000001bce9a20770_0_0, LS_000001bce9a20770_0_4, LS_000001bce9a20770_0_8, LS_000001bce9a20770_0_12;
LS_000001bce9a20770_1_4 .concat [ 4 4 4 4], LS_000001bce9a20770_0_16, LS_000001bce9a20770_0_20, LS_000001bce9a20770_0_24, LS_000001bce9a20770_0_28;
L_000001bce9a20770 .concat [ 16 16 0 0], LS_000001bce9a20770_1_0, LS_000001bce9a20770_1_4;
L_000001bce9a213f0 .concat [ 16 32 0 0], L_000001bce9a20c70, L_000001bce9a20770;
L_000001bce9a203b0 .arith/sum 48, L_000001bce9a21170, L_000001bce9a213f0;
L_000001bce9a209f0 .functor MUXZ 48, L_000001bce9a203b0, L_000001bce9a1fb90, L_000001bce99d28f0, C4<>;
L_000001bce9a1f7d0 .functor MUXZ 48, L_000001bce9a209f0, L_000001bce9a20bd0, L_000001bce99d2ea0, C4<>;
L_000001bce9a1fc30 .part L_000001bce9a1f7d0, 0, 32;
L_000001bce9a20130 .functor MUXZ 32, L_000001bce9a1fa50, L_000001bce9a1fc30, v000001bce99982c0_0, C4<>;
L_000001bce9a20810 .functor MUXZ 32, L_000001bce99d2dc0, L_000001bce99d3d98, L_000001bce99d2ce0, C4<>;
L_000001bce9a20ef0 .cmp/eq 6, L_000001bce999e7f0, L_000001bce99d3e70;
L_000001bce9a20f90 .cmp/eq 6, L_000001bce999e7f0, L_000001bce99d3eb8;
L_000001bce9a21030 .cmp/eq 6, L_000001bce999e7f0, L_000001bce99d3f00;
L_000001bce9a21490 .concat [ 16 16 0 0], L_000001bce9a20c70, L_000001bce99d3f48;
L_000001bce9a20450 .part L_000001bce9a20c70, 15, 1;
LS_000001bce9a21670_0_0 .concat [ 1 1 1 1], L_000001bce9a20450, L_000001bce9a20450, L_000001bce9a20450, L_000001bce9a20450;
LS_000001bce9a21670_0_4 .concat [ 1 1 1 1], L_000001bce9a20450, L_000001bce9a20450, L_000001bce9a20450, L_000001bce9a20450;
LS_000001bce9a21670_0_8 .concat [ 1 1 1 1], L_000001bce9a20450, L_000001bce9a20450, L_000001bce9a20450, L_000001bce9a20450;
LS_000001bce9a21670_0_12 .concat [ 1 1 1 1], L_000001bce9a20450, L_000001bce9a20450, L_000001bce9a20450, L_000001bce9a20450;
L_000001bce9a21670 .concat [ 4 4 4 4], LS_000001bce9a21670_0_0, LS_000001bce9a21670_0_4, LS_000001bce9a21670_0_8, LS_000001bce9a21670_0_12;
L_000001bce9a1f870 .concat [ 16 16 0 0], L_000001bce9a20c70, L_000001bce9a21670;
L_000001bce9a1ff50 .functor MUXZ 32, L_000001bce9a1f870, L_000001bce9a21490, L_000001bce99d3530, C4<>;
L_000001bce9a20630 .concat [ 6 26 0 0], L_000001bce999e7f0, L_000001bce99d3f90;
L_000001bce9a1fff0 .cmp/eq 32, L_000001bce9a20630, L_000001bce99d3fd8;
L_000001bce9a1f910 .cmp/eq 6, L_000001bce9a1f9b0, L_000001bce99d4020;
L_000001bce9a32bf0 .cmp/eq 6, L_000001bce9a1f9b0, L_000001bce99d4068;
L_000001bce9a32330 .cmp/eq 6, L_000001bce999e7f0, L_000001bce99d40b0;
L_000001bce9a31b10 .functor MUXZ 32, L_000001bce9a1ff50, L_000001bce99d40f8, L_000001bce9a32330, C4<>;
L_000001bce9a32f10 .functor MUXZ 32, L_000001bce9a31b10, L_000001bce9a204f0, L_000001bce99d30d0, C4<>;
L_000001bce9a328d0 .concat [ 6 26 0 0], L_000001bce999e7f0, L_000001bce99d4140;
L_000001bce9a335f0 .cmp/eq 32, L_000001bce9a328d0, L_000001bce99d4188;
L_000001bce9a33370 .cmp/eq 6, L_000001bce9a1f9b0, L_000001bce99d41d0;
L_000001bce9a32970 .cmp/eq 6, L_000001bce9a1f9b0, L_000001bce99d4218;
L_000001bce9a32c90 .cmp/eq 6, L_000001bce999e7f0, L_000001bce99d4260;
L_000001bce9a317f0 .functor MUXZ 32, L_000001bce99d2c70, v000001bce9997280_0, L_000001bce9a32c90, C4<>;
L_000001bce9a31890 .functor MUXZ 32, L_000001bce9a317f0, L_000001bce99d3610, L_000001bce99d35a0, C4<>;
S_000001bce99036f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001bce9903560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bce996d0f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001bce99d2ff0 .functor NOT 1, v000001bce9962680_0, C4<0>, C4<0>, C4<0>;
v000001bce9962ea0_0 .net *"_ivl_0", 0 0, L_000001bce99d2ff0;  1 drivers
v000001bce99622c0_0 .net "in1", 31 0, L_000001bce99d3610;  alias, 1 drivers
v000001bce9962f40_0 .net "in2", 31 0, L_000001bce9a32f10;  alias, 1 drivers
v000001bce99618c0_0 .net "out", 31 0, L_000001bce9a332d0;  alias, 1 drivers
v000001bce9961be0_0 .net "s", 0 0, v000001bce9962680_0;  alias, 1 drivers
L_000001bce9a332d0 .functor MUXZ 32, L_000001bce9a32f10, L_000001bce99d3610, L_000001bce99d2ff0, C4<>;
S_000001bce98269c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001bce9903560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001bce99d0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001bce99d00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001bce99d0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001bce99d0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001bce99d0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001bce99d01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001bce99d01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001bce99d0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001bce99d0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bce99d0288 .param/l "j" 0 4 12, C4<000010>;
P_000001bce99d02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001bce99d02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bce99d0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001bce99d0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bce99d03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001bce99d03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bce99d0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bce99d0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001bce99d0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001bce99d04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001bce99d04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bce99d0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001bce99d0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001bce99d0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001bce99d05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bce99d0608 .param/l "xori" 0 4 8, C4<001110>;
v000001bce9962fe0_0 .var "ALUOp", 3 0;
v000001bce9962680_0 .var "ALUSrc", 0 0;
v000001bce9961d20_0 .var "MemReadEn", 0 0;
v000001bce9961fa0_0 .var "MemWriteEn", 0 0;
v000001bce9962540_0 .var "MemtoReg", 0 0;
v000001bce9962720_0 .var "RegDst", 0 0;
v000001bce99625e0_0 .var "RegWriteEn", 0 0;
v000001bce9962180_0 .net "funct", 5 0, L_000001bce9a1f9b0;  alias, 1 drivers
v000001bce99627c0_0 .var "hlt", 0 0;
v000001bce9961dc0_0 .net "opcode", 5 0, L_000001bce999e7f0;  alias, 1 drivers
v000001bce99634e0_0 .net "rst", 0 0, v000001bce999dd50_0;  alias, 1 drivers
E_000001bce996d5f0 .event anyedge, v000001bce99634e0_0, v000001bce9961dc0_0, v000001bce9962180_0;
S_000001bce9996ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001bce9903560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001bce996ca30 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001bce99d2dc0 .functor BUFZ 32, L_000001bce9a1fe10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bce99629a0_0 .net "Data_Out", 31 0, L_000001bce99d2dc0;  alias, 1 drivers
v000001bce9961e60 .array "InstMem", 0 1023, 31 0;
v000001bce9963080_0 .net *"_ivl_0", 31 0, L_000001bce9a1fe10;  1 drivers
v000001bce9961f00_0 .net *"_ivl_3", 9 0, L_000001bce9a20a90;  1 drivers
v000001bce9963260_0 .net *"_ivl_4", 11 0, L_000001bce9a1fd70;  1 drivers
L_000001bce99d3d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bce9962a40_0 .net *"_ivl_7", 1 0, L_000001bce99d3d50;  1 drivers
v000001bce9962220_0 .net "addr", 31 0, v000001bce9997280_0;  alias, 1 drivers
v000001bce9962360_0 .var/i "i", 31 0;
L_000001bce9a1fe10 .array/port v000001bce9961e60, L_000001bce9a1fd70;
L_000001bce9a20a90 .part v000001bce9997280_0, 0, 10;
L_000001bce9a1fd70 .concat [ 10 2 0 0], L_000001bce9a20a90, L_000001bce99d3d50;
S_000001bce9826b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001bce9903560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001bce99d2c70 .functor BUFZ 32, L_000001bce9a201d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bce99d3610 .functor BUFZ 32, L_000001bce9a20090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bce9962400_0 .net *"_ivl_0", 31 0, L_000001bce9a201d0;  1 drivers
v000001bce99616e0_0 .net *"_ivl_10", 6 0, L_000001bce9a20e50;  1 drivers
L_000001bce99d3e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bce9945190_0 .net *"_ivl_13", 1 0, L_000001bce99d3e28;  1 drivers
v000001bce99452d0_0 .net *"_ivl_2", 6 0, L_000001bce9a20db0;  1 drivers
L_000001bce99d3de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bce9998040_0 .net *"_ivl_5", 1 0, L_000001bce99d3de0;  1 drivers
v000001bce99978c0_0 .net *"_ivl_8", 31 0, L_000001bce9a20090;  1 drivers
v000001bce9997c80_0 .net "clk", 0 0, L_000001bce99d31b0;  alias, 1 drivers
v000001bce9997be0_0 .var/i "i", 31 0;
v000001bce9997960_0 .net "readData1", 31 0, L_000001bce99d2c70;  alias, 1 drivers
v000001bce9997a00_0 .net "readData2", 31 0, L_000001bce99d3610;  alias, 1 drivers
v000001bce9997e60_0 .net "readRegister1", 4 0, L_000001bce999d850;  alias, 1 drivers
v000001bce99975a0_0 .net "readRegister2", 4 0, L_000001bce9a1fcd0;  alias, 1 drivers
v000001bce99973c0 .array "registers", 31 0, 31 0;
v000001bce99987c0_0 .net "rst", 0 0, v000001bce999dd50_0;  alias, 1 drivers
v000001bce9997aa0_0 .net "we", 0 0, v000001bce99625e0_0;  alias, 1 drivers
v000001bce9997dc0_0 .net "writeData", 31 0, L_000001bce9a32b50;  alias, 1 drivers
v000001bce99970a0_0 .net "writeRegister", 4 0, L_000001bce9a1feb0;  alias, 1 drivers
E_000001bce996cef0/0 .event negedge, v000001bce99634e0_0;
E_000001bce996cef0/1 .event posedge, v000001bce9997c80_0;
E_000001bce996cef0 .event/or E_000001bce996cef0/0, E_000001bce996cef0/1;
L_000001bce9a201d0 .array/port v000001bce99973c0, L_000001bce9a20db0;
L_000001bce9a20db0 .concat [ 5 2 0 0], L_000001bce999d850, L_000001bce99d3de0;
L_000001bce9a20090 .array/port v000001bce99973c0, L_000001bce9a20e50;
L_000001bce9a20e50 .concat [ 5 2 0 0], L_000001bce9a1fcd0, L_000001bce99d3e28;
S_000001bce9901390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001bce9826b50;
 .timescale 0 0;
v000001bce99633a0_0 .var/i "i", 31 0;
S_000001bce9901520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001bce9903560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001bce996d1f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001bce99d2b90 .functor NOT 1, v000001bce9962720_0, C4<0>, C4<0>, C4<0>;
v000001bce99980e0_0 .net *"_ivl_0", 0 0, L_000001bce99d2b90;  1 drivers
v000001bce9997d20_0 .net "in1", 4 0, L_000001bce9a1fcd0;  alias, 1 drivers
v000001bce9998900_0 .net "in2", 4 0, L_000001bce999d210;  alias, 1 drivers
v000001bce9998360_0 .net "out", 4 0, L_000001bce9a1feb0;  alias, 1 drivers
v000001bce99989a0_0 .net "s", 0 0, v000001bce9962720_0;  alias, 1 drivers
L_000001bce9a1feb0 .functor MUXZ 5, L_000001bce999d210, L_000001bce9a1fcd0, L_000001bce99d2b90, C4<>;
S_000001bce98eb120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001bce9903560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bce996c6f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001bce99d2d50 .functor NOT 1, v000001bce9962540_0, C4<0>, C4<0>, C4<0>;
v000001bce9997640_0 .net *"_ivl_0", 0 0, L_000001bce99d2d50;  1 drivers
v000001bce9997f00_0 .net "in1", 31 0, v000001bce9997320_0;  alias, 1 drivers
v000001bce9997500_0 .net "in2", 31 0, v000001bce9998c20_0;  alias, 1 drivers
v000001bce9998400_0 .net "out", 31 0, L_000001bce9a32b50;  alias, 1 drivers
v000001bce9998180_0 .net "s", 0 0, v000001bce9962540_0;  alias, 1 drivers
L_000001bce9a32b50 .functor MUXZ 32, v000001bce9998c20_0, v000001bce9997320_0, L_000001bce99d2d50, C4<>;
S_000001bce98eb2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001bce9903560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001bce992e950 .param/l "ADD" 0 9 12, C4<0000>;
P_000001bce992e988 .param/l "AND" 0 9 12, C4<0010>;
P_000001bce992e9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001bce992e9f8 .param/l "OR" 0 9 12, C4<0011>;
P_000001bce992ea30 .param/l "SGT" 0 9 12, C4<0111>;
P_000001bce992ea68 .param/l "SLL" 0 9 12, C4<1000>;
P_000001bce992eaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001bce992ead8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001bce992eb10 .param/l "SUB" 0 9 12, C4<0001>;
P_000001bce992eb48 .param/l "XOR" 0 9 12, C4<0100>;
P_000001bce992eb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001bce992ebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001bce99d42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bce9997b40_0 .net/2u *"_ivl_0", 31 0, L_000001bce99d42a8;  1 drivers
v000001bce9997fa0_0 .net "opSel", 3 0, v000001bce9962fe0_0;  alias, 1 drivers
v000001bce9998220_0 .net "operand1", 31 0, L_000001bce9a31890;  alias, 1 drivers
v000001bce9998680_0 .net "operand2", 31 0, L_000001bce9a332d0;  alias, 1 drivers
v000001bce9997320_0 .var "result", 31 0;
v000001bce9998860_0 .net "zero", 0 0, L_000001bce9a31a70;  alias, 1 drivers
E_000001bce996d630 .event anyedge, v000001bce9962fe0_0, v000001bce9998220_0, v000001bce99618c0_0;
L_000001bce9a31a70 .cmp/eq 32, v000001bce9997320_0, L_000001bce99d42a8;
S_000001bce992ec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001bce9903560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001bce99d1660 .param/l "RType" 0 4 2, C4<000000>;
P_000001bce99d1698 .param/l "add" 0 4 5, C4<100000>;
P_000001bce99d16d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001bce99d1708 .param/l "addu" 0 4 5, C4<100001>;
P_000001bce99d1740 .param/l "and_" 0 4 5, C4<100100>;
P_000001bce99d1778 .param/l "andi" 0 4 8, C4<001100>;
P_000001bce99d17b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001bce99d17e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001bce99d1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bce99d1858 .param/l "j" 0 4 12, C4<000010>;
P_000001bce99d1890 .param/l "jal" 0 4 12, C4<000011>;
P_000001bce99d18c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bce99d1900 .param/l "lw" 0 4 8, C4<100011>;
P_000001bce99d1938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bce99d1970 .param/l "or_" 0 4 5, C4<100101>;
P_000001bce99d19a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bce99d19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bce99d1a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001bce99d1a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001bce99d1a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001bce99d1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bce99d1af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001bce99d1b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001bce99d1b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001bce99d1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bce99d1bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001bce99982c0_0 .var "PCsrc", 0 0;
v000001bce9996f60_0 .net "funct", 5 0, L_000001bce9a1f9b0;  alias, 1 drivers
v000001bce99984a0_0 .net "opcode", 5 0, L_000001bce999e7f0;  alias, 1 drivers
v000001bce9997140_0 .net "operand1", 31 0, L_000001bce99d2c70;  alias, 1 drivers
v000001bce9998540_0 .net "operand2", 31 0, L_000001bce9a332d0;  alias, 1 drivers
v000001bce9998b80_0 .net "rst", 0 0, v000001bce999dd50_0;  alias, 1 drivers
E_000001bce996d470/0 .event anyedge, v000001bce99634e0_0, v000001bce9961dc0_0, v000001bce9997960_0, v000001bce99618c0_0;
E_000001bce996d470/1 .event anyedge, v000001bce9962180_0;
E_000001bce996d470 .event/or E_000001bce996d470/0, E_000001bce996d470/1;
S_000001bce99d1c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001bce9903560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001bce9998cc0 .array "DataMem", 0 1023, 31 0;
v000001bce99985e0_0 .net "address", 31 0, v000001bce9997320_0;  alias, 1 drivers
v000001bce9998720_0 .net "clock", 0 0, L_000001bce99d3300;  1 drivers
v000001bce9998a40_0 .net "data", 31 0, L_000001bce99d3610;  alias, 1 drivers
v000001bce9998ae0_0 .var/i "i", 31 0;
v000001bce9998c20_0 .var "q", 31 0;
v000001bce9997460_0 .net "rden", 0 0, v000001bce9961d20_0;  alias, 1 drivers
v000001bce9998d60_0 .net "wren", 0 0, v000001bce9961fa0_0;  alias, 1 drivers
E_000001bce996cab0 .event posedge, v000001bce9998720_0;
S_000001bce99d1db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001bce9903560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001bce996c770 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001bce9996ec0_0 .net "PCin", 31 0, L_000001bce9a20130;  alias, 1 drivers
v000001bce9997280_0 .var "PCout", 31 0;
v000001bce9997000_0 .net "clk", 0 0, L_000001bce99d31b0;  alias, 1 drivers
v000001bce99976e0_0 .net "rst", 0 0, v000001bce999dd50_0;  alias, 1 drivers
    .scope S_000001bce992ec00;
T_0 ;
    %wait E_000001bce996d470;
    %load/vec4 v000001bce9998b80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bce99982c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bce99984a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001bce9997140_0;
    %load/vec4 v000001bce9998540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001bce99984a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001bce9997140_0;
    %load/vec4 v000001bce9998540_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001bce99984a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001bce99984a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001bce99984a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001bce9996f60_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001bce99982c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001bce99d1db0;
T_1 ;
    %wait E_000001bce996cef0;
    %load/vec4 v000001bce99976e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bce9997280_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bce9996ec0_0;
    %assign/vec4 v000001bce9997280_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bce9996ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bce9962360_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001bce9962360_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bce9962360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %load/vec4 v000001bce9962360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bce9962360_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9961e60, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001bce98269c0;
T_3 ;
    %wait E_000001bce996d5f0;
    %load/vec4 v000001bce99634e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001bce99627c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bce9962680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bce99625e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bce9961fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bce9962540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bce9961d20_0, 0;
    %assign/vec4 v000001bce9962720_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001bce99627c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001bce9962fe0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001bce9962680_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bce99625e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bce9961fa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bce9962540_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bce9961d20_0, 0, 1;
    %store/vec4 v000001bce9962720_0, 0, 1;
    %load/vec4 v000001bce9961dc0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce99627c0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9962720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce99625e0_0, 0;
    %load/vec4 v000001bce9962180_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9962680_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9962680_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce99625e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9962720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9962680_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce99625e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bce9962720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9962680_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce99625e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9962680_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce99625e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9962680_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce99625e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9962680_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce99625e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9962680_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9961d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce99625e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9962680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9962540_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9961fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bce9962680_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bce9962fe0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001bce9826b50;
T_4 ;
    %wait E_000001bce996cef0;
    %fork t_1, S_000001bce9901390;
    %jmp t_0;
    .scope S_000001bce9901390;
t_1 ;
    %load/vec4 v000001bce99987c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bce99633a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001bce99633a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bce99633a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce99973c0, 0, 4;
    %load/vec4 v000001bce99633a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bce99633a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bce9997aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001bce9997dc0_0;
    %load/vec4 v000001bce99970a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce99973c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce99973c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001bce9826b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bce9826b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bce9997be0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001bce9997be0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001bce9997be0_0;
    %ix/getv/s 4, v000001bce9997be0_0;
    %load/vec4a v000001bce99973c0, 4;
    %ix/getv/s 4, v000001bce9997be0_0;
    %load/vec4a v000001bce99973c0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001bce9997be0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bce9997be0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001bce98eb2b0;
T_6 ;
    %wait E_000001bce996d630;
    %load/vec4 v000001bce9997fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bce9997320_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001bce9998220_0;
    %load/vec4 v000001bce9998680_0;
    %add;
    %assign/vec4 v000001bce9997320_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001bce9998220_0;
    %load/vec4 v000001bce9998680_0;
    %sub;
    %assign/vec4 v000001bce9997320_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001bce9998220_0;
    %load/vec4 v000001bce9998680_0;
    %and;
    %assign/vec4 v000001bce9997320_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001bce9998220_0;
    %load/vec4 v000001bce9998680_0;
    %or;
    %assign/vec4 v000001bce9997320_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001bce9998220_0;
    %load/vec4 v000001bce9998680_0;
    %xor;
    %assign/vec4 v000001bce9997320_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001bce9998220_0;
    %load/vec4 v000001bce9998680_0;
    %or;
    %inv;
    %assign/vec4 v000001bce9997320_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001bce9998220_0;
    %load/vec4 v000001bce9998680_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001bce9997320_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001bce9998680_0;
    %load/vec4 v000001bce9998220_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001bce9997320_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001bce9998220_0;
    %ix/getv 4, v000001bce9998680_0;
    %shiftl 4;
    %assign/vec4 v000001bce9997320_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001bce9998220_0;
    %ix/getv 4, v000001bce9998680_0;
    %shiftr 4;
    %assign/vec4 v000001bce9997320_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001bce99d1c20;
T_7 ;
    %wait E_000001bce996cab0;
    %load/vec4 v000001bce9997460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001bce99985e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001bce9998cc0, 4;
    %assign/vec4 v000001bce9998c20_0, 0;
T_7.0 ;
    %load/vec4 v000001bce9998d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001bce9998a40_0;
    %ix/getv 3, v000001bce99985e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9998cc0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001bce99d1c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bce9998ae0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001bce9998ae0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bce9998ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9998cc0, 0, 4;
    %load/vec4 v000001bce9998ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bce9998ae0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bce9998cc0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001bce99d1c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bce9998ae0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001bce9998ae0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001bce9998ae0_0;
    %load/vec4a v000001bce9998cc0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001bce9998ae0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001bce9998ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bce9998ae0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001bce9903560;
T_10 ;
    %wait E_000001bce996cef0;
    %load/vec4 v000001bce999d2b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bce999e4d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bce999e4d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bce999e4d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001bce9958500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bce999ec50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bce999dd50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001bce9958500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001bce999ec50_0;
    %inv;
    %assign/vec4 v000001bce999ec50_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bce9958500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bce999dd50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bce999dd50_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001bce999dc10_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
