{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 17:01:15 2015 " "Info: Processing started: Tue Nov 24 17:01:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MemoryRam -c MemoryRam --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MemoryRam -c MemoryRam --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clock memory memory altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_memory_reg0 195.01 MHz Internal " "Info: Clock \"Clock\" Internal fmax is restricted to 195.01 MHz between source memory \"altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.780 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X17_Y19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.780 ns) 2.780 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X17_Y19 0 " "Info: 2: + IC(0.000 ns) + CELL(2.780 ns) = 2.780 ns; Loc. = M4K_X17_Y19; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.780 ns ( 100.00 % ) " "Info: Total cell delay = 2.780 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.780ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.022 ns - Smallest " "Info: - Smallest clock skew is -0.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.898 ns + Shortest memory " "Info: + Shortest clock path from clock \"Clock\" to destination memory is 2.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.724 ns) 2.898 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X17_Y19 0 " "Info: 3: + IC(0.910 ns) + CELL(0.724 ns) = 2.898 ns; Loc. = M4K_X17_Y19; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.750 ns ( 60.39 % ) " "Info: Total cell delay = 1.750 ns ( 60.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 39.61 % ) " "Info: Total interconnect delay = 1.148 ns ( 39.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.920 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.746 ns) 2.920 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X17_Y19 1 " "Info: 3: + IC(0.910 ns) + CELL(0.746 ns) = 2.920 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 60.68 % ) " "Info: Total cell delay = 1.772 ns ( 60.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 39.32 % ) " "Info: Total interconnect delay = 1.148 ns ( 39.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.780ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_address_reg3 memAddr\[3\] Clock 4.920 ns memory " "Info: tsu for memory \"altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_address_reg3\" (data pin = \"memAddr\[3\]\", clock pin = \"Clock\") is 4.920 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.801 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns memAddr\[3\] 1 PIN PIN_AB6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB6; Fanout = 2; PIN Node = 'memAddr\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memAddr[3] } "NODE_NAME" } } { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.769 ns) + CELL(0.159 ns) 7.801 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_address_reg3 2 MEM M4K_X17_Y19 0 " "Info: 2: + IC(6.769 ns) + CELL(0.159 ns) = 7.801 ns; Loc. = M4K_X17_Y19; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { memAddr[3] altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.032 ns ( 13.23 % ) " "Info: Total cell delay = 1.032 ns ( 13.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.769 ns ( 86.77 % ) " "Info: Total interconnect delay = 6.769 ns ( 86.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.801 ns" { memAddr[3] altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.801 ns" { memAddr[3] {} memAddr[3]~combout {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 6.769ns } { 0.000ns 0.873ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.921 ns - Shortest memory " "Info: - Shortest clock path from clock \"Clock\" to destination memory is 2.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.747 ns) 2.921 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X17_Y19 0 " "Info: 3: + IC(0.910 ns) + CELL(0.747 ns) = 2.921 ns; Loc. = M4K_X17_Y19; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.70 % ) " "Info: Total cell delay = 1.773 ns ( 60.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 39.30 % ) " "Info: Total interconnect delay = 1.148 ns ( 39.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.921 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.801 ns" { memAddr[3] altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.801 ns" { memAddr[3] {} memAddr[3]~combout {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 6.769ns } { 0.000ns 0.873ns 0.159ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.921 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock oDat\[2\] altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 12.675 ns memory " "Info: tco from clock \"Clock\" to destination pin \"oDat\[2\]\" through memory \"altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" is 12.675 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.957 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to source memory is 2.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.783 ns) 2.957 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y19 8 " "Info: 3: + IC(0.910 ns) + CELL(0.783 ns) = 2.957 ns; Loc. = M4K_X17_Y19; Fanout = 8; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.18 % ) " "Info: Total cell delay = 1.809 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 38.82 % ) " "Info: Total interconnect delay = 1.148 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.484 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y19; Fanout = 8; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a2 2 MEM M4K_X17_Y19 1 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(2.820 ns) 9.484 ns oDat\[2\] 3 PIN PIN_H16 0 " "Info: 3: + IC(3.290 ns) + CELL(2.820 ns) = 9.484 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'oDat\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2 oDat[2] } "NODE_NAME" } } { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.194 ns ( 65.31 % ) " "Info: Total cell delay = 6.194 ns ( 65.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.290 ns ( 34.69 % ) " "Info: Total interconnect delay = 3.290 ns ( 34.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.484 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2 oDat[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.484 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2 {} oDat[2] {} } { 0.000ns 0.000ns 3.290ns } { 0.000ns 3.374ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.484 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2 oDat[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.484 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2 {} oDat[2] {} } { 0.000ns 0.000ns 3.290ns } { 0.000ns 3.374ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg4 iDat\[4\] Clock -3.502 ns memory " "Info: th for memory \"altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg4\" (data pin = \"iDat\[4\]\", clock pin = \"Clock\") is -3.502 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.920 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to destination memory is 2.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.746 ns) 2.920 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg4 3 MEM M4K_X17_Y19 1 " "Info: 3: + IC(0.910 ns) + CELL(0.746 ns) = 2.920 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 60.68 % ) " "Info: Total cell delay = 1.772 ns ( 60.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 39.32 % ) " "Info: Total interconnect delay = 1.148 ns ( 39.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.672 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns iDat\[4\] 1 PIN PIN_H3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H3; Fanout = 1; PIN Node = 'iDat\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iDat[4] } "NODE_NAME" } } { "MemoryRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/MemoryRam.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.691 ns) + CELL(0.117 ns) 6.672 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg4 2 MEM M4K_X17_Y19 1 " "Info: 2: + IC(5.691 ns) + CELL(0.117 ns) = 6.672 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.808 ns" { iDat[4] altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/MemoryRam/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.981 ns ( 14.70 % ) " "Info: Total cell delay = 0.981 ns ( 14.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.691 ns ( 85.30 % ) " "Info: Total interconnect delay = 5.691 ns ( 85.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.672 ns" { iDat[4] altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.672 ns" { iDat[4] {} iDat[4]~combout {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 5.691ns } { 0.000ns 0.864ns 0.117ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.672 ns" { iDat[4] altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.672 ns" { iDat[4] {} iDat[4]~combout {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 5.691ns } { 0.000ns 0.864ns 0.117ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 17:01:15 2015 " "Info: Processing ended: Tue Nov 24 17:01:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
