

================================================================
== Vivado HLS Report for 'Padding'
================================================================
* Date:           Mon Jan  7 16:14:02 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.015|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  105|  105|  105|  105|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  104|  104|        26|          -|          -|     4|    no    |
        | + Loop 1.1      |   24|   24|         6|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |    4|    4|         2|          -|          -|     2|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 6 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %.loopexit" [CNN/conv.hpp:44]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%p_x_assign = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%p_x_assign_cast6 = zext i3 %p_x_assign to i5" [CNN/conv.hpp:44]   --->   Operation 9 'zext' 'p_x_assign_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 10 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %p_x_assign, -4" [CNN/conv.hpp:44]   --->   Operation 11 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.65ns)   --->   "%i = add i3 %p_x_assign, 1" [CNN/conv.hpp:44]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %5, label %.preheader6.preheader" [CNN/conv.hpp:44]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.13ns)   --->   "%tmp_s = icmp eq i3 %p_x_assign, 0" [CNN/conv.hpp:50]   --->   Operation 14 'icmp' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.13ns)   --->   "%p_not = icmp ugt i3 %p_x_assign, 2" [CNN/conv.hpp:50]   --->   Operation 15 'icmp' 'p_not' <Predicate = (!exitcond2)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader6" [CNN/conv.hpp:46]   --->   Operation 16 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [CNN/conv.hpp:61]   --->   Operation 17 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%p_y_assign = phi i3 [ 0, %.preheader6.preheader ], [ %j, %.preheader6.loopexit ]"   --->   Operation 18 'phi' 'p_y_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 19 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %p_y_assign, -4" [CNN/conv.hpp:46]   --->   Operation 20 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (1.65ns)   --->   "%j = add i3 %p_y_assign, 1" [CNN/conv.hpp:46]   --->   Operation 21 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [CNN/conv.hpp:46]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.13ns)   --->   "%tmp_9 = icmp eq i3 %p_y_assign, 0" [CNN/conv.hpp:50]   --->   Operation 23 'icmp' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.13ns)   --->   "%p_not1 = icmp ugt i3 %p_y_assign, 2" [CNN/conv.hpp:50]   --->   Operation 24 'icmp' 'p_not1' <Predicate = (!exitcond1)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%tmp = or i1 %tmp_s, %tmp_9" [CNN/conv.hpp:50]   --->   Operation 25 'or' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%tmp1 = or i1 %p_not, %p_not1" [CNN/conv.hpp:50]   --->   Operation 26 'or' 'tmp1' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%brmerge2 = or i1 %tmp1, %tmp" [CNN/conv.hpp:50]   --->   Operation 27 'or' 'brmerge2' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i3 %p_y_assign to i2" [CNN/conv.hpp:46]   --->   Operation 28 'trunc' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_28 = shl i3 %p_y_assign, 1" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:52]   --->   Operation 29 'shl' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.65ns) (out node of the LUT)   --->   "%tmp3 = add i3 %tmp_28, %p_x_assign" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:52]   --->   Operation 30 'add' 'tmp3' <Predicate = (!exitcond1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader" [CNN/conv.hpp:48]   --->   Operation 31 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 32 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.01>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_z_assign = phi i2 [ %c, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 33 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 34 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %p_z_assign, -2" [CNN/conv.hpp:48]   --->   Operation 35 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.56ns)   --->   "%c = add i2 %p_z_assign, 1" [CNN/conv.hpp:48]   --->   Operation 36 'add' 'c' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader6.loopexit, label %1" [CNN/conv.hpp:48]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i2 %p_z_assign to i1" [CNN/conv.hpp:48]   --->   Operation 38 'trunc' 'tmp_29' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp2 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2(i1 %tmp_29, i2 %tmp_27, i2 0)" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:56]   --->   Operation 39 'bitconcatenate' 'tmp2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.78ns)   --->   "%tmp_10 = add i5 %p_x_assign_cast6, %tmp2" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:56]   --->   Operation 40 'add' 'tmp_10' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_11 = zext i5 %tmp_10 to i64" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:56]   --->   Operation 41 'zext' 'tmp_11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %brmerge2, label %3, label %2" [CNN/conv.hpp:50]   --->   Operation 42 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_12 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_29, i2 0)" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:52]   --->   Operation 43 'bitconcatenate' 'tmp_12' <Predicate = (!exitcond & !brmerge2)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i3 %tmp_12, -3" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:52]   --->   Operation 44 'add' 'tmp4' <Predicate = (!exitcond & !brmerge2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%tmp_13 = add i3 %tmp4, %tmp3" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:52]   --->   Operation 45 'add' 'tmp_13' <Predicate = (!exitcond & !brmerge2)> <Delay = 2.69> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_14 = zext i3 %tmp_13 to i64" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:52]   --->   Operation 46 'zext' 'tmp_14' <Predicate = (!exitcond & !brmerge2)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%conv_layer1_input_da = getelementptr [8 x i16]* %conv_layer1_2_2_2_1_2_2_2_input_data_V, i64 0, i64 %tmp_14" [CNN/conv.hpp:52]   --->   Operation 47 'getelementptr' 'conv_layer1_input_da' <Predicate = (!exitcond & !brmerge2)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (2.32ns)   --->   "%conv_layer1_input_da_1 = load i16* %conv_layer1_input_da, align 2" [CNN/conv.hpp:52]   --->   Operation 48 'load' 'conv_layer1_input_da_1' <Predicate = (!exitcond & !brmerge2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%padd_out_data_V_addr = getelementptr [32 x i16]* %padd_out_data_V, i64 0, i64 %tmp_11" [CNN/conv.hpp:56]   --->   Operation 49 'getelementptr' 'padd_out_data_V_addr' <Predicate = (!exitcond & brmerge2)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.32ns)   --->   "store i16 0, i16* %padd_out_data_V_addr, align 2" [CNN/conv.hpp:56]   --->   Operation 50 'store' <Predicate = (!exitcond & brmerge2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 51 'br' <Predicate = (!exitcond & brmerge2)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 52 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 53 [1/2] (2.32ns)   --->   "%conv_layer1_input_da_1 = load i16* %conv_layer1_input_da, align 2" [CNN/conv.hpp:52]   --->   Operation 53 'load' 'conv_layer1_input_da_1' <Predicate = (!brmerge2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%padd_out_data_V_addr_1 = getelementptr [32 x i16]* %padd_out_data_V, i64 0, i64 %tmp_11" [CNN/conv.hpp:52]   --->   Operation 54 'getelementptr' 'padd_out_data_V_addr_1' <Predicate = (!brmerge2)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (2.32ns)   --->   "store i16 %conv_layer1_input_da_1, i16* %padd_out_data_V_addr_1, align 2" [CNN/conv.hpp:52]   --->   Operation 55 'store' <Predicate = (!brmerge2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %4" [CNN/conv.hpp:53]   --->   Operation 56 'br' <Predicate = (!brmerge2)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader" [CNN/conv.hpp:48]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_layer1_2_2_2_1_2_2_2_input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ padd_out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (specmemcore      ) [ 000000]
StgValue_7             (br               ) [ 011111]
p_x_assign             (phi              ) [ 001111]
p_x_assign_cast6       (zext             ) [ 000111]
empty_100              (speclooptripcount) [ 000000]
exitcond2              (icmp             ) [ 001111]
i                      (add              ) [ 011111]
StgValue_13            (br               ) [ 000000]
tmp_s                  (icmp             ) [ 000111]
p_not                  (icmp             ) [ 000111]
StgValue_16            (br               ) [ 001111]
StgValue_17            (ret              ) [ 000000]
p_y_assign             (phi              ) [ 000100]
empty_101              (speclooptripcount) [ 000000]
exitcond1              (icmp             ) [ 001111]
j                      (add              ) [ 001111]
StgValue_22            (br               ) [ 000000]
tmp_9                  (icmp             ) [ 000000]
p_not1                 (icmp             ) [ 000000]
tmp                    (or               ) [ 000000]
tmp1                   (or               ) [ 000000]
brmerge2               (or               ) [ 000011]
tmp_27                 (trunc            ) [ 000011]
tmp_28                 (shl              ) [ 000000]
tmp3                   (add              ) [ 000011]
StgValue_31            (br               ) [ 001111]
StgValue_32            (br               ) [ 011111]
p_z_assign             (phi              ) [ 000010]
empty_102              (speclooptripcount) [ 000000]
exitcond               (icmp             ) [ 001111]
c                      (add              ) [ 001111]
StgValue_37            (br               ) [ 000000]
tmp_29                 (trunc            ) [ 000000]
tmp2                   (bitconcatenate   ) [ 000000]
tmp_10                 (add              ) [ 000000]
tmp_11                 (zext             ) [ 000001]
StgValue_42            (br               ) [ 000000]
tmp_12                 (bitconcatenate   ) [ 000000]
tmp4                   (add              ) [ 000000]
tmp_13                 (add              ) [ 000000]
tmp_14                 (zext             ) [ 000000]
conv_layer1_input_da   (getelementptr    ) [ 000001]
padd_out_data_V_addr   (getelementptr    ) [ 000000]
StgValue_50            (store            ) [ 000000]
StgValue_51            (br               ) [ 000000]
StgValue_52            (br               ) [ 001111]
conv_layer1_input_da_1 (load             ) [ 000000]
padd_out_data_V_addr_1 (getelementptr    ) [ 000000]
StgValue_55            (store            ) [ 000000]
StgValue_56            (br               ) [ 000000]
StgValue_57            (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_layer1_2_2_2_1_2_2_2_input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_2_2_2_1_2_2_2_input_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="padd_out_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padd_out_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="conv_layer1_input_da_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="3" slack="0"/>
<pin id="46" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer1_input_da/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="3" slack="0"/>
<pin id="51" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_layer1_input_da_1/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="padd_out_data_V_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="16" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="5" slack="0"/>
<pin id="59" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="padd_out_data_V_addr/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/4 StgValue_55/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="padd_out_data_V_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="5" slack="1"/>
<pin id="73" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="padd_out_data_V_addr_1/5 "/>
</bind>
</comp>

<comp id="78" class="1005" name="p_x_assign_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="1"/>
<pin id="80" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_x_assign_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="p_y_assign_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="1"/>
<pin id="92" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_y_assign (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_y_assign_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_y_assign/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="p_z_assign_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="1"/>
<pin id="103" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_z_assign (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="p_z_assign_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_z_assign/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_x_assign_cast6_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_x_assign_cast6/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exitcond2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_not_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="exitcond1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_9_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_not1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="3" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="brmerge2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge2/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_27_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_28_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="3" slack="1"/>
<pin id="193" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="exitcond_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="c_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_29_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="2" slack="1"/>
<pin id="216" dir="0" index="3" bw="1" slack="0"/>
<pin id="217" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_10_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="2"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_11_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_12_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_13_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="1"/>
<pin id="248" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_14_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="255" class="1005" name="p_x_assign_cast6_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="2"/>
<pin id="257" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="p_x_assign_cast6 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_s_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_not_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_not "/>
</bind>
</comp>

<comp id="281" class="1005" name="j_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="286" class="1005" name="brmerge2_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_27_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="1"/>
<pin id="292" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp3_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="1"/>
<pin id="297" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="303" class="1005" name="c_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_11_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="313" class="1005" name="conv_layer1_input_da_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="1"/>
<pin id="315" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer1_input_da "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="38" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="38" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="68"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="49" pin="3"/><net_sink comp="62" pin=1"/></net>

<net id="77"><net_src comp="69" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="82" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="115"><net_src comp="82" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="82" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="82" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="82" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="82" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="94" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="94" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="94" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="94" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="152" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="158" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="169" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="164" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="94" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="94" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="78" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="105" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="105" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="105" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="225"><net_src comp="212" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="221" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="208" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="258"><net_src comp="112" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="266"><net_src comp="122" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="271"><net_src comp="128" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="276"><net_src comp="134" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="284"><net_src comp="146" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="289"><net_src comp="174" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="180" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="298"><net_src comp="190" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="306"><net_src comp="202" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="311"><net_src comp="226" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="316"><net_src comp="42" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="49" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: padd_out_data_V | {4 5 }
 - Input state : 
	Port: Padding : conv_layer1_2_2_2_1_2_2_2_input_data_V | {4 5 }
  - Chain level:
	State 1
	State 2
		p_x_assign_cast6 : 1
		exitcond2 : 1
		i : 1
		StgValue_13 : 2
		tmp_s : 1
		p_not : 1
	State 3
		exitcond1 : 1
		j : 1
		StgValue_22 : 2
		tmp_9 : 1
		p_not1 : 1
		tmp : 2
		tmp1 : 2
		brmerge2 : 2
		tmp_27 : 1
		tmp_28 : 1
		tmp3 : 1
	State 4
		exitcond : 1
		c : 1
		StgValue_37 : 2
		tmp_29 : 1
		tmp2 : 2
		tmp_10 : 3
		tmp_11 : 4
		tmp_12 : 2
		tmp4 : 3
		tmp_13 : 4
		tmp_14 : 5
		conv_layer1_input_da : 6
		conv_layer1_input_da_1 : 7
		padd_out_data_V_addr : 5
		StgValue_50 : 6
	State 5
		StgValue_55 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |         i_fu_122        |    0    |    12   |
|          |         j_fu_146        |    0    |    12   |
|          |       tmp3_fu_190       |    0    |    12   |
|    add   |         c_fu_202        |    0    |    10   |
|          |      tmp_10_fu_221      |    0    |    15   |
|          |       tmp4_fu_239       |    0    |    5    |
|          |      tmp_13_fu_245      |    0    |    5    |
|----------|-------------------------|---------|---------|
|          |     exitcond2_fu_116    |    0    |    9    |
|          |       tmp_s_fu_128      |    0    |    9    |
|          |       p_not_fu_134      |    0    |    9    |
|   icmp   |     exitcond1_fu_140    |    0    |    9    |
|          |       tmp_9_fu_152      |    0    |    9    |
|          |      p_not1_fu_158      |    0    |    9    |
|          |     exitcond_fu_196     |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_164       |    0    |    2    |
|    or    |       tmp1_fu_169       |    0    |    2    |
|          |     brmerge2_fu_174     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          | p_x_assign_cast6_fu_112 |    0    |    0    |
|   zext   |      tmp_11_fu_226      |    0    |    0    |
|          |      tmp_14_fu_250      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |      tmp_27_fu_180      |    0    |    0    |
|          |      tmp_29_fu_208      |    0    |    0    |
|----------|-------------------------|---------|---------|
|    shl   |      tmp_28_fu_184      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp2_fu_212       |    0    |    0    |
|          |      tmp_12_fu_231      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   139   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      brmerge2_reg_286      |    1   |
|          c_reg_303         |    2   |
|conv_layer1_input_da_reg_313|    3   |
|          i_reg_263         |    3   |
|          j_reg_281         |    3   |
|        p_not_reg_273       |    1   |
|  p_x_assign_cast6_reg_255  |    5   |
|      p_x_assign_reg_78     |    3   |
|      p_y_assign_reg_90     |    3   |
|     p_z_assign_reg_101     |    2   |
|        tmp3_reg_295        |    3   |
|       tmp_11_reg_308       |   64   |
|       tmp_27_reg_290       |    2   |
|        tmp_s_reg_268       |    1   |
+----------------------------+--------+
|            Total           |   96   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_49 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_62 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_62 |  p1  |   2  |  16  |   32   ||    9    |
| p_x_assign_reg_78 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   54   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   139  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   96   |   175  |
+-----------+--------+--------+--------+
