Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul  3 14:59:29 2019
| Host         : SARM running 64-bit major release  (build 9200)
| Command      : report_utilization -file MultiCycleCPU_utilization_synth.rpt -pb MultiCycleCPU_utilization_synth.pb
| Design       : MultiCycleCPU
| Device       : xcku3pffva676-2L
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  |  521 |     0 |    162720 |  0.32 |
|   LUT as Logic             |  441 |     0 |    162720 |  0.27 |
|   LUT as Memory            |   80 |     0 |     99840 |  0.08 |
|     LUT as Distributed RAM |   80 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| CLB Registers              |  202 |     0 |    325440 |  0.06 |
|   Register as Flip Flop    |  201 |     0 |    325440 |  0.06 |
|   Register as Latch        |    1 |     0 |    325440 | <0.01 |
| CARRY8                     |   14 |     0 |     27120 |  0.05 |
| F7 Muxes                   |    1 |     0 |    108480 | <0.01 |
| F8 Muxes                   |    0 |     0 |     54240 |  0.00 |
| F9 Muxes                   |    0 |     0 |     27120 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 1     |          Yes |           - |        Reset |
| 3     |          Yes |         Set |            - |
| 198   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       360 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       360 |  0.00 |
|   RAMB18       |    0 |     0 |       720 |  0.00 |
| URAM           |    0 |     0 |        48 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1368 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   38 |     0 |       256 | 14.84 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       256 |  0.39 |
|   BUFGCE             |    1 |     0 |       112 |  0.89 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  198 |            Register |
| LUT5     |  163 |                 CLB |
| LUT6     |  144 |                 CLB |
| RAMD32   |   84 |                 CLB |
| LUT4     |   77 |                 CLB |
| RAMS32   |   44 |                 CLB |
| LUT3     |   41 |                 CLB |
| OBUF     |   35 |                 I/O |
| LUT2     |   33 |                 CLB |
| CARRY8   |   14 |                 CLB |
| FDSE     |    3 |            Register |
| INBUF    |    2 |                 I/O |
| IBUFCTRL |    2 |              Others |
| OBUFT    |    1 |                 I/O |
| MUXF7    |    1 |                 CLB |
| LUT1     |    1 |                 CLB |
| LDCE     |    1 |            Register |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


