;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 172, @211
	JMZ -7, @-20
	MOV -7, <729
	SUB @127, 104
	SUB @127, 104
	JMN 721, 112
	CMP -207, <-120
	ADD 30, 9
	ADD 30, 9
	SUB @0, @2
	SUB @127, 104
	SUB @121, 103
	SUB @127, 104
	CMP @127, 104
	JMZ -7, @-20
	CMP -207, <-120
	DJN -1, @-20
	SUB @121, 103
	JMN <127, 106
	CMP 12, @13
	SPL 0, <402
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #127, 174
	SPL 0, #2
	SUB @181, 103
	SLT 10, 9
	SUB @121, 103
	MOV -1, <-20
	JMZ -7, @-20
	ADD 10, 9
	MOV -7, <-29
	ADD 210, 30
	CMP -267, <-120
	SUB @121, 130
	JMZ -7, @-20
	JMZ -7, @-20
	DJN -1, @-20
	SLT -1, <-60
	SUB @121, 103
	DJN -1, @-20
	SPL 0, <402
	ADD 270, 60
	MOV -1, <-20
