# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ADCControl.srcs/sources_1/imports/new/pulse_train_gen_active_out.vhd" \

# Do not sort compile order
nosort
