From 192f9f15c8e40775b084730e73f0c3e868e38bd0 Mon Sep 17 00:00:00 2001
From: Zhao Qiang <B45475@freescale.com>
Date: Tue, 22 Jul 2014 10:02:36 +0800
Subject: [PATCH 218/255] qe-uart: add qe-uart node into ls1021a-twr.dts

Signed-off-by: Zhao Qiang <B45475@freescale.com>
[Kevin: Original patch taken from
LS1021A-SDK-V1.1-ARM-SOURCE-20140815-yocto.iso]
Signed-off-by: Kevin Hao <kexin.hao@windriver.com>
---
 arch/arm/boot/dts/ls1021a-twr.dts | 37 +++++++++++++++++++++++++++++++++++++
 1 file changed, 37 insertions(+)

diff --git a/arch/arm/boot/dts/ls1021a-twr.dts b/arch/arm/boot/dts/ls1021a-twr.dts
index 99fe2fa..f01d103 100644
--- a/arch/arm/boot/dts/ls1021a-twr.dts
+++ b/arch/arm/boot/dts/ls1021a-twr.dts
@@ -198,6 +198,43 @@
 	status = "okay";
 };
 
+&uqe {
+	ranges = <0x0 0x0 0x2400000 0x40000>;
+	reg = <0x0 0x2400000 0x0 0x480>;
+	brg-frequency = <100000000>;
+	bus-frequency = <200000000>;
+
+	si1: si@700 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "fsl,qe-si";
+		reg = <0x700 0x80>;
+	};
+
+	siram1: siram@1000 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "fsl,qe-siram";
+		reg = <0x1000 0x800>;
+	};
+
+	serial: ucc@2000 {
+		device_type = "serial";
+		compatible = "ucc_uart";
+		port-number = <0>;
+		rx-clock-name = "brg1";
+		tx-clock-name = "brg1";
+	};
+
+	serialqe1: ucc@2200 {
+		device_type = "serial";
+		compatible = "ucc_uart";
+		port-number = <1>;
+		rx-clock-name = "brg2";
+		tx-clock-name = "brg2";
+	};
+};
+
 &mdio0 {
 	phy0: ethernet-phy@0 {
 		reg = <0x0>;
-- 
2.0.2

