{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604566327966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604566327976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 14:22:07 2020 " "Processing started: Thu Nov 05 14:22:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604566327976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604566327976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ass52 -c ass52 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ass52 -c ass52" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604566327976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604566329301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604566329301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ass52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ass52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ass52-controller_add_subtract_shift " "Found design unit 1: ass52-controller_add_subtract_shift" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604566344637 ""} { "Info" "ISGN_ENTITY_NAME" "1 ass52 " "Found entity 1: ass52" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604566344637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604566344637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ass52 " "Elaborating entity \"ass52\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604566344735 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mpr ass52.vhd(38) " "VHDL Process Statement warning at ass52.vhd(38): signal \"mpr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604566344737 "|ass52"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "toggle_location ass52.vhd(14) " "VHDL Process Statement warning at ass52.vhd(14): inferring latch(es) for signal or variable \"toggle_location\", which holds its previous value in one or more paths through the process" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604566344737 "|ass52"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_add ass52.vhd(14) " "VHDL Process Statement warning at ass52.vhd(14): inferring latch(es) for signal or variable \"sig_add\", which holds its previous value in one or more paths through the process" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604566344738 "|ass52"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_sub ass52.vhd(14) " "VHDL Process Statement warning at ass52.vhd(14): inferring latch(es) for signal or variable \"sig_sub\", which holds its previous value in one or more paths through the process" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604566344738 "|ass52"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_sub ass52.vhd(14) " "Inferred latch for \"sig_sub\" at ass52.vhd(14)" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604566344739 "|ass52"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_add ass52.vhd(14) " "Inferred latch for \"sig_add\" at ass52.vhd(14)" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604566344739 "|ass52"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toggle_location\[0\] ass52.vhd(14) " "Inferred latch for \"toggle_location\[0\]\" at ass52.vhd(14)" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604566344739 "|ass52"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toggle_location\[1\] ass52.vhd(14) " "Inferred latch for \"toggle_location\[1\]\" at ass52.vhd(14)" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604566344739 "|ass52"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toggle_location\[2\] ass52.vhd(14) " "Inferred latch for \"toggle_location\[2\]\" at ass52.vhd(14)" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604566344739 "|ass52"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toggle_location\[3\] ass52.vhd(14) " "Inferred latch for \"toggle_location\[3\]\" at ass52.vhd(14)" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604566344740 "|ass52"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "toggle_location\[0\]\$latch " "Latch toggle_location\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[0\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[0\]" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604566345766 ""}  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604566345766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "toggle_location\[1\]\$latch " "Latch toggle_location\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[1\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[1\]" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604566345766 ""}  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604566345766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "toggle_location\[2\]\$latch " "Latch toggle_location\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[2\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[2\]" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604566345766 ""}  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604566345766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "toggle_location\[3\]\$latch " "Latch toggle_location\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[3\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[3\]" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604566345766 ""}  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604566345766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_add\$latch " "Latch sig_add\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mpr\[7\] " "Ports D and ENA on the latch are fed by the same signal mpr\[7\]" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604566345767 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR prev_toggle_location\[0\] " "Ports ENA and CLR on the latch are fed by the same signal prev_toggle_location\[0\]" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604566345767 ""}  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604566345767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_sub\$latch " "Latch sig_sub\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[0\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[0\]" {  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604566345767 ""}  } { { "ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604566345767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604566346063 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604566347172 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604566347172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604566347319 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604566347319 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604566347319 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604566347319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604566347382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 14:22:27 2020 " "Processing ended: Thu Nov 05 14:22:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604566347382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604566347382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604566347382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604566347382 ""}
