#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Feb 17 12:44:23 2026
# Process ID         : 20652
# Current directory  : C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/impl_1
# Command line       : vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file           : C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/impl_1/system_wrapper.vdi
# Journal file       : C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/impl_1\vivado.jou
# Running On         : DESKTOP-NPTK7VQ
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-1235U
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 8259 MB
# Swap memory        : 12884 MB
# Total Virtual      : 21144 MB
# Available Virtual  : 4359 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 524.402 ; gain = 221.273
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.cache/ip 
Command: link_design -top system_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_smc_3/system_axi_smc_3.dcp' for cell 'system_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/system_conv2d_0_10.dcp' for cell 'system_i/conv2d_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_processing_system7_0_2/system_processing_system7_0_2.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_3/system_rst_ps7_0_100M_3.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_xbar_2/system_axi_mem_intercon_imp_xbar_2.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0.dcp' for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_us_0/system_axi_mem_intercon_imp_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_us_1/system_axi_mem_intercon_imp_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_us_2/system_axi_mem_intercon_imp_auto_us_2.dcp' for cell 'system_i/axi_mem_intercon/s02_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.378 . Memory (MB): peak = 885.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 606 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_processing_system7_0_2/system_processing_system7_0_2.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_processing_system7_0_2/system_processing_system7_0_2.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_smc_3/bd_0/ip/ip_1/bd_45a3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_smc_3/bd_0/ip/ip_1/bd_45a3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_smc_3/smartconnect.xdc] for cell 'system_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_smc_3/smartconnect.xdc] for cell 'system_i/axi_smc/inst'
Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_3/system_rst_ps7_0_100M_3_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_3/system_rst_ps7_0_100M_3_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_us_0/system_axi_mem_intercon_imp_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_us_0/system_axi_mem_intercon_imp_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_us_1/system_axi_mem_intercon_imp_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_us_1/system_axi_mem_intercon_imp_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_us_2/system_axi_mem_intercon_imp_auto_us_2_clocks.xdc] for cell 'system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_us_2/system_axi_mem_intercon_imp_auto_us_2_clocks.xdc] for cell 'system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Project 1-1714] 21 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1591.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1591.645 ; gain = 1015.090
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.595 . Memory (MB): peak = 1591.645 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c5c09ae3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.614 . Memory (MB): peak = 1591.645 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1c5c09ae3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2031.445 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1c5c09ae3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2031.445 ; gain = 0.000
Phase 1 Initialization | Checksum: 1c5c09ae3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2031.445 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 1c5c09ae3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2031.445 ; gain = 0.000

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 1c5c09ae3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.368 . Memory (MB): peak = 2031.445 ; gain = 0.000

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: 1c5c09ae3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.386 . Memory (MB): peak = 2031.445 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1c5c09ae3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.389 . Memory (MB): peak = 2031.445 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 10 inverters resulting in an inversion of 64 pins
INFO: [Opt 31-138] Pushed 12 inverter(s) to 44 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1bb1f8920

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.755 . Memory (MB): peak = 2031.445 ; gain = 0.000
Retarget | Checksum: 1bb1f8920
INFO: [Opt 31-389] Phase Retarget created 37 cells and removed 92 cells
INFO: [Opt 31-1021] In phase Retarget, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 13 load pin(s).
Phase 4 Constant propagation | Checksum: 1715b591b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2031.445 ; gain = 0.000
Constant propagation | Checksum: 1715b591b
INFO: [Opt 31-389] Phase Constant propagation created 471 cells and removed 1151 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2031.445 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2031.445 ; gain = 0.000
Phase 5 Sweep | Checksum: 240b7306a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.445 ; gain = 0.000
Sweep | Checksum: 240b7306a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 273 cells
INFO: [Opt 31-1021] In phase Sweep, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 240b7306a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.445 ; gain = 0.000
BUFG optimization | Checksum: 240b7306a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 240b7306a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.445 ; gain = 0.000
Shift Register Optimization | Checksum: 240b7306a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 18fbf38aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.445 ; gain = 0.000
Post Processing Netlist | Checksum: 18fbf38aa
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: fe18552f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2031.445 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2031.445 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: fe18552f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2031.445 ; gain = 0.000
Phase 9 Finalization | Checksum: fe18552f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2031.445 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              37  |              92  |                                             50  |
|  Constant propagation         |             471  |            1151  |                                             50  |
|  Sweep                        |               0  |             273  |                                            127  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             56  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fe18552f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2031.445 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 1a0487c49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2059.008 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a0487c49

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2059.008 ; gain = 27.562

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a0487c49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2059.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2059.008 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2059.008 ; gain = 467.363
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.008 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2059.008 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2059.008 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2059.008 ; gain = 0.000
Wrote PlaceStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2059.008 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2059.008 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2059.008 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.155 . Memory (MB): peak = 2059.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2059.008 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: be8e1504

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2059.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 73fbcdd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ae2735da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ae2735da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.008 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ae2735da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1af0d7440

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 113ef28e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 113ef28e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: dffaf5af

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: ed734e85

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 623 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 252 nets or LUTs. Breaked 0 LUT, combined 252 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2059.008 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            252  |                   252  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            252  |                   252  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 12c10f08f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2059.008 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1c46bedff

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2059.008 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c46bedff

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 206959fd6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19a2b4bd7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fd4505a1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16ee43df2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d4f28769

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13809c1df

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b0ef4195

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e453a3af

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2059.008 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e453a3af

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 92b20e9c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.670 | TNS=-16.779 |
Phase 1 Physical Synthesis Initialization | Checksum: b95f32c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 2059.008 ; gain = 0.000
INFO: [Place 46-33] Processed net system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: aa40be69

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.504 . Memory (MB): peak = 2059.008 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 92b20e9c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.521. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ca5a8f22

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2059.008 ; gain = 0.000

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2059.008 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: ca5a8f22

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ca5a8f22

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ca5a8f22

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2059.008 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: ca5a8f22

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2059.008 ; gain = 0.000

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2059.008 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16e91720c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2059.008 ; gain = 0.000
Ending Placer Task | Checksum: e6cadb70

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2059.008 ; gain = 0.000
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:49 . Memory (MB): peak = 2059.008 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.159 . Memory (MB): peak = 2059.008 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2059.008 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.008 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.008 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2059.008 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2059.008 ; gain = 0.000
Wrote PlaceStorage: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.008 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2059.008 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2059.008 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2059.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/impl_1/system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2059.008 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.521 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2059.008 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.008 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2059.008 ; gain = 0.000
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2059.008 ; gain = 0.000
Wrote PlaceStorage: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.008 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2059.008 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2059.008 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 35dc1754 ConstDB: 0 ShapeSum: 9af5512c RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 7dfe2ece | NumContArr: 4b204f33 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70733b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70733b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2059.008 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70733b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2059.008 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20c06dff5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2061.195 ; gain = 2.188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.931  | TNS=0.000  | WHS=-0.211 | THS=-187.972|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2b068e612

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2088.770 ; gain = 29.762

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15759
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15759
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2772d4bf9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2088.770 ; gain = 29.762

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2772d4bf9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2088.770 ; gain = 29.762

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23c707e80

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2088.770 ; gain = 29.762
Phase 4 Initial Routing | Checksum: 23c707e80

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2088.770 ; gain = 29.762

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1256
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.333  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2616a97ed

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2088.770 ; gain = 29.762

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.332  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 23e7d2bbc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2088.770 ; gain = 29.762
Phase 5 Rip-up And Reroute | Checksum: 23e7d2bbc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2088.770 ; gain = 29.762

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 23e7d2bbc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2088.770 ; gain = 29.762

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 23e7d2bbc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2088.770 ; gain = 29.762
Phase 6 Delay and Skew Optimization | Checksum: 23e7d2bbc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2088.770 ; gain = 29.762

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.447  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 21f42acba

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2088.770 ; gain = 29.762
Phase 7 Post Hold Fix | Checksum: 21f42acba

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2088.770 ; gain = 29.762

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.70001 %
  Global Horizontal Routing Utilization  = 3.62559 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 21f42acba

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 2088.770 ; gain = 29.762

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21f42acba

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 2088.770 ; gain = 29.762

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 239ea20d3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2088.770 ; gain = 29.762

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 239ea20d3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2088.770 ; gain = 29.762

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.447  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 239ea20d3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2088.770 ; gain = 29.762
Total Elapsed time in route_design: 42.461 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1cd8ca575

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2088.770 ; gain = 29.762
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1cd8ca575

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2088.770 ; gain = 29.762

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2088.770 ; gain = 29.762
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.770 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2088.770 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.770 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.770 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2088.770 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.416 . Memory (MB): peak = 2088.770 ; gain = 0.000
Wrote PlaceStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2088.770 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2088.770 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2088.770 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2088.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2482.578 ; gain = 393.809
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 12:47:28 2026...
