
synthesis -f "cal_shou_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar 07 21:25:39 2025


Command Line:  synthesis -f cal_shou_impl1_lattice.synproj -gui 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/IDM_download/cal_shou (searchpath added)
-p E:/Diamond_3.13/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p E:/IDM_download/cal_shou/impl1 (searchpath added)
-p E:/IDM_download/cal_shou (searchpath added)
Verilog design file = E:/IDM_download/cal_shou/impl1/source/char_ram.v
Verilog design file = E:/IDM_download/cal_shou/impl1/source/char_ram_16x32.v
Verilog design file = E:/IDM_download/cal_shou/impl1/source/control.v
Verilog design file = E:/IDM_download/cal_shou/impl1/source/lcd_init.v
Verilog design file = E:/IDM_download/cal_shou/impl1/source/lcd_show_char.v
Verilog design file = E:/IDM_download/cal_shou/impl1/source/lcd_write.v
Verilog design file = E:/IDM_download/cal_shou/impl1/source/show_string_number_ctrl.v
Verilog design file = E:/IDM_download/cal_shou/impl1/source/spi_lcd.v
Verilog design file = E:/IDM_download/cal_shou/impl1/source/calculator.v
Verilog design file = E:/IDM_download/cal_shou/impl1/source/command_parser.v
Verilog design file = E:/IDM_download/cal_shou/impl1/source/top.v
Verilog design file = E:/IDM_download/cal_shou/impl1/source/uart_rx.v
Verilog design file = E:/IDM_download/cal_shou/pll.v
NGD file = cal_shou_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/Diamond_3.13/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file e:/idm_download/cal_shou/impl1/source/char_ram.v. VERI-1482
Analyzing Verilog file e:/idm_download/cal_shou/impl1/source/char_ram_16x32.v. VERI-1482
Analyzing Verilog file e:/idm_download/cal_shou/impl1/source/control.v. VERI-1482
Analyzing Verilog file e:/idm_download/cal_shou/impl1/source/lcd_init.v. VERI-1482
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/lcd_init.v(58): " arg1="lcd_init" arg2="e:/idm_download/cal_shou/impl1/source/lcd_init.v" arg3="58"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/lcd_init.v(67): " arg1="lcd_init" arg2="e:/idm_download/cal_shou/impl1/source/lcd_init.v" arg3="67"  />
Analyzing Verilog file e:/idm_download/cal_shou/impl1/source/lcd_show_char.v. VERI-1482
Analyzing Verilog file e:/idm_download/cal_shou/impl1/source/lcd_write.v. VERI-1482
Analyzing Verilog file e:/idm_download/cal_shou/impl1/source/show_string_number_ctrl.v. VERI-1482
Analyzing Verilog file e:/idm_download/cal_shou/impl1/source/spi_lcd.v. VERI-1482
Analyzing Verilog file e:/idm_download/cal_shou/impl1/source/calculator.v. VERI-1482
Analyzing Verilog file e:/idm_download/cal_shou/impl1/source/command_parser.v. VERI-1482
Analyzing Verilog file e:/idm_download/cal_shou/impl1/source/top.v. VERI-1482
Analyzing Verilog file e:/idm_download/cal_shou/impl1/source/uart_rx.v. VERI-1482
Analyzing Verilog file e:/idm_download/cal_shou/pll.v. VERI-1482
Analyzing Verilog file E:/Diamond_3.13/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/top.v(1): " arg1="top" arg2="e:/idm_download/cal_shou/impl1/source/top.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/uart_rx.v(1): " arg1="uart_rx" arg2="e:/idm_download/cal_shou/impl1/source/uart_rx.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/command_parser.v(1): " arg1="command_parser" arg2="e:/idm_download/cal_shou/impl1/source/command_parser.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/calculator.v(1): " arg1="calculator" arg2="e:/idm_download/cal_shou/impl1/source/calculator.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/spi_lcd.v(6): " arg1="spi_lcd" arg2="e:/idm_download/cal_shou/impl1/source/spi_lcd.v" arg3="6"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/pll.v(8): " arg1="pll" arg2="e:/idm_download/cal_shou/pll.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="E:/Diamond_3.13/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="E:/Diamond_3.13/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="E:/Diamond_3.13/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): " arg1="EHXPLLJ(CLKFB_DIV=4,CLKOP_DIV=11,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE=&quot;DISABLED&quot;,CLKOS2_ENABLE=&quot;DISABLED&quot;,CLKOS3_ENABLE=&quot;DISABLED&quot;,CLKOP_CPHASE=10,CLKOS_TRIM_POL=&quot;FALLING&quot;)" arg2="E:/Diamond_3.13/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1730"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/lcd_write.v(11): " arg1="lcd_write" arg2="e:/idm_download/cal_shou/impl1/source/lcd_write.v" arg3="11"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/control.v(11): " arg1="control" arg2="e:/idm_download/cal_shou/impl1/source/control.v" arg3="11"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/lcd_init.v(17): " arg1="lcd_init" arg2="e:/idm_download/cal_shou/impl1/source/lcd_init.v" arg3="17"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/lcd_show_char.v(11): " arg1="lcd_show_char" arg2="e:/idm_download/cal_shou/impl1/source/lcd_show_char.v" arg3="11"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/char_ram.v(6): " arg1="char_ram" arg2="e:/idm_download/cal_shou/impl1/source/char_ram.v" arg3="6"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/show_string_number_ctrl.v(1): " arg1="show_string_number_ctrl" arg2="e:/idm_download/cal_shou/impl1/source/show_string_number_ctrl.v" arg3="1"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/show_string_number_ctrl.v(93): " arg1="32" arg2="7" arg3="e:/idm_download/cal_shou/impl1/source/show_string_number_ctrl.v" arg4="93"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/show_string_number_ctrl.v(100): " arg1="32" arg2="7" arg3="e:/idm_download/cal_shou/impl1/source/show_string_number_ctrl.v" arg4="100"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/show_string_number_ctrl.v(102): " arg1="32" arg2="7" arg3="e:/idm_download/cal_shou/impl1/source/show_string_number_ctrl.v" arg4="102"  />
Last elaborated design is top()
Loading NGL library 'E:/Diamond_3.13/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Diamond_3.13/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Diamond_3.13/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Diamond_3.13/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: E:/Diamond_3.13/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\uart_rx_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\parser_inst/state" arg1="gray"  />
original encoding -> new encoding (gray encoding)

 00 -> 00

 01 -> 01

 10 -> 11

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\spi_lcd_inst/lcd_write_inst/cnt1" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\spi_lcd_inst/show_string_number_ctrl_inst/cnt_ascii_num" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00000 -> 00000000000000000000000000000001

 00001 -> 00000000000000000000000000000010

 00010 -> 00000000000000000000000000000100

 00011 -> 00000000000000000000000000001000

 00100 -> 00000000000000000000000000010000

 00101 -> 00000000000000000000000000100000

 00110 -> 00000000000000000000000001000000

 00111 -> 00000000000000000000000010000000

 01000 -> 00000000000000000000000100000000

 01001 -> 00000000000000000000001000000000

 01010 -> 00000000000000000000010000000000

 01011 -> 00000000000000000000100000000000

 01100 -> 00000000000000000001000000000000

 01101 -> 00000000000000000010000000000000

 01110 -> 00000000000000000100000000000000

 01111 -> 00000000000000001000000000000000

 10000 -> 00000000000000010000000000000000

 10001 -> 00000000000000100000000000000000

 10010 -> 00000000000001000000000000000000

 10011 -> 00000000000010000000000000000000

 10100 -> 00000000000100000000000000000000

 10101 -> 00000000001000000000000000000000

 10110 -> 00000000010000000000000000000000

 10111 -> 00000000100000000000000000000000

 11000 -> 00000001000000000000000000000000

 11001 -> 00000010000000000000000000000000

 11010 -> 00000100000000000000000000000000

 11011 -> 00001000000000000000000000000000

 11100 -> 00010000000000000000000000000000

 11101 -> 00100000000000000000000000000000

 11110 -> 01000000000000000000000000000000

 11111 -> 10000000000000000000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\spi_lcd_inst/lcd_show_char_inst/cnt_set_windows" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\spi_lcd_inst/lcd_write_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0001 -> 0001

 0010 -> 0010

 0100 -> 0100

 1000 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\spi_lcd_inst/lcd_init_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000001 -> 000001

 000010 -> 000010

 000100 -> 000100

 001000 -> 001000

 010000 -> 010000

 100000 -> 100000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\spi_lcd_inst/lcd_show_char_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0001 -> 0001

 0010 -> 0010

 0100 -> 0100

 1000 -> 1000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\spi_lcd_inst/show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\spi_lcd_inst/show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\spi_lcd_inst/show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\spi_lcd_inst/show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\spi_lcd_inst/show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\spi_lcd_inst/show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\spi_lcd_inst/show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\spi_lcd_inst/show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\spi_lcd_inst/show_string_number_ctrl_inst/start_x_"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\spi_lcd_inst/show_string_number_ctrl_inst/start_x_"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\spi_lcd_inst/show_string_number_ctrl_inst/start_x_"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\spi_lcd_inst/show_string_number_ctrl_inst/start_x_"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\spi_lcd_inst/show_string_number_ctrl_inst/start_x_"  />
SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Fri Mar 07 21:25:40 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : e:/diamond_3.13/diamond/3.13/ispfpga/bin/nt64/scuba.exe -w -n mult_8u_8u -lang verilog -bb -arch xo2c00 -type dspmult -pfu_mult -widtha 8 -widthb 8 -widthp 16 -pl_stages 0 
    Circuit name     : mult_8u_8u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[7:0], B[7:0]
	Outputs      : P[15:0]
    I/O buffer       : not inserted
    EDIF output      : mult_8u_8u.edn
    Verilog output   : mult_8u_8u.v
    Verilog template : mult_8u_8u_tmpl.v
    Verilog testbench: tb_mult_8u_8u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_8u_8u.srp
    Estimated Resource Usage:
            LUT : 92

END   SCUBA Module Synthesis
Analyzing Verilog file E:/Diamond_3.13/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_8u_8u.v. VERI-1482
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/calculator.v(26): " arg1="a[7]" arg2="e:/idm_download/cal_shou/impl1/source/calculator.v" arg3="26"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="e:/idm_download/cal_shou/impl1/source/show_string_number_ctrl.v(84): " arg1="\spi_lcd_inst/show_string_number_ctrl_inst/cnt_ascii_num_FSM_i9" arg2="e:/idm_download/cal_shou/impl1/source/show_string_number_ctrl.v" arg3="84"  />
GSR instance connected to net rst_n_c.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'E:/Diamond_3.13/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Diamond_3.13/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Diamond_3.13/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Diamond_3.13/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   2350 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file cal_shou_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 300 of 4635 (6 % )
AND2 => 4
CCU2D => 149
EHXPLLJ => 1
FADD2B => 9
FD1P3AX => 91
FD1P3AY => 1
FD1P3IX => 86
FD1P3JX => 1
FD1S3AX => 39
FD1S3AY => 4
FD1S3IX => 75
FD1S3JX => 3
GSR => 1
IB => 3
L6MUX21 => 100
LUT4 => 1451
MULT2 => 6
OB => 6
PFUMX => 313
ROM128X1A => 4
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : spi_lcd_inst/pll_u1/sys_clk_50MHz, loads : 204
  Net : clk_c, loads : 98
Clock Enable Nets
Number of Clock Enables: 26
Top 10 highest fanout Clock Enables:
  Net : uart_rx_inst/clk_c_enable_60, loads : 17
  Net : spi_lcd_inst/lcd_show_char_inst/cnt_set_windows_3__N_631, loads : 16
  Net : spi_lcd_inst/lcd_write_inst/sys_clk_50MHz_enable_77, loads : 15
  Net : spi_lcd_inst/lcd_show_char_inst/sys_clk_50MHz_enable_88, loads : 12
  Net : spi_lcd_inst/lcd_show_char_inst/sys_clk_50MHz_enable_33, loads : 8
  Net : spi_lcd_inst/lcd_show_char_inst/sys_clk_50MHz_enable_39, loads : 8
  Net : uart_rx_inst/clk_c_enable_52, loads : 8
  Net : uart_rx_inst/clk_c_enable_41, loads : 8
  Net : parser_inst/clk_c_enable_42, loads : 8
  Net : spi_lcd_inst/lcd_init_inst/sys_clk_50MHz_enable_23, loads : 6
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : spi_lcd_inst/lcd_show_char_inst/rom_addr_3, loads : 504
  Net : spi_lcd_inst/lcd_show_char_inst/rom_addr_0, loads : 497
  Net : spi_lcd_inst/lcd_show_char_inst/rom_addr_4, loads : 447
  Net : spi_lcd_inst/lcd_show_char_inst/rom_addr_2, loads : 407
  Net : spi_lcd_inst/lcd_show_char_inst/rom_addr_1, loads : 382
  Net : spi_lcd_inst/lcd_show_char_inst/rom_addr_5, loads : 284
  Net : spi_lcd_inst/lcd_show_char_inst/rom_addr_6, loads : 150
  Net : spi_lcd_inst/lcd_show_char_inst/rom_addr_7, loads : 79
  Net : spi_lcd_inst/lcd_show_char_inst/rom_addr_8, loads : 40
  Net : parser_inst/operand2_0, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\spi_lcd_inst/sys_clk_50MHz]            |  200.000 MHz|   67.508 MHz|    11 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   26.326 MHz|    37 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 178.207  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.016  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "cal_shou_impl1.ngd" -o "cal_shou_impl1_map.ncd" -pr "cal_shou_impl1.prf" -mp "cal_shou_impl1.mrp" -lpf "E:/IDM_download/cal_shou/impl1/cal_shou_impl1.lpf" -lpf "E:/IDM_download/cal_shou/cal_shou.lpf"  -c 0           
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: cal_shou_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: E:/Diamond_3.13/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    300 out of  4635 (6%)
      PFU registers:          300 out of  4320 (7%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       916 out of  2160 (42%)
      SLICEs as Logic/ROM:    916 out of  2160 (42%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:        164 out of  2160 (8%)
   Number of LUT4s:        1818 out of  4320 (42%)
      Number used as logic LUTs:        1490
      Number used as distributed RAM:     0
      Number used as ripple logic:      328
      Number used as shift registers:     0
   Number of PIO sites used: 9 + 4(JTAG) out of 105 (12%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net clk_c: 55 loads, 55 rising, 0 falling (Driver: PIO clk )
     Net spi_lcd_inst/sys_clk_50MHz: 134 loads, 134 rising, 0 falling (Driver: spi_lcd_inst/pll_u1/PLLInst_0 )
   Number of Clock Enables:  26
     Net clk_c_enable_13: 4 loads, 4 LSLICEs
     Net sys_clk_50MHz_enable_6: 2 loads, 2 LSLICEs
     Net sys_clk_50MHz_enable_26: 2 loads, 2 LSLICEs
     Net clk_c_enable_20: 5 loads, 5 LSLICEs
     Net sys_clk_50MHz_enable_56: 10 loads, 10 LSLICEs
     Net cmd_valid: 4 loads, 4 LSLICEs
     Net state_5: 6 loads, 6 LSLICEs
     Net sys_clk_50MHz_enable_62: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/show_string_number_ctrl_inst/sys_clk_50MHz_enable_17: 4 loads, 4 LSLICEs
     Net spi_lcd_inst/lcd_write_inst/sys_clk_50MHz_enable_77: 8 loads, 8 LSLICEs
     Net spi_lcd_inst/lcd_write_inst/sys_clk_50MHz_enable_8: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/lcd_write_inst/sys_clk_50MHz_enable_11: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/lcd_show_char_inst/sys_clk_50MHz_enable_88: 6 loads, 6 LSLICEs
     Net spi_lcd_inst/lcd_show_char_inst/cnt_set_windows_3__N_631: 8 loads, 8 LSLICEs
     Net spi_lcd_inst/lcd_show_char_inst/sys_clk_50MHz_enable_39: 5 loads, 5 LSLICEs
     Net spi_lcd_inst/lcd_show_char_inst/sys_clk_50MHz_enable_33: 5 loads, 5 LSLICEs
     Net spi_lcd_inst/lcd_show_char_inst/sys_clk_50MHz_enable_61: 3 loads, 3 LSLICEs
     Net spi_lcd_inst/lcd_show_char_inst/sys_clk_50MHz_enable_29: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/lcd_init_inst/sys_clk_50MHz_enable_2: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/lcd_init_inst/lcd_rst_high_flag: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/lcd_init_inst/sys_clk_50MHz_enable_23: 3 loads, 3 LSLICEs
     Net parser_inst/clk_c_enable_42: 4 loads, 4 LSLICEs
     Net uart_rx_inst/clk_c_enable_41: 4 loads, 4 LSLICEs
     Net uart_rx_inst/clk_c_enable_52: 4 loads, 4 LSLICEs
     Net uart_rx_inst/clk_c_enable_60: 9 loads, 9 LSLICEs
     Net uart_rx_inst/clk_c_enable_59: 2 loads, 2 LSLICEs
   Number of LSRs:  33
     Net state_0: 1 loads, 1 LSLICEs
     Net state_2_adj_1079: 1 loads, 1 LSLICEs
     Net length_num_flag: 3 loads, 3 LSLICEs
     Net state_2: 1 loads, 1 LSLICEs
     Net n14501: 1 loads, 1 LSLICEs
     Net wr_done: 2 loads, 2 LSLICEs
     Net state_4: 10 loads, 10 LSLICEs
     Net state_5: 1 loads, 1 LSLICEs
     Net state_3_N_615_1: 2 loads, 2 LSLICEs
     Net spi_lcd_inst/show_string_number_ctrl_inst/n16993: 2 loads, 2 LSLICEs
     Net spi_lcd_inst/show_string_number_ctrl_inst/n2147: 6 loads, 6 LSLICEs
     Net spi_lcd_inst/show_string_number_ctrl_inst/cnt_ascii_num_4__N_770: 5 loads, 5 LSLICEs
     Net spi_lcd_inst/show_string_number_ctrl_inst/n747: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/show_string_number_ctrl_inst/n7085: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/state_3: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/lcd_write_inst/state_0: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/lcd_write_inst/state_3: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/lcd_write_inst/n17064: 3 loads, 3 LSLICEs
     Net spi_lcd_inst/lcd_write_inst/state_1: 9 loads, 9 LSLICEs
     Net spi_lcd_inst/lcd_write_inst/mosi_N_310: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/lcd_write_inst/n8387: 3 loads, 3 LSLICEs
     Net spi_lcd_inst/lcd_show_char_inst/cnt_wr_color_data_5__N_688: 4 loads, 4 LSLICEs
     Net spi_lcd_inst/lcd_show_char_inst/n8393: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/lcd_show_char_inst/n8365: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/lcd_show_char_inst/cnt_length_num_6__N_679: 4 loads, 4 LSLICEs
     Net spi_lcd_inst/lcd_show_char_inst/n7098: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/state_2_adj_1075: 4 loads, 4 LSLICEs
     Net spi_lcd_inst/lcd_init_inst/state_0: 1 loads, 1 LSLICEs
     Net spi_lcd_inst/lcd_init_inst/cnt_150ms_22__N_466: 12 loads, 12 LSLICEs
     Net uart_rx_inst/rx_d1: 1 loads, 1 LSLICEs
     Net uart_rx_inst/n8371: 8 loads, 8 LSLICEs
     Net uart_rx_inst/n8384: 2 loads, 2 LSLICEs
     Net uart_rx_inst/n1080: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net spi_lcd_inst/lcd_show_char_inst/rom_addr_3: 505 loads
     Net spi_lcd_inst/lcd_show_char_inst/rom_addr_0: 497 loads
     Net spi_lcd_inst/lcd_show_char_inst/rom_addr_4: 448 loads
     Net spi_lcd_inst/lcd_show_char_inst/rom_addr_2: 407 loads
     Net spi_lcd_inst/lcd_show_char_inst/rom_addr_1: 382 loads
     Net spi_lcd_inst/lcd_show_char_inst/rom_addr_5: 284 loads
     Net spi_lcd_inst/lcd_show_char_inst/rom_addr_6: 150 loads
     Net spi_lcd_inst/lcd_show_char_inst/rom_addr_7: 79 loads
     Net spi_lcd_inst/lcd_show_char_inst/rom_addr_8: 40 loads
     Net cnt_s2_num_2: 39 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 67 MB

Dumping design to file cal_shou_impl1_map.ncd.

ncd2vdb "cal_shou_impl1_map.ncd" ".vdbs/cal_shou_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: E:/Diamond_3.13/diamond/3.13/ispfpga.

trce -f "cal_shou_impl1.mt" -o "cal_shou_impl1.tw1" "cal_shou_impl1_map.ncd" "cal_shou_impl1.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file cal_shou_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: E:/Diamond_3.13/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Fri Mar 07 21:25:45 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o cal_shou_impl1.tw1 -gui cal_shou_impl1_map.ncd cal_shou_impl1.prf 
Design file:     cal_shou_impl1_map.ncd
Preference file: cal_shou_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 2 nets, and 7144 connections (97.88% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Fri Mar 07 21:25:45 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o cal_shou_impl1.tw1 -gui cal_shou_impl1_map.ncd cal_shou_impl1.prf 
Design file:     cal_shou_impl1_map.ncd
Preference file: cal_shou_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 2 nets, and 7292 connections (99.90% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 73 MB


mpartrce -p "cal_shou_impl1.p2t" -f "cal_shou_impl1.p3t" -tf "cal_shou_impl1.pt" "cal_shou_impl1_map.ncd" "cal_shou_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "cal_shou_impl1_map.ncd"
Fri Mar 07 21:25:45 2025

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 cal_shou_impl1_map.ncd cal_shou_impl1.dir/5_1.ncd cal_shou_impl1.prf
Preference file: cal_shou_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file cal_shou_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: E:/Diamond_3.13/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)    9+4(JTAG)/280     5% used
                   9+4(JTAG)/105     12% bonded

   SLICE            916/2160         42% used

   GSR                1/1           100% used
   PLL                1/2            50% used


Number of Signals: 1997
Number of Connections: 7299

Pin Constraint Summary:
   9 out of 9 pins locked (100% locked).

