module module_0 (
    input logic id_1,
    input logic [id_1 : id_1] id_2,
    output [id_1 : id_1] id_3,
    inout logic id_4,
    input logic [id_3 : id_1] id_5,
    input id_6,
    input logic id_7,
    output logic id_8,
    output [id_6 : 1 'b0] id_9,
    output id_10,
    input id_11,
    output id_12,
    output id_13,
    input logic [id_10 : id_12] id_14,
    output id_15
);
  id_16 id_17 (
      .id_3 (1'h0),
      .id_6 (id_5),
      .id_14(id_5)
  );
  assign id_13 = id_10;
  id_18 id_19 (
      .id_6 (id_4),
      .id_11(id_3)
  );
endmodule
`undef pp_1
