ISim log file
Running: D:\SUT\EE\8th Semester\ASIC and FPGA Chip Design - Shabany\Project\Phase 2\Check\Test_Header\tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/SUT/EE/8th Semester/ASIC and FPGA Chip Design - Shabany/Project/Phase 2/Check/Test_Header/tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
