<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="mkdown.css" />
<title>SDPB</title></head>
<body class="markdown-body">
<h1>SDPB</h1>
<h2>Information</h2>
<p><strong>Type:</strong>  SDPB<br />
<strong>Vendor:</strong>  GOWIN Semiconductor</p>
<h2>Summary</h2>
<p>B-SRAM can be configured as Semi dual-port Block SRAM(SDPB). In this mode, the design supports different read and write data widths(port A for writing and port B for reading). It can be initialized by a memory initialization file. And also, it supports three working modes including two read modes (bypass and pipeline), and one write mode (normal). </p>
<p>In SDPB mode, the primitives SDPB and SDPX9B can be used. The primitives support multiple data widths and address depths(Depth x width): SDPB--16Kx1, 8Kx2, 4Kx4, 2Kx8, 1Kx16, 512x32; SDPX9B--2Kx9, 1Kx18, 512x36.</p>
<p>NOTE: The value of Depth*Width of port A must be the same as that of port B.</p>
<h2>Reference</h2>
<ul>
<li><a href="http://cdn.gowinsemi.com.cn/UG300.pdf">UG300</a> - Gowin Memory User Guide(CN)</li>
<li><a href="http://cdn.gowinsemi.com.cn/UG300E.pdf">UG300E</a> - Gowin Memory User Guide(EN)</li>
</ul>
</body>
</html>
