-w -d C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/deadtimr/compile -s C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/library.cfg -j C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/deadtimr/projlib.cfg -work deadtimr -O3 -e 100 -work deadtimr -2002 C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/deadtimr/src/MAIN.vhd C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/deadtimr/src/phase_controller.vhd C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/deadtimr/src/phase_controller_second.vhd C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/deadtimr/src/PI_CONTROLLER.vhd C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/deadtimr/src/PWM_GENERATOR.vhd C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/deadtimr/src/Second_Phase_Control.vhd C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/deadtimr/src/stoper.vhd C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/deadtimr/src/timer.vhd 