###############################################################
#  Generated by:      Cadence Innovus 21.38-s099_1
#  OS:                Linux x86_64(Host ID cpu10)
#  Generated on:      Thu Sep 19 23:16:03 2024
#  Design:            sram_64x4_with_rw
#  Command:           defOut -floorplan -netlist -routing ../OpenC2/dcim_macro_64x64_for_4bitx4bit/def/routed_def_file/sram_with_rw.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN sram_64x4_with_rw ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    NET StnRoutedCapScaleProp REAL ;
    NET StnRoutedResScaleProp REAL ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 6.0800 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 86.9400 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 12160 173880 ) ;

ROW CORE_ROW_0 CoreSite 0 0 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_1 CoreSite 0 2520 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_2 CoreSite 0 5040 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_3 CoreSite 0 7560 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_4 CoreSite 0 10080 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_5 CoreSite 0 12600 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_6 CoreSite 0 15120 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_7 CoreSite 0 17640 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_8 CoreSite 0 20160 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_9 CoreSite 0 22680 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_10 CoreSite 0 25200 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_11 CoreSite 0 27720 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_12 CoreSite 0 30240 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_13 CoreSite 0 32760 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_14 CoreSite 0 35280 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_15 CoreSite 0 37800 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_16 CoreSite 0 40320 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_17 CoreSite 0 42840 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_18 CoreSite 0 45360 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_19 CoreSite 0 47880 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_20 CoreSite 0 50400 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_21 CoreSite 0 52920 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_22 CoreSite 0 55440 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_23 CoreSite 0 57960 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_24 CoreSite 0 60480 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_25 CoreSite 0 63000 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_26 CoreSite 0 65520 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_27 CoreSite 0 68040 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_28 CoreSite 0 70560 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_29 CoreSite 0 73080 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_30 CoreSite 0 75600 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_31 CoreSite 0 78120 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_32 CoreSite 0 80640 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_33 CoreSite 0 83160 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_34 CoreSite 0 85680 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_35 CoreSite 0 88200 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_36 CoreSite 0 90720 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_37 CoreSite 0 93240 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_38 CoreSite 0 95760 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_39 CoreSite 0 98280 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_40 CoreSite 0 100800 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_41 CoreSite 0 103320 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_42 CoreSite 0 105840 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_43 CoreSite 0 108360 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_44 CoreSite 0 110880 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_45 CoreSite 0 113400 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_46 CoreSite 0 115920 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_47 CoreSite 0 118440 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_48 CoreSite 0 120960 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_49 CoreSite 0 123480 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_50 CoreSite 0 126000 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_51 CoreSite 0 128520 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_52 CoreSite 0 131040 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_53 CoreSite 0 133560 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_54 CoreSite 0 136080 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_55 CoreSite 0 138600 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_56 CoreSite 0 141120 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_57 CoreSite 0 143640 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_58 CoreSite 0 146160 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_59 CoreSite 0 148680 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_60 CoreSite 0 151200 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_61 CoreSite 0 153720 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_62 CoreSite 0 156240 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_63 CoreSite 0 158760 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_64 CoreSite 0 161280 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_65 CoreSite 0 163800 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_66 CoreSite 0 166320 N DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_67 CoreSite 0 168840 FS DO 32 BY 1 STEP 380 0
 ;
ROW CORE_ROW_68 CoreSite 0 171360 N DO 32 BY 1 STEP 380 0
 ;

TRACKS X 190 DO 31 STEP 380 LAYER metal3 ;
TRACKS Y 140 DO 620 STEP 280 LAYER metal3 ;
TRACKS Y 420 DO 309 STEP 560 LAYER metal4 ;
TRACKS X 570 DO 20 STEP 570 LAYER metal4 ;
TRACKS X 570 DO 20 STEP 570 LAYER metal5 ;
TRACKS Y 420 DO 309 STEP 560 LAYER metal5 ;
TRACKS Y 420 DO 309 STEP 560 LAYER metal6 ;
TRACKS X 570 DO 20 STEP 570 LAYER metal6 ;

GCELLGRID Y 173955 DO 1 STEP 5955 ;
GCELLGRID Y 8400 DO 39 STEP 4200 ;
GCELLGRID Y -75 DO 2 STEP 4275 ;
GCELLGRID X 46745 DO 1 STEP 35205 ;
GCELLGRID X 11540 DO 1 STEP 2710 ;
GCELLGRID X 8830 DO 1 STEP 4200 ;
GCELLGRID X -5 DO 2 STEP 4635 ;

COMPONENTS 260 ;
- sram.bitcell_0_0 dcim_bitcell + PLACED ( 9120 171360 ) N
 ;
- sram.bitcell_0_1 dcim_bitcell + PLACED ( 6080 171360 ) N
 ;
- sram.bitcell_0_2 dcim_bitcell + PLACED ( 3040 171360 ) N
 ;
- sram.bitcell_0_3 dcim_bitcell + PLACED ( 0 171360 ) N
 ;
- sram.bitcell_10_0 dcim_bitcell + PLACED ( 9120 146160 ) N
 ;
- sram.bitcell_10_1 dcim_bitcell + PLACED ( 6080 146160 ) N
 ;
- sram.bitcell_10_2 dcim_bitcell + PLACED ( 3040 146160 ) N
 ;
- sram.bitcell_10_3 dcim_bitcell + PLACED ( 0 146160 ) N
 ;
- sram.bitcell_11_0 dcim_bitcell + PLACED ( 9120 143640 ) FS
 ;
- sram.bitcell_11_1 dcim_bitcell + PLACED ( 6080 143640 ) FS
 ;
- sram.bitcell_11_2 dcim_bitcell + PLACED ( 3040 143640 ) FS
 ;
- sram.bitcell_11_3 dcim_bitcell + PLACED ( 0 143640 ) FS
 ;
- sram.bitcell_12_0 dcim_bitcell + PLACED ( 9120 141120 ) N
 ;
- sram.bitcell_12_1 dcim_bitcell + PLACED ( 6080 141120 ) N
 ;
- sram.bitcell_12_2 dcim_bitcell + PLACED ( 3040 141120 ) N
 ;
- sram.bitcell_12_3 dcim_bitcell + PLACED ( 0 141120 ) N
 ;
- sram.bitcell_13_0 dcim_bitcell + PLACED ( 9120 138600 ) FS
 ;
- sram.bitcell_13_1 dcim_bitcell + PLACED ( 6080 138600 ) FS
 ;
- sram.bitcell_13_2 dcim_bitcell + PLACED ( 3040 138600 ) FS
 ;
- sram.bitcell_13_3 dcim_bitcell + PLACED ( 0 138600 ) FS
 ;
- sram.bitcell_14_0 dcim_bitcell + PLACED ( 9120 136080 ) N
 ;
- sram.bitcell_14_1 dcim_bitcell + PLACED ( 6080 136080 ) N
 ;
- sram.bitcell_14_2 dcim_bitcell + PLACED ( 3040 136080 ) N
 ;
- sram.bitcell_14_3 dcim_bitcell + PLACED ( 0 136080 ) N
 ;
- sram.bitcell_15_0 dcim_bitcell + PLACED ( 9120 133560 ) FS
 ;
- sram.bitcell_15_1 dcim_bitcell + PLACED ( 6080 133560 ) FS
 ;
- sram.bitcell_15_2 dcim_bitcell + PLACED ( 3040 133560 ) FS
 ;
- sram.bitcell_15_3 dcim_bitcell + PLACED ( 0 133560 ) FS
 ;
- sram.bitcell_16_0 dcim_bitcell + PLACED ( 9120 131040 ) N
 ;
- sram.bitcell_16_1 dcim_bitcell + PLACED ( 6080 131040 ) N
 ;
- sram.bitcell_16_2 dcim_bitcell + PLACED ( 3040 131040 ) N
 ;
- sram.bitcell_16_3 dcim_bitcell + PLACED ( 0 131040 ) N
 ;
- sram.bitcell_17_0 dcim_bitcell + PLACED ( 9120 128520 ) FS
 ;
- sram.bitcell_17_1 dcim_bitcell + PLACED ( 6080 128520 ) FS
 ;
- sram.bitcell_17_2 dcim_bitcell + PLACED ( 3040 128520 ) FS
 ;
- sram.bitcell_17_3 dcim_bitcell + PLACED ( 0 128520 ) FS
 ;
- sram.bitcell_18_0 dcim_bitcell + PLACED ( 9120 126000 ) N
 ;
- sram.bitcell_18_1 dcim_bitcell + PLACED ( 6080 126000 ) N
 ;
- sram.bitcell_18_2 dcim_bitcell + PLACED ( 3040 126000 ) N
 ;
- sram.bitcell_18_3 dcim_bitcell + PLACED ( 0 126000 ) N
 ;
- sram.bitcell_19_0 dcim_bitcell + PLACED ( 9120 123480 ) FS
 ;
- sram.bitcell_19_1 dcim_bitcell + PLACED ( 6080 123480 ) FS
 ;
- sram.bitcell_19_2 dcim_bitcell + PLACED ( 3040 123480 ) FS
 ;
- sram.bitcell_19_3 dcim_bitcell + PLACED ( 0 123480 ) FS
 ;
- sram.bitcell_1_0 dcim_bitcell + PLACED ( 9120 168840 ) FS
 ;
- sram.bitcell_1_1 dcim_bitcell + PLACED ( 6080 168840 ) FS
 ;
- sram.bitcell_1_2 dcim_bitcell + PLACED ( 3040 168840 ) FS
 ;
- sram.bitcell_1_3 dcim_bitcell + PLACED ( 0 168840 ) FS
 ;
- sram.bitcell_20_0 dcim_bitcell + PLACED ( 9120 120960 ) N
 ;
- sram.bitcell_20_1 dcim_bitcell + PLACED ( 6080 120960 ) N
 ;
- sram.bitcell_20_2 dcim_bitcell + PLACED ( 3040 120960 ) N
 ;
- sram.bitcell_20_3 dcim_bitcell + PLACED ( 0 120960 ) N
 ;
- sram.bitcell_21_0 dcim_bitcell + PLACED ( 9120 118440 ) FS
 ;
- sram.bitcell_21_1 dcim_bitcell + PLACED ( 6080 118440 ) FS
 ;
- sram.bitcell_21_2 dcim_bitcell + PLACED ( 3040 118440 ) FS
 ;
- sram.bitcell_21_3 dcim_bitcell + PLACED ( 0 118440 ) FS
 ;
- sram.bitcell_22_0 dcim_bitcell + PLACED ( 9120 115920 ) N
 ;
- sram.bitcell_22_1 dcim_bitcell + PLACED ( 6080 115920 ) N
 ;
- sram.bitcell_22_2 dcim_bitcell + PLACED ( 3040 115920 ) N
 ;
- sram.bitcell_22_3 dcim_bitcell + PLACED ( 0 115920 ) N
 ;
- sram.bitcell_23_0 dcim_bitcell + PLACED ( 9120 113400 ) FS
 ;
- sram.bitcell_23_1 dcim_bitcell + PLACED ( 6080 113400 ) FS
 ;
- sram.bitcell_23_2 dcim_bitcell + PLACED ( 3040 113400 ) FS
 ;
- sram.bitcell_23_3 dcim_bitcell + PLACED ( 0 113400 ) FS
 ;
- sram.bitcell_24_0 dcim_bitcell + PLACED ( 9120 110880 ) N
 ;
- sram.bitcell_24_1 dcim_bitcell + PLACED ( 6080 110880 ) N
 ;
- sram.bitcell_24_2 dcim_bitcell + PLACED ( 3040 110880 ) N
 ;
- sram.bitcell_24_3 dcim_bitcell + PLACED ( 0 110880 ) N
 ;
- sram.bitcell_25_0 dcim_bitcell + PLACED ( 9120 108360 ) FS
 ;
- sram.bitcell_25_1 dcim_bitcell + PLACED ( 6080 108360 ) FS
 ;
- sram.bitcell_25_2 dcim_bitcell + PLACED ( 3040 108360 ) FS
 ;
- sram.bitcell_25_3 dcim_bitcell + PLACED ( 0 108360 ) FS
 ;
- sram.bitcell_26_0 dcim_bitcell + PLACED ( 9120 105840 ) N
 ;
- sram.bitcell_26_1 dcim_bitcell + PLACED ( 6080 105840 ) N
 ;
- sram.bitcell_26_2 dcim_bitcell + PLACED ( 3040 105840 ) N
 ;
- sram.bitcell_26_3 dcim_bitcell + PLACED ( 0 105840 ) N
 ;
- sram.bitcell_27_0 dcim_bitcell + PLACED ( 9120 103320 ) FS
 ;
- sram.bitcell_27_1 dcim_bitcell + PLACED ( 6080 103320 ) FS
 ;
- sram.bitcell_27_2 dcim_bitcell + PLACED ( 3040 103320 ) FS
 ;
- sram.bitcell_27_3 dcim_bitcell + PLACED ( 0 103320 ) FS
 ;
- sram.bitcell_28_0 dcim_bitcell + PLACED ( 9120 100800 ) N
 ;
- sram.bitcell_28_1 dcim_bitcell + PLACED ( 6080 100800 ) N
 ;
- sram.bitcell_28_2 dcim_bitcell + PLACED ( 3040 100800 ) N
 ;
- sram.bitcell_28_3 dcim_bitcell + PLACED ( 0 100800 ) N
 ;
- sram.bitcell_29_0 dcim_bitcell + PLACED ( 9120 98280 ) FS
 ;
- sram.bitcell_29_1 dcim_bitcell + PLACED ( 6080 98280 ) FS
 ;
- sram.bitcell_29_2 dcim_bitcell + PLACED ( 3040 98280 ) FS
 ;
- sram.bitcell_29_3 dcim_bitcell + PLACED ( 0 98280 ) FS
 ;
- sram.bitcell_2_0 dcim_bitcell + PLACED ( 9120 166320 ) N
 ;
- sram.bitcell_2_1 dcim_bitcell + PLACED ( 6080 166320 ) N
 ;
- sram.bitcell_2_2 dcim_bitcell + PLACED ( 3040 166320 ) N
 ;
- sram.bitcell_2_3 dcim_bitcell + PLACED ( 0 166320 ) N
 ;
- sram.bitcell_30_0 dcim_bitcell + PLACED ( 9120 95760 ) N
 ;
- sram.bitcell_30_1 dcim_bitcell + PLACED ( 6080 95760 ) N
 ;
- sram.bitcell_30_2 dcim_bitcell + PLACED ( 3040 95760 ) N
 ;
- sram.bitcell_30_3 dcim_bitcell + PLACED ( 0 95760 ) N
 ;
- sram.bitcell_31_0 dcim_bitcell + PLACED ( 9120 93240 ) FS
 ;
- sram.bitcell_31_1 dcim_bitcell + PLACED ( 6080 93240 ) FS
 ;
- sram.bitcell_31_2 dcim_bitcell + PLACED ( 3040 93240 ) FS
 ;
- sram.bitcell_31_3 dcim_bitcell + PLACED ( 0 93240 ) FS
 ;
- sram.bitcell_32_0 dcim_bitcell + PLACED ( 9120 90720 ) N
 ;
- sram.bitcell_32_1 dcim_bitcell + PLACED ( 6080 90720 ) N
 ;
- sram.bitcell_32_2 dcim_bitcell + PLACED ( 3040 90720 ) N
 ;
- sram.bitcell_32_3 dcim_bitcell + PLACED ( 0 90720 ) N
 ;
- sram.bitcell_33_0 dcim_bitcell + PLACED ( 9120 88200 ) FS
 ;
- sram.bitcell_33_1 dcim_bitcell + PLACED ( 6080 88200 ) FS
 ;
- sram.bitcell_33_2 dcim_bitcell + PLACED ( 3040 88200 ) FS
 ;
- sram.bitcell_33_3 dcim_bitcell + PLACED ( 0 88200 ) FS
 ;
- sram.bitcell_34_0 dcim_bitcell + PLACED ( 9120 85680 ) N
 ;
- sram.bitcell_34_1 dcim_bitcell + PLACED ( 6080 85680 ) N
 ;
- sram.bitcell_34_2 dcim_bitcell + PLACED ( 3040 85680 ) N
 ;
- sram.bitcell_34_3 dcim_bitcell + PLACED ( 0 85680 ) N
 ;
- sram.bitcell_35_0 dcim_bitcell + PLACED ( 9120 83160 ) FS
 ;
- sram.bitcell_35_1 dcim_bitcell + PLACED ( 6080 83160 ) FS
 ;
- sram.bitcell_35_2 dcim_bitcell + PLACED ( 3040 83160 ) FS
 ;
- sram.bitcell_35_3 dcim_bitcell + PLACED ( 0 83160 ) FS
 ;
- sram.bitcell_36_0 dcim_bitcell + PLACED ( 9120 80640 ) N
 ;
- sram.bitcell_36_1 dcim_bitcell + PLACED ( 6080 80640 ) N
 ;
- sram.bitcell_36_2 dcim_bitcell + PLACED ( 3040 80640 ) N
 ;
- sram.bitcell_36_3 dcim_bitcell + PLACED ( 0 80640 ) N
 ;
- sram.bitcell_37_0 dcim_bitcell + PLACED ( 9120 78120 ) FS
 ;
- sram.bitcell_37_1 dcim_bitcell + PLACED ( 6080 78120 ) FS
 ;
- sram.bitcell_37_2 dcim_bitcell + PLACED ( 3040 78120 ) FS
 ;
- sram.bitcell_37_3 dcim_bitcell + PLACED ( 0 78120 ) FS
 ;
- sram.bitcell_38_0 dcim_bitcell + PLACED ( 9120 75600 ) N
 ;
- sram.bitcell_38_1 dcim_bitcell + PLACED ( 6080 75600 ) N
 ;
- sram.bitcell_38_2 dcim_bitcell + PLACED ( 3040 75600 ) N
 ;
- sram.bitcell_38_3 dcim_bitcell + PLACED ( 0 75600 ) N
 ;
- sram.bitcell_39_0 dcim_bitcell + PLACED ( 9120 73080 ) FS
 ;
- sram.bitcell_39_1 dcim_bitcell + PLACED ( 6080 73080 ) FS
 ;
- sram.bitcell_39_2 dcim_bitcell + PLACED ( 3040 73080 ) FS
 ;
- sram.bitcell_39_3 dcim_bitcell + PLACED ( 0 73080 ) FS
 ;
- sram.bitcell_3_0 dcim_bitcell + PLACED ( 9120 163800 ) FS
 ;
- sram.bitcell_3_1 dcim_bitcell + PLACED ( 6080 163800 ) FS
 ;
- sram.bitcell_3_2 dcim_bitcell + PLACED ( 3040 163800 ) FS
 ;
- sram.bitcell_3_3 dcim_bitcell + PLACED ( 0 163800 ) FS
 ;
- sram.bitcell_40_0 dcim_bitcell + PLACED ( 9120 70560 ) N
 ;
- sram.bitcell_40_1 dcim_bitcell + PLACED ( 6080 70560 ) N
 ;
- sram.bitcell_40_2 dcim_bitcell + PLACED ( 3040 70560 ) N
 ;
- sram.bitcell_40_3 dcim_bitcell + PLACED ( 0 70560 ) N
 ;
- sram.bitcell_41_0 dcim_bitcell + PLACED ( 9120 68040 ) FS
 ;
- sram.bitcell_41_1 dcim_bitcell + PLACED ( 6080 68040 ) FS
 ;
- sram.bitcell_41_2 dcim_bitcell + PLACED ( 3040 68040 ) FS
 ;
- sram.bitcell_41_3 dcim_bitcell + PLACED ( 0 68040 ) FS
 ;
- sram.bitcell_42_0 dcim_bitcell + PLACED ( 9120 65520 ) N
 ;
- sram.bitcell_42_1 dcim_bitcell + PLACED ( 6080 65520 ) N
 ;
- sram.bitcell_42_2 dcim_bitcell + PLACED ( 3040 65520 ) N
 ;
- sram.bitcell_42_3 dcim_bitcell + PLACED ( 0 65520 ) N
 ;
- sram.bitcell_43_0 dcim_bitcell + PLACED ( 9120 63000 ) FS
 ;
- sram.bitcell_43_1 dcim_bitcell + PLACED ( 6080 63000 ) FS
 ;
- sram.bitcell_43_2 dcim_bitcell + PLACED ( 3040 63000 ) FS
 ;
- sram.bitcell_43_3 dcim_bitcell + PLACED ( 0 63000 ) FS
 ;
- sram.bitcell_44_0 dcim_bitcell + PLACED ( 9120 60480 ) N
 ;
- sram.bitcell_44_1 dcim_bitcell + PLACED ( 6080 60480 ) N
 ;
- sram.bitcell_44_2 dcim_bitcell + PLACED ( 3040 60480 ) N
 ;
- sram.bitcell_44_3 dcim_bitcell + PLACED ( 0 60480 ) N
 ;
- sram.bitcell_45_0 dcim_bitcell + PLACED ( 9120 57960 ) FS
 ;
- sram.bitcell_45_1 dcim_bitcell + PLACED ( 6080 57960 ) FS
 ;
- sram.bitcell_45_2 dcim_bitcell + PLACED ( 3040 57960 ) FS
 ;
- sram.bitcell_45_3 dcim_bitcell + PLACED ( 0 57960 ) FS
 ;
- sram.bitcell_46_0 dcim_bitcell + PLACED ( 9120 55440 ) N
 ;
- sram.bitcell_46_1 dcim_bitcell + PLACED ( 6080 55440 ) N
 ;
- sram.bitcell_46_2 dcim_bitcell + PLACED ( 3040 55440 ) N
 ;
- sram.bitcell_46_3 dcim_bitcell + PLACED ( 0 55440 ) N
 ;
- sram.bitcell_47_0 dcim_bitcell + PLACED ( 9120 52920 ) FS
 ;
- sram.bitcell_47_1 dcim_bitcell + PLACED ( 6080 52920 ) FS
 ;
- sram.bitcell_47_2 dcim_bitcell + PLACED ( 3040 52920 ) FS
 ;
- sram.bitcell_47_3 dcim_bitcell + PLACED ( 0 52920 ) FS
 ;
- sram.bitcell_48_0 dcim_bitcell + PLACED ( 9120 50400 ) N
 ;
- sram.bitcell_48_1 dcim_bitcell + PLACED ( 6080 50400 ) N
 ;
- sram.bitcell_48_2 dcim_bitcell + PLACED ( 3040 50400 ) N
 ;
- sram.bitcell_48_3 dcim_bitcell + PLACED ( 0 50400 ) N
 ;
- sram.bitcell_49_0 dcim_bitcell + PLACED ( 9120 47880 ) FS
 ;
- sram.bitcell_49_1 dcim_bitcell + PLACED ( 6080 47880 ) FS
 ;
- sram.bitcell_49_2 dcim_bitcell + PLACED ( 3040 47880 ) FS
 ;
- sram.bitcell_49_3 dcim_bitcell + PLACED ( 0 47880 ) FS
 ;
- sram.bitcell_4_0 dcim_bitcell + PLACED ( 9120 161280 ) N
 ;
- sram.bitcell_4_1 dcim_bitcell + PLACED ( 6080 161280 ) N
 ;
- sram.bitcell_4_2 dcim_bitcell + PLACED ( 3040 161280 ) N
 ;
- sram.bitcell_4_3 dcim_bitcell + PLACED ( 0 161280 ) N
 ;
- sram.bitcell_50_0 dcim_bitcell + PLACED ( 9120 45360 ) N
 ;
- sram.bitcell_50_1 dcim_bitcell + PLACED ( 6080 45360 ) N
 ;
- sram.bitcell_50_2 dcim_bitcell + PLACED ( 3040 45360 ) N
 ;
- sram.bitcell_50_3 dcim_bitcell + PLACED ( 0 45360 ) N
 ;
- sram.bitcell_51_0 dcim_bitcell + PLACED ( 9120 42840 ) FS
 ;
- sram.bitcell_51_1 dcim_bitcell + PLACED ( 6080 42840 ) FS
 ;
- sram.bitcell_51_2 dcim_bitcell + PLACED ( 3040 42840 ) FS
 ;
- sram.bitcell_51_3 dcim_bitcell + PLACED ( 0 42840 ) FS
 ;
- sram.bitcell_52_0 dcim_bitcell + PLACED ( 9120 40320 ) N
 ;
- sram.bitcell_52_1 dcim_bitcell + PLACED ( 6080 40320 ) N
 ;
- sram.bitcell_52_2 dcim_bitcell + PLACED ( 3040 40320 ) N
 ;
- sram.bitcell_52_3 dcim_bitcell + PLACED ( 0 40320 ) N
 ;
- sram.bitcell_53_0 dcim_bitcell + PLACED ( 9120 37800 ) FS
 ;
- sram.bitcell_53_1 dcim_bitcell + PLACED ( 6080 37800 ) FS
 ;
- sram.bitcell_53_2 dcim_bitcell + PLACED ( 3040 37800 ) FS
 ;
- sram.bitcell_53_3 dcim_bitcell + PLACED ( 0 37800 ) FS
 ;
- sram.bitcell_54_0 dcim_bitcell + PLACED ( 9120 35280 ) N
 ;
- sram.bitcell_54_1 dcim_bitcell + PLACED ( 6080 35280 ) N
 ;
- sram.bitcell_54_2 dcim_bitcell + PLACED ( 3040 35280 ) N
 ;
- sram.bitcell_54_3 dcim_bitcell + PLACED ( 0 35280 ) N
 ;
- sram.bitcell_55_0 dcim_bitcell + PLACED ( 9120 32760 ) FS
 ;
- sram.bitcell_55_1 dcim_bitcell + PLACED ( 6080 32760 ) FS
 ;
- sram.bitcell_55_2 dcim_bitcell + PLACED ( 3040 32760 ) FS
 ;
- sram.bitcell_55_3 dcim_bitcell + PLACED ( 0 32760 ) FS
 ;
- sram.bitcell_56_0 dcim_bitcell + PLACED ( 9120 30240 ) N
 ;
- sram.bitcell_56_1 dcim_bitcell + PLACED ( 6080 30240 ) N
 ;
- sram.bitcell_56_2 dcim_bitcell + PLACED ( 3040 30240 ) N
 ;
- sram.bitcell_56_3 dcim_bitcell + PLACED ( 0 30240 ) N
 ;
- sram.bitcell_57_0 dcim_bitcell + PLACED ( 9120 27720 ) FS
 ;
- sram.bitcell_57_1 dcim_bitcell + PLACED ( 6080 27720 ) FS
 ;
- sram.bitcell_57_2 dcim_bitcell + PLACED ( 3040 27720 ) FS
 ;
- sram.bitcell_57_3 dcim_bitcell + PLACED ( 0 27720 ) FS
 ;
- sram.bitcell_58_0 dcim_bitcell + PLACED ( 9120 25200 ) N
 ;
- sram.bitcell_58_1 dcim_bitcell + PLACED ( 6080 25200 ) N
 ;
- sram.bitcell_58_2 dcim_bitcell + PLACED ( 3040 25200 ) N
 ;
- sram.bitcell_58_3 dcim_bitcell + PLACED ( 0 25200 ) N
 ;
- sram.bitcell_59_0 dcim_bitcell + PLACED ( 9120 22680 ) FS
 ;
- sram.bitcell_59_1 dcim_bitcell + PLACED ( 6080 22680 ) FS
 ;
- sram.bitcell_59_2 dcim_bitcell + PLACED ( 3040 22680 ) FS
 ;
- sram.bitcell_59_3 dcim_bitcell + PLACED ( 0 22680 ) FS
 ;
- sram.bitcell_5_0 dcim_bitcell + PLACED ( 9120 158760 ) FS
 ;
- sram.bitcell_5_1 dcim_bitcell + PLACED ( 6080 158760 ) FS
 ;
- sram.bitcell_5_2 dcim_bitcell + PLACED ( 3040 158760 ) FS
 ;
- sram.bitcell_5_3 dcim_bitcell + PLACED ( 0 158760 ) FS
 ;
- sram.bitcell_60_0 dcim_bitcell + PLACED ( 9120 20160 ) N
 ;
- sram.bitcell_60_1 dcim_bitcell + PLACED ( 6080 20160 ) N
 ;
- sram.bitcell_60_2 dcim_bitcell + PLACED ( 3040 20160 ) N
 ;
- sram.bitcell_60_3 dcim_bitcell + PLACED ( 0 20160 ) N
 ;
- sram.bitcell_61_0 dcim_bitcell + PLACED ( 9120 17640 ) FS
 ;
- sram.bitcell_61_1 dcim_bitcell + PLACED ( 6080 17640 ) FS
 ;
- sram.bitcell_61_2 dcim_bitcell + PLACED ( 3040 17640 ) FS
 ;
- sram.bitcell_61_3 dcim_bitcell + PLACED ( 0 17640 ) FS
 ;
- sram.bitcell_62_0 dcim_bitcell + PLACED ( 9120 15120 ) N
 ;
- sram.bitcell_62_1 dcim_bitcell + PLACED ( 6080 15120 ) N
 ;
- sram.bitcell_62_2 dcim_bitcell + PLACED ( 3040 15120 ) N
 ;
- sram.bitcell_62_3 dcim_bitcell + PLACED ( 0 15120 ) N
 ;
- sram.bitcell_63_0 dcim_bitcell + PLACED ( 9120 12600 ) FS
 ;
- sram.bitcell_63_1 dcim_bitcell + PLACED ( 6080 12600 ) FS
 ;
- sram.bitcell_63_2 dcim_bitcell + PLACED ( 3040 12600 ) FS
 ;
- sram.bitcell_63_3 dcim_bitcell + PLACED ( 0 12600 ) FS
 ;
- sram.bitcell_6_0 dcim_bitcell + PLACED ( 9120 156240 ) N
 ;
- sram.bitcell_6_1 dcim_bitcell + PLACED ( 6080 156240 ) N
 ;
- sram.bitcell_6_2 dcim_bitcell + PLACED ( 3040 156240 ) N
 ;
- sram.bitcell_6_3 dcim_bitcell + PLACED ( 0 156240 ) N
 ;
- sram.bitcell_7_0 dcim_bitcell + PLACED ( 9120 153720 ) FS
 ;
- sram.bitcell_7_1 dcim_bitcell + PLACED ( 6080 153720 ) FS
 ;
- sram.bitcell_7_2 dcim_bitcell + PLACED ( 3040 153720 ) FS
 ;
- sram.bitcell_7_3 dcim_bitcell + PLACED ( 0 153720 ) FS
 ;
- sram.bitcell_8_0 dcim_bitcell + PLACED ( 9120 151200 ) N
 ;
- sram.bitcell_8_1 dcim_bitcell + PLACED ( 6080 151200 ) N
 ;
- sram.bitcell_8_2 dcim_bitcell + PLACED ( 3040 151200 ) N
 ;
- sram.bitcell_8_3 dcim_bitcell + PLACED ( 0 151200 ) N
 ;
- sram.bitcell_9_0 dcim_bitcell + PLACED ( 9120 148680 ) FS
 ;
- sram.bitcell_9_1 dcim_bitcell + PLACED ( 6080 148680 ) FS
 ;
- sram.bitcell_9_2 dcim_bitcell + PLACED ( 3040 148680 ) FS
 ;
- sram.bitcell_9_3 dcim_bitcell + PLACED ( 0 148680 ) FS
 ;
- sram_rw.rw_0 sram_rw + PLACED ( 9120 0 ) N
 ;
- sram_rw.rw_1 sram_rw + PLACED ( 6080 0 ) N
 ;
- sram_rw.rw_2 sram_rw + PLACED ( 3040 0 ) N
 ;
- sram_rw.rw_3 sram_rw + PLACED ( 0 0 ) N
 ;
END COMPONENTS

PINS 397 ;
- pe + NET pe + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 8960 ) E ;
- ysw + NET ysw + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 11480 ) E ;
- ysr + NET ysr + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 7280 ) E ;
- spe + NET spe + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 2800 ) E ;
- se + NET se + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 4200 ) E ;
- wl<0> + NET wl<0> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 173600 ) E ;
- wl<1> + NET wl<1> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 169120 ) E ;
- wl<2> + NET wl<2> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 168560 ) E ;
- wl<3> + NET wl<3> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 164080 ) E ;
- wl<4> + NET wl<4> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 163520 ) E ;
- wl<5> + NET wl<5> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 159040 ) E ;
- wl<6> + NET wl<6> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 158480 ) E ;
- wl<7> + NET wl<7> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 154000 ) E ;
- wl<8> + NET wl<8> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 153440 ) E ;
- wl<9> + NET wl<9> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 148960 ) E ;
- wl<10> + NET wl<10> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 148400 ) E ;
- wl<11> + NET wl<11> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 143920 ) E ;
- wl<12> + NET wl<12> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 143360 ) E ;
- wl<13> + NET wl<13> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 138880 ) E ;
- wl<14> + NET wl<14> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 138320 ) E ;
- wl<15> + NET wl<15> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 133840 ) E ;
- wl<16> + NET wl<16> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 133280 ) E ;
- wl<17> + NET wl<17> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 128800 ) E ;
- wl<18> + NET wl<18> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 128240 ) E ;
- wl<19> + NET wl<19> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 123760 ) E ;
- wl<20> + NET wl<20> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 123200 ) E ;
- wl<21> + NET wl<21> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 118720 ) E ;
- wl<22> + NET wl<22> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 118160 ) E ;
- wl<23> + NET wl<23> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 113680 ) E ;
- wl<24> + NET wl<24> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 113120 ) E ;
- wl<25> + NET wl<25> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 108640 ) E ;
- wl<26> + NET wl<26> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 108080 ) E ;
- wl<27> + NET wl<27> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 103600 ) E ;
- wl<28> + NET wl<28> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 103040 ) E ;
- wl<29> + NET wl<29> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 98560 ) E ;
- wl<30> + NET wl<30> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 98000 ) E ;
- wl<31> + NET wl<31> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 93520 ) E ;
- wl<32> + NET wl<32> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 92960 ) E ;
- wl<33> + NET wl<33> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 88480 ) E ;
- wl<34> + NET wl<34> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 87920 ) E ;
- wl<35> + NET wl<35> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 83440 ) E ;
- wl<36> + NET wl<36> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 82880 ) E ;
- wl<37> + NET wl<37> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 78400 ) E ;
- wl<38> + NET wl<38> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 77840 ) E ;
- wl<39> + NET wl<39> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 73360 ) E ;
- wl<40> + NET wl<40> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 72800 ) E ;
- wl<41> + NET wl<41> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 68320 ) E ;
- wl<42> + NET wl<42> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 67760 ) E ;
- wl<43> + NET wl<43> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 63280 ) E ;
- wl<44> + NET wl<44> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 62720 ) E ;
- wl<45> + NET wl<45> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 58240 ) E ;
- wl<46> + NET wl<46> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 57680 ) E ;
- wl<47> + NET wl<47> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 53200 ) E ;
- wl<48> + NET wl<48> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 52640 ) E ;
- wl<49> + NET wl<49> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 48160 ) E ;
- wl<50> + NET wl<50> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 47600 ) E ;
- wl<51> + NET wl<51> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 43120 ) E ;
- wl<52> + NET wl<52> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 42560 ) E ;
- wl<53> + NET wl<53> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 38080 ) E ;
- wl<54> + NET wl<54> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 37520 ) E ;
- wl<55> + NET wl<55> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 33040 ) E ;
- wl<56> + NET wl<56> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 32480 ) E ;
- wl<57> + NET wl<57> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 28000 ) E ;
- wl<58> + NET wl<58> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 27440 ) E ;
- wl<59> + NET wl<59> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 22960 ) E ;
- wl<60> + NET wl<60> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 22400 ) E ;
- wl<61> + NET wl<61> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 17920 ) E ;
- wl<62> + NET wl<62> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 17360 ) E ;
- wl<63> + NET wl<63> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 12880 ) E ;
- in_b<0> + NET in_b<0> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 171640 ) E ;
- in_b<1> + NET in_b<1> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 171080 ) E ;
- in_b<2> + NET in_b<2> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 166600 ) E ;
- in_b<3> + NET in_b<3> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 166040 ) E ;
- in_b<4> + NET in_b<4> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 161560 ) E ;
- in_b<5> + NET in_b<5> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 161000 ) E ;
- in_b<6> + NET in_b<6> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 156520 ) E ;
- in_b<7> + NET in_b<7> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 155960 ) E ;
- in_b<8> + NET in_b<8> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 151480 ) E ;
- in_b<9> + NET in_b<9> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 150920 ) E ;
- in_b<10> + NET in_b<10> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 146440 ) E ;
- in_b<11> + NET in_b<11> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 145880 ) E ;
- in_b<12> + NET in_b<12> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 141400 ) E ;
- in_b<13> + NET in_b<13> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 140840 ) E ;
- in_b<14> + NET in_b<14> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 136360 ) E ;
- in_b<15> + NET in_b<15> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 135800 ) E ;
- in_b<16> + NET in_b<16> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 131320 ) E ;
- in_b<17> + NET in_b<17> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 130760 ) E ;
- in_b<18> + NET in_b<18> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 126280 ) E ;
- in_b<19> + NET in_b<19> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 125720 ) E ;
- in_b<20> + NET in_b<20> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 121240 ) E ;
- in_b<21> + NET in_b<21> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 120680 ) E ;
- in_b<22> + NET in_b<22> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 116200 ) E ;
- in_b<23> + NET in_b<23> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 115640 ) E ;
- in_b<24> + NET in_b<24> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 111160 ) E ;
- in_b<25> + NET in_b<25> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 110600 ) E ;
- in_b<26> + NET in_b<26> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 106120 ) E ;
- in_b<27> + NET in_b<27> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 105560 ) E ;
- in_b<28> + NET in_b<28> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 101080 ) E ;
- in_b<29> + NET in_b<29> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 100520 ) E ;
- in_b<30> + NET in_b<30> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 96040 ) E ;
- in_b<31> + NET in_b<31> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 95480 ) E ;
- in_b<32> + NET in_b<32> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 91000 ) E ;
- in_b<33> + NET in_b<33> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 90440 ) E ;
- in_b<34> + NET in_b<34> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 85960 ) E ;
- in_b<35> + NET in_b<35> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 85400 ) E ;
- in_b<36> + NET in_b<36> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 80920 ) E ;
- in_b<37> + NET in_b<37> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 80360 ) E ;
- in_b<38> + NET in_b<38> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 75880 ) E ;
- in_b<39> + NET in_b<39> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 75320 ) E ;
- in_b<40> + NET in_b<40> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 70840 ) E ;
- in_b<41> + NET in_b<41> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 70280 ) E ;
- in_b<42> + NET in_b<42> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 65800 ) E ;
- in_b<43> + NET in_b<43> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 65240 ) E ;
- in_b<44> + NET in_b<44> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 60760 ) E ;
- in_b<45> + NET in_b<45> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 60200 ) E ;
- in_b<46> + NET in_b<46> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 55720 ) E ;
- in_b<47> + NET in_b<47> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 55160 ) E ;
- in_b<48> + NET in_b<48> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 50680 ) E ;
- in_b<49> + NET in_b<49> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 50120 ) E ;
- in_b<50> + NET in_b<50> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 45640 ) E ;
- in_b<51> + NET in_b<51> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 45080 ) E ;
- in_b<52> + NET in_b<52> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 40600 ) E ;
- in_b<53> + NET in_b<53> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 40040 ) E ;
- in_b<54> + NET in_b<54> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 35560 ) E ;
- in_b<55> + NET in_b<55> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 35000 ) E ;
- in_b<56> + NET in_b<56> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 30520 ) E ;
- in_b<57> + NET in_b<57> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 29960 ) E ;
- in_b<58> + NET in_b<58> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 25480 ) E ;
- in_b<59> + NET in_b<59> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 24920 ) E ;
- in_b<60> + NET in_b<60> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 20440 ) E ;
- in_b<61> + NET in_b<61> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 19880 ) E ;
- in_b<62> + NET in_b<62> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 15400 ) E ;
- in_b<63> + NET in_b<63> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 46740 )
  + PLACED ( 0 14840 ) E ;
- din<0> + NET din<0> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 10140 8680 ) W ;
- din<1> + NET din<1> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 7100 8680 ) W ;
- din<2> + NET din<2> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 3920 8680 ) E ;
- din<3> + NET din<3> + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 880 8680 ) E ;
- dout<0> + NET dout<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 10830 490 ) N ;
- dout<1> + NET dout<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 7790 490 ) N ;
- dout<2> + NET dout<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 4750 490 ) N ;
- dout<3> + NET dout<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 1710 490 ) N ;
- bitcell_out_0<0> + NET bitcell_out_0<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 173740 ) W ;
- bitcell_out_0<1> + NET bitcell_out_0<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 173180 ) W ;
- bitcell_out_0<2> + NET bitcell_out_0<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 172620 ) W ;
- bitcell_out_0<3> + NET bitcell_out_0<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 172060 ) W ;
- bitcell_out_1<0> + NET bitcell_out_1<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 171220 ) W ;
- bitcell_out_1<1> + NET bitcell_out_1<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 170660 ) W ;
- bitcell_out_1<2> + NET bitcell_out_1<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 170100 ) W ;
- bitcell_out_1<3> + NET bitcell_out_1<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 169540 ) W ;
- bitcell_out_2<0> + NET bitcell_out_2<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 168700 ) W ;
- bitcell_out_2<1> + NET bitcell_out_2<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 168140 ) W ;
- bitcell_out_2<2> + NET bitcell_out_2<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 167580 ) W ;
- bitcell_out_2<3> + NET bitcell_out_2<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 167020 ) W ;
- bitcell_out_3<0> + NET bitcell_out_3<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 166180 ) W ;
- bitcell_out_3<1> + NET bitcell_out_3<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 165620 ) W ;
- bitcell_out_3<2> + NET bitcell_out_3<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 165060 ) W ;
- bitcell_out_3<3> + NET bitcell_out_3<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 164500 ) W ;
- bitcell_out_4<0> + NET bitcell_out_4<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 163660 ) W ;
- bitcell_out_4<1> + NET bitcell_out_4<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 163100 ) W ;
- bitcell_out_4<2> + NET bitcell_out_4<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 162540 ) W ;
- bitcell_out_4<3> + NET bitcell_out_4<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 161980 ) W ;
- bitcell_out_5<0> + NET bitcell_out_5<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 161140 ) W ;
- bitcell_out_5<1> + NET bitcell_out_5<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 160580 ) W ;
- bitcell_out_5<2> + NET bitcell_out_5<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 160020 ) W ;
- bitcell_out_5<3> + NET bitcell_out_5<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 159460 ) W ;
- bitcell_out_6<0> + NET bitcell_out_6<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 158620 ) W ;
- bitcell_out_6<1> + NET bitcell_out_6<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 158060 ) W ;
- bitcell_out_6<2> + NET bitcell_out_6<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 157500 ) W ;
- bitcell_out_6<3> + NET bitcell_out_6<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 156940 ) W ;
- bitcell_out_7<0> + NET bitcell_out_7<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 156100 ) W ;
- bitcell_out_7<1> + NET bitcell_out_7<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 155540 ) W ;
- bitcell_out_7<2> + NET bitcell_out_7<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 154980 ) W ;
- bitcell_out_7<3> + NET bitcell_out_7<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 154420 ) W ;
- bitcell_out_8<0> + NET bitcell_out_8<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 153580 ) W ;
- bitcell_out_8<1> + NET bitcell_out_8<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 153020 ) W ;
- bitcell_out_8<2> + NET bitcell_out_8<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 152460 ) W ;
- bitcell_out_8<3> + NET bitcell_out_8<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 151900 ) W ;
- bitcell_out_9<0> + NET bitcell_out_9<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 151060 ) W ;
- bitcell_out_9<1> + NET bitcell_out_9<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 150500 ) W ;
- bitcell_out_9<2> + NET bitcell_out_9<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 149940 ) W ;
- bitcell_out_9<3> + NET bitcell_out_9<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 149380 ) W ;
- bitcell_out_10<0> + NET bitcell_out_10<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 148540 ) W ;
- bitcell_out_10<1> + NET bitcell_out_10<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 147980 ) W ;
- bitcell_out_10<2> + NET bitcell_out_10<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 147420 ) W ;
- bitcell_out_10<3> + NET bitcell_out_10<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 146860 ) W ;
- bitcell_out_11<0> + NET bitcell_out_11<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 146020 ) W ;
- bitcell_out_11<1> + NET bitcell_out_11<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 145460 ) W ;
- bitcell_out_11<2> + NET bitcell_out_11<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 144900 ) W ;
- bitcell_out_11<3> + NET bitcell_out_11<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 144340 ) W ;
- bitcell_out_12<0> + NET bitcell_out_12<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 143500 ) W ;
- bitcell_out_12<1> + NET bitcell_out_12<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 142940 ) W ;
- bitcell_out_12<2> + NET bitcell_out_12<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 142380 ) W ;
- bitcell_out_12<3> + NET bitcell_out_12<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 141820 ) W ;
- bitcell_out_13<0> + NET bitcell_out_13<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 140980 ) W ;
- bitcell_out_13<1> + NET bitcell_out_13<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 140420 ) W ;
- bitcell_out_13<2> + NET bitcell_out_13<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 139860 ) W ;
- bitcell_out_13<3> + NET bitcell_out_13<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 139300 ) W ;
- bitcell_out_14<0> + NET bitcell_out_14<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 138460 ) W ;
- bitcell_out_14<1> + NET bitcell_out_14<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 137900 ) W ;
- bitcell_out_14<2> + NET bitcell_out_14<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 137340 ) W ;
- bitcell_out_14<3> + NET bitcell_out_14<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 136780 ) W ;
- bitcell_out_15<0> + NET bitcell_out_15<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 135940 ) W ;
- bitcell_out_15<1> + NET bitcell_out_15<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 135380 ) W ;
- bitcell_out_15<2> + NET bitcell_out_15<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 134820 ) W ;
- bitcell_out_15<3> + NET bitcell_out_15<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 134260 ) W ;
- bitcell_out_16<0> + NET bitcell_out_16<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 133420 ) W ;
- bitcell_out_16<1> + NET bitcell_out_16<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 132860 ) W ;
- bitcell_out_16<2> + NET bitcell_out_16<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 132300 ) W ;
- bitcell_out_16<3> + NET bitcell_out_16<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 131740 ) W ;
- bitcell_out_17<0> + NET bitcell_out_17<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 130900 ) W ;
- bitcell_out_17<1> + NET bitcell_out_17<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 130340 ) W ;
- bitcell_out_17<2> + NET bitcell_out_17<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 129780 ) W ;
- bitcell_out_17<3> + NET bitcell_out_17<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 129220 ) W ;
- bitcell_out_18<0> + NET bitcell_out_18<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 128380 ) W ;
- bitcell_out_18<1> + NET bitcell_out_18<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 127820 ) W ;
- bitcell_out_18<2> + NET bitcell_out_18<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 127260 ) W ;
- bitcell_out_18<3> + NET bitcell_out_18<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 126700 ) W ;
- bitcell_out_19<0> + NET bitcell_out_19<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 125860 ) W ;
- bitcell_out_19<1> + NET bitcell_out_19<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 125300 ) W ;
- bitcell_out_19<2> + NET bitcell_out_19<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 124740 ) W ;
- bitcell_out_19<3> + NET bitcell_out_19<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 124180 ) W ;
- bitcell_out_20<0> + NET bitcell_out_20<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 123340 ) W ;
- bitcell_out_20<1> + NET bitcell_out_20<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 122780 ) W ;
- bitcell_out_20<2> + NET bitcell_out_20<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 122220 ) W ;
- bitcell_out_20<3> + NET bitcell_out_20<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 121660 ) W ;
- bitcell_out_21<0> + NET bitcell_out_21<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 120820 ) W ;
- bitcell_out_21<1> + NET bitcell_out_21<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 120260 ) W ;
- bitcell_out_21<2> + NET bitcell_out_21<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 119700 ) W ;
- bitcell_out_21<3> + NET bitcell_out_21<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 119140 ) W ;
- bitcell_out_22<0> + NET bitcell_out_22<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 118300 ) W ;
- bitcell_out_22<1> + NET bitcell_out_22<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 117740 ) W ;
- bitcell_out_22<2> + NET bitcell_out_22<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 117180 ) W ;
- bitcell_out_22<3> + NET bitcell_out_22<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 116620 ) W ;
- bitcell_out_23<0> + NET bitcell_out_23<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 115780 ) W ;
- bitcell_out_23<1> + NET bitcell_out_23<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 115220 ) W ;
- bitcell_out_23<2> + NET bitcell_out_23<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 114660 ) W ;
- bitcell_out_23<3> + NET bitcell_out_23<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 114100 ) W ;
- bitcell_out_24<0> + NET bitcell_out_24<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 113260 ) W ;
- bitcell_out_24<1> + NET bitcell_out_24<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 112700 ) W ;
- bitcell_out_24<2> + NET bitcell_out_24<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 112140 ) W ;
- bitcell_out_24<3> + NET bitcell_out_24<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 111580 ) W ;
- bitcell_out_25<0> + NET bitcell_out_25<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 110740 ) W ;
- bitcell_out_25<1> + NET bitcell_out_25<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 110180 ) W ;
- bitcell_out_25<2> + NET bitcell_out_25<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 109620 ) W ;
- bitcell_out_25<3> + NET bitcell_out_25<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 109060 ) W ;
- bitcell_out_26<0> + NET bitcell_out_26<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 108220 ) W ;
- bitcell_out_26<1> + NET bitcell_out_26<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 107660 ) W ;
- bitcell_out_26<2> + NET bitcell_out_26<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 107100 ) W ;
- bitcell_out_26<3> + NET bitcell_out_26<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 106540 ) W ;
- bitcell_out_27<0> + NET bitcell_out_27<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 105700 ) W ;
- bitcell_out_27<1> + NET bitcell_out_27<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 105140 ) W ;
- bitcell_out_27<2> + NET bitcell_out_27<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 104580 ) W ;
- bitcell_out_27<3> + NET bitcell_out_27<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 104020 ) W ;
- bitcell_out_28<0> + NET bitcell_out_28<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 103180 ) W ;
- bitcell_out_28<1> + NET bitcell_out_28<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 102620 ) W ;
- bitcell_out_28<2> + NET bitcell_out_28<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 102060 ) W ;
- bitcell_out_28<3> + NET bitcell_out_28<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 101500 ) W ;
- bitcell_out_29<0> + NET bitcell_out_29<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 100660 ) W ;
- bitcell_out_29<1> + NET bitcell_out_29<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 100100 ) W ;
- bitcell_out_29<2> + NET bitcell_out_29<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 99540 ) W ;
- bitcell_out_29<3> + NET bitcell_out_29<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 98980 ) W ;
- bitcell_out_30<0> + NET bitcell_out_30<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 98140 ) W ;
- bitcell_out_30<1> + NET bitcell_out_30<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 97580 ) W ;
- bitcell_out_30<2> + NET bitcell_out_30<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 97020 ) W ;
- bitcell_out_30<3> + NET bitcell_out_30<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 96460 ) W ;
- bitcell_out_31<0> + NET bitcell_out_31<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 95620 ) W ;
- bitcell_out_31<1> + NET bitcell_out_31<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 95060 ) W ;
- bitcell_out_31<2> + NET bitcell_out_31<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 94500 ) W ;
- bitcell_out_31<3> + NET bitcell_out_31<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 93940 ) W ;
- bitcell_out_32<0> + NET bitcell_out_32<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 93100 ) W ;
- bitcell_out_32<1> + NET bitcell_out_32<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 92540 ) W ;
- bitcell_out_32<2> + NET bitcell_out_32<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 91980 ) W ;
- bitcell_out_32<3> + NET bitcell_out_32<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 91420 ) W ;
- bitcell_out_33<0> + NET bitcell_out_33<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 90580 ) W ;
- bitcell_out_33<1> + NET bitcell_out_33<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 90020 ) W ;
- bitcell_out_33<2> + NET bitcell_out_33<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 89460 ) W ;
- bitcell_out_33<3> + NET bitcell_out_33<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 88900 ) W ;
- bitcell_out_34<0> + NET bitcell_out_34<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 88060 ) W ;
- bitcell_out_34<1> + NET bitcell_out_34<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 87500 ) W ;
- bitcell_out_34<2> + NET bitcell_out_34<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 86940 ) W ;
- bitcell_out_34<3> + NET bitcell_out_34<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 86380 ) W ;
- bitcell_out_35<0> + NET bitcell_out_35<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 85540 ) W ;
- bitcell_out_35<1> + NET bitcell_out_35<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 84980 ) W ;
- bitcell_out_35<2> + NET bitcell_out_35<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 84420 ) W ;
- bitcell_out_35<3> + NET bitcell_out_35<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 83860 ) W ;
- bitcell_out_36<0> + NET bitcell_out_36<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 83020 ) W ;
- bitcell_out_36<1> + NET bitcell_out_36<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 82460 ) W ;
- bitcell_out_36<2> + NET bitcell_out_36<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 81900 ) W ;
- bitcell_out_36<3> + NET bitcell_out_36<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 81340 ) W ;
- bitcell_out_37<0> + NET bitcell_out_37<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 80500 ) W ;
- bitcell_out_37<1> + NET bitcell_out_37<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 79940 ) W ;
- bitcell_out_37<2> + NET bitcell_out_37<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 79380 ) W ;
- bitcell_out_37<3> + NET bitcell_out_37<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 78820 ) W ;
- bitcell_out_38<0> + NET bitcell_out_38<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 77980 ) W ;
- bitcell_out_38<1> + NET bitcell_out_38<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 77420 ) W ;
- bitcell_out_38<2> + NET bitcell_out_38<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 76860 ) W ;
- bitcell_out_38<3> + NET bitcell_out_38<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 76300 ) W ;
- bitcell_out_39<0> + NET bitcell_out_39<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 75460 ) W ;
- bitcell_out_39<1> + NET bitcell_out_39<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 74900 ) W ;
- bitcell_out_39<2> + NET bitcell_out_39<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 74340 ) W ;
- bitcell_out_39<3> + NET bitcell_out_39<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 73780 ) W ;
- bitcell_out_40<0> + NET bitcell_out_40<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 72940 ) W ;
- bitcell_out_40<1> + NET bitcell_out_40<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 72380 ) W ;
- bitcell_out_40<2> + NET bitcell_out_40<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 71820 ) W ;
- bitcell_out_40<3> + NET bitcell_out_40<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 71260 ) W ;
- bitcell_out_41<0> + NET bitcell_out_41<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 70420 ) W ;
- bitcell_out_41<1> + NET bitcell_out_41<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 69860 ) W ;
- bitcell_out_41<2> + NET bitcell_out_41<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 69300 ) W ;
- bitcell_out_41<3> + NET bitcell_out_41<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 68740 ) W ;
- bitcell_out_42<0> + NET bitcell_out_42<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 67900 ) W ;
- bitcell_out_42<1> + NET bitcell_out_42<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 67340 ) W ;
- bitcell_out_42<2> + NET bitcell_out_42<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 66780 ) W ;
- bitcell_out_42<3> + NET bitcell_out_42<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 66220 ) W ;
- bitcell_out_43<0> + NET bitcell_out_43<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 65380 ) W ;
- bitcell_out_43<1> + NET bitcell_out_43<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 64820 ) W ;
- bitcell_out_43<2> + NET bitcell_out_43<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 64260 ) W ;
- bitcell_out_43<3> + NET bitcell_out_43<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 63700 ) W ;
- bitcell_out_44<0> + NET bitcell_out_44<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 62860 ) W ;
- bitcell_out_44<1> + NET bitcell_out_44<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 62300 ) W ;
- bitcell_out_44<2> + NET bitcell_out_44<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 61740 ) W ;
- bitcell_out_44<3> + NET bitcell_out_44<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 61180 ) W ;
- bitcell_out_45<0> + NET bitcell_out_45<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 60340 ) W ;
- bitcell_out_45<1> + NET bitcell_out_45<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 59780 ) W ;
- bitcell_out_45<2> + NET bitcell_out_45<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 59220 ) W ;
- bitcell_out_45<3> + NET bitcell_out_45<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 58660 ) W ;
- bitcell_out_46<0> + NET bitcell_out_46<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 57820 ) W ;
- bitcell_out_46<1> + NET bitcell_out_46<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 57260 ) W ;
- bitcell_out_46<2> + NET bitcell_out_46<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 56700 ) W ;
- bitcell_out_46<3> + NET bitcell_out_46<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 56140 ) W ;
- bitcell_out_47<0> + NET bitcell_out_47<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 55300 ) W ;
- bitcell_out_47<1> + NET bitcell_out_47<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 54740 ) W ;
- bitcell_out_47<2> + NET bitcell_out_47<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 54180 ) W ;
- bitcell_out_47<3> + NET bitcell_out_47<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 53620 ) W ;
- bitcell_out_48<0> + NET bitcell_out_48<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 52780 ) W ;
- bitcell_out_48<1> + NET bitcell_out_48<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 52220 ) W ;
- bitcell_out_48<2> + NET bitcell_out_48<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 51660 ) W ;
- bitcell_out_48<3> + NET bitcell_out_48<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 51100 ) W ;
- bitcell_out_49<0> + NET bitcell_out_49<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 50260 ) W ;
- bitcell_out_49<1> + NET bitcell_out_49<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 49700 ) W ;
- bitcell_out_49<2> + NET bitcell_out_49<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 49140 ) W ;
- bitcell_out_49<3> + NET bitcell_out_49<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 48580 ) W ;
- bitcell_out_50<0> + NET bitcell_out_50<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 47740 ) W ;
- bitcell_out_50<1> + NET bitcell_out_50<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 47180 ) W ;
- bitcell_out_50<2> + NET bitcell_out_50<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 46620 ) W ;
- bitcell_out_50<3> + NET bitcell_out_50<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 46060 ) W ;
- bitcell_out_51<0> + NET bitcell_out_51<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 45220 ) W ;
- bitcell_out_51<1> + NET bitcell_out_51<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 44660 ) W ;
- bitcell_out_51<2> + NET bitcell_out_51<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 44100 ) W ;
- bitcell_out_51<3> + NET bitcell_out_51<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 43540 ) W ;
- bitcell_out_52<0> + NET bitcell_out_52<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 42700 ) W ;
- bitcell_out_52<1> + NET bitcell_out_52<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 42140 ) W ;
- bitcell_out_52<2> + NET bitcell_out_52<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 41580 ) W ;
- bitcell_out_52<3> + NET bitcell_out_52<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 41020 ) W ;
- bitcell_out_53<0> + NET bitcell_out_53<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 40180 ) W ;
- bitcell_out_53<1> + NET bitcell_out_53<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 39620 ) W ;
- bitcell_out_53<2> + NET bitcell_out_53<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 39060 ) W ;
- bitcell_out_53<3> + NET bitcell_out_53<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 38500 ) W ;
- bitcell_out_54<0> + NET bitcell_out_54<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 37660 ) W ;
- bitcell_out_54<1> + NET bitcell_out_54<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 37100 ) W ;
- bitcell_out_54<2> + NET bitcell_out_54<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 36540 ) W ;
- bitcell_out_54<3> + NET bitcell_out_54<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 35980 ) W ;
- bitcell_out_55<0> + NET bitcell_out_55<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 35140 ) W ;
- bitcell_out_55<1> + NET bitcell_out_55<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 34580 ) W ;
- bitcell_out_55<2> + NET bitcell_out_55<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 34020 ) W ;
- bitcell_out_55<3> + NET bitcell_out_55<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 33460 ) W ;
- bitcell_out_56<0> + NET bitcell_out_56<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 32620 ) W ;
- bitcell_out_56<1> + NET bitcell_out_56<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 32060 ) W ;
- bitcell_out_56<2> + NET bitcell_out_56<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 31500 ) W ;
- bitcell_out_56<3> + NET bitcell_out_56<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 30940 ) W ;
- bitcell_out_57<0> + NET bitcell_out_57<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 30100 ) W ;
- bitcell_out_57<1> + NET bitcell_out_57<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 29540 ) W ;
- bitcell_out_57<2> + NET bitcell_out_57<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 28980 ) W ;
- bitcell_out_57<3> + NET bitcell_out_57<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 28420 ) W ;
- bitcell_out_58<0> + NET bitcell_out_58<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 27580 ) W ;
- bitcell_out_58<1> + NET bitcell_out_58<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 27020 ) W ;
- bitcell_out_58<2> + NET bitcell_out_58<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 26460 ) W ;
- bitcell_out_58<3> + NET bitcell_out_58<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 25900 ) W ;
- bitcell_out_59<0> + NET bitcell_out_59<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 25060 ) W ;
- bitcell_out_59<1> + NET bitcell_out_59<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 24500 ) W ;
- bitcell_out_59<2> + NET bitcell_out_59<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 23940 ) W ;
- bitcell_out_59<3> + NET bitcell_out_59<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 23380 ) W ;
- bitcell_out_60<0> + NET bitcell_out_60<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 22540 ) W ;
- bitcell_out_60<1> + NET bitcell_out_60<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 21980 ) W ;
- bitcell_out_60<2> + NET bitcell_out_60<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 21420 ) W ;
- bitcell_out_60<3> + NET bitcell_out_60<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 20860 ) W ;
- bitcell_out_61<0> + NET bitcell_out_61<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 20020 ) W ;
- bitcell_out_61<1> + NET bitcell_out_61<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 19460 ) W ;
- bitcell_out_61<2> + NET bitcell_out_61<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 18900 ) W ;
- bitcell_out_61<3> + NET bitcell_out_61<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 18340 ) W ;
- bitcell_out_62<0> + NET bitcell_out_62<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 17500 ) W ;
- bitcell_out_62<1> + NET bitcell_out_62<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 16940 ) W ;
- bitcell_out_62<2> + NET bitcell_out_62<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 16380 ) W ;
- bitcell_out_62<3> + NET bitcell_out_62<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 15820 ) W ;
- bitcell_out_63<0> + NET bitcell_out_63<0> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 14980 ) W ;
- bitcell_out_63<1> + NET bitcell_out_63<1> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 14420 ) W ;
- bitcell_out_63<2> + NET bitcell_out_63<2> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 13860 ) W ;
- bitcell_out_63<3> + NET bitcell_out_63<3> + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 12160 13300 ) W ;
END PINS

NETS 405 ;
- pe
  ( PIN pe ) ( sram_rw.rw_3 pe ) ( sram_rw.rw_2 pe ) ( sram_rw.rw_1 pe )
  ( sram_rw.rw_0 pe )
  + ROUTED metal2 ( 5470 8960 ) VIRTUAL ( * 8960 )
    NEW metal2 ( 2430 8960 ) VIRTUAL ( * 8960 )
    NEW metal2 ( 8510 8960 ) VIRTUAL ( * 8960 )
    NEW metal2 ( 11550 8960 ) VIRTUAL ( * 8960 )
 ;
- ysw
  ( PIN ysw ) ( sram_rw.rw_3 ysw ) ( sram_rw.rw_2 ysw ) ( sram_rw.rw_1 ysw )
  ( sram_rw.rw_0 ysw )
  + ROUTED metal2 ( 4560 11480 ) VIRTUAL ( * 11480 )
    NEW metal2 ( 1520 11480 ) VIRTUAL ( * 11480 )
    NEW metal2 ( 7600 11480 ) VIRTUAL ( * 11480 )
    NEW metal2 ( 10640 11480 ) VIRTUAL ( * 11480 )
 ;
- ysr
  ( PIN ysr ) ( sram_rw.rw_3 ysr ) ( sram_rw.rw_2 ysr ) ( sram_rw.rw_1 ysr )
  ( sram_rw.rw_0 ysr )
  + ROUTED metal2 ( 4560 7280 ) VIRTUAL ( * 7280 )
    NEW metal2 ( 1520 7280 ) VIRTUAL ( * 7280 )
    NEW metal2 ( 7600 7280 ) VIRTUAL ( * 7280 )
    NEW metal2 ( 10640 7280 ) VIRTUAL ( * 7280 )
 ;
- spe
  ( PIN spe ) ( sram_rw.rw_3 spe ) ( sram_rw.rw_2 spe ) ( sram_rw.rw_1 spe )
  ( sram_rw.rw_0 spe )
  + ROUTED metal2 ( 4560 2800 ) VIRTUAL ( * 2800 )
    NEW metal2 ( 1520 2800 ) VIRTUAL ( * 2800 )
    NEW metal2 ( 7600 2800 ) VIRTUAL ( * 2800 )
    NEW metal2 ( 10640 2800 ) VIRTUAL ( * 2800 )
 ;
- se
  ( PIN se ) ( sram_rw.rw_3 se ) ( sram_rw.rw_2 se ) ( sram_rw.rw_1 se )
  ( sram_rw.rw_0 se )
  + ROUTED metal2 ( 4560 4200 ) VIRTUAL ( * 4200 )
    NEW metal2 ( 1520 4200 ) VIRTUAL ( * 4200 )
    NEW metal2 ( 7600 4200 ) VIRTUAL ( * 4200 )
    NEW metal2 ( 10640 4200 ) VIRTUAL ( * 4200 )
 ;
- wl<0>
  ( PIN wl<0> ) ( sram.bitcell_0_3 wl ) ( sram.bitcell_0_2 wl )
  ( sram.bitcell_0_1 wl ) ( sram.bitcell_0_0 wl )
  + ROUTED metal2 ( 4750 173600 ) VIRTUAL ( * 173600 )
    NEW metal2 ( 1710 173600 ) VIRTUAL ( * 173600 )
    NEW metal2 ( 7790 173600 ) VIRTUAL ( * 173600 )
    NEW metal2 ( 10830 173600 ) VIRTUAL ( * 173600 )
 ;
- wl<1>
  ( PIN wl<1> ) ( sram.bitcell_1_3 wl ) ( sram.bitcell_1_2 wl )
  ( sram.bitcell_1_1 wl ) ( sram.bitcell_1_0 wl )
  + ROUTED metal2 ( 4750 169120 ) VIRTUAL ( * 169120 )
    NEW metal2 ( 1710 169120 ) VIRTUAL ( * 169120 )
    NEW metal2 ( 7790 169120 ) VIRTUAL ( * 169120 )
    NEW metal2 ( 10830 169120 ) VIRTUAL ( * 169120 )
 ;
- wl<2>
  ( PIN wl<2> ) ( sram.bitcell_2_3 wl ) ( sram.bitcell_2_2 wl )
  ( sram.bitcell_2_1 wl ) ( sram.bitcell_2_0 wl )
  + ROUTED metal2 ( 4750 168560 ) VIRTUAL ( * 168560 )
    NEW metal2 ( 1710 168560 ) VIRTUAL ( * 168560 )
    NEW metal2 ( 7790 168560 ) VIRTUAL ( * 168560 )
    NEW metal2 ( 10830 168560 ) VIRTUAL ( * 168560 )
 ;
- wl<3>
  ( PIN wl<3> ) ( sram.bitcell_3_3 wl ) ( sram.bitcell_3_2 wl )
  ( sram.bitcell_3_1 wl ) ( sram.bitcell_3_0 wl )
  + ROUTED metal2 ( 4750 164080 ) VIRTUAL ( * 164080 )
    NEW metal2 ( 1710 164080 ) VIRTUAL ( * 164080 )
    NEW metal2 ( 7790 164080 ) VIRTUAL ( * 164080 )
    NEW metal2 ( 10830 164080 ) VIRTUAL ( * 164080 )
 ;
- wl<4>
  ( PIN wl<4> ) ( sram.bitcell_4_3 wl ) ( sram.bitcell_4_2 wl )
  ( sram.bitcell_4_1 wl ) ( sram.bitcell_4_0 wl )
  + ROUTED metal2 ( 4750 163520 ) VIRTUAL ( * 163520 )
    NEW metal2 ( 1710 163520 ) VIRTUAL ( * 163520 )
    NEW metal2 ( 7790 163520 ) VIRTUAL ( * 163520 )
    NEW metal2 ( 10830 163520 ) VIRTUAL ( * 163520 )
 ;
- wl<5>
  ( PIN wl<5> ) ( sram.bitcell_5_3 wl ) ( sram.bitcell_5_2 wl )
  ( sram.bitcell_5_1 wl ) ( sram.bitcell_5_0 wl )
  + ROUTED metal2 ( 4750 159040 ) VIRTUAL ( * 159040 )
    NEW metal2 ( 1710 159040 ) VIRTUAL ( * 159040 )
    NEW metal2 ( 7790 159040 ) VIRTUAL ( * 159040 )
    NEW metal2 ( 10830 159040 ) VIRTUAL ( * 159040 )
 ;
- wl<6>
  ( PIN wl<6> ) ( sram.bitcell_6_3 wl ) ( sram.bitcell_6_2 wl )
  ( sram.bitcell_6_1 wl ) ( sram.bitcell_6_0 wl )
  + ROUTED metal2 ( 4750 158480 ) VIRTUAL ( * 158480 )
    NEW metal2 ( 1710 158480 ) VIRTUAL ( * 158480 )
    NEW metal2 ( 7790 158480 ) VIRTUAL ( * 158480 )
    NEW metal2 ( 10830 158480 ) VIRTUAL ( * 158480 )
 ;
- wl<7>
  ( PIN wl<7> ) ( sram.bitcell_7_3 wl ) ( sram.bitcell_7_2 wl )
  ( sram.bitcell_7_1 wl ) ( sram.bitcell_7_0 wl )
  + ROUTED metal2 ( 4750 154000 ) VIRTUAL ( * 154000 )
    NEW metal2 ( 1710 154000 ) VIRTUAL ( * 154000 )
    NEW metal2 ( 7790 154000 ) VIRTUAL ( * 154000 )
    NEW metal2 ( 10830 154000 ) VIRTUAL ( * 154000 )
 ;
- wl<8>
  ( PIN wl<8> ) ( sram.bitcell_8_3 wl ) ( sram.bitcell_8_2 wl )
  ( sram.bitcell_8_1 wl ) ( sram.bitcell_8_0 wl )
  + ROUTED metal2 ( 4750 153440 ) VIRTUAL ( * 153440 )
    NEW metal2 ( 1710 153440 ) VIRTUAL ( * 153440 )
    NEW metal2 ( 7790 153440 ) VIRTUAL ( * 153440 )
    NEW metal2 ( 10830 153440 ) VIRTUAL ( * 153440 )
 ;
- wl<9>
  ( PIN wl<9> ) ( sram.bitcell_9_3 wl ) ( sram.bitcell_9_2 wl )
  ( sram.bitcell_9_1 wl ) ( sram.bitcell_9_0 wl )
  + ROUTED metal2 ( 4750 148960 ) VIRTUAL ( * 148960 )
    NEW metal2 ( 1710 148960 ) VIRTUAL ( * 148960 )
    NEW metal2 ( 7790 148960 ) VIRTUAL ( * 148960 )
    NEW metal2 ( 10830 148960 ) VIRTUAL ( * 148960 )
 ;
- wl<10>
  ( PIN wl<10> ) ( sram.bitcell_10_3 wl ) ( sram.bitcell_10_2 wl )
  ( sram.bitcell_10_1 wl ) ( sram.bitcell_10_0 wl )
  + ROUTED metal2 ( 4750 148400 ) VIRTUAL ( * 148400 )
    NEW metal2 ( 1710 148400 ) VIRTUAL ( * 148400 )
    NEW metal2 ( 7790 148400 ) VIRTUAL ( * 148400 )
    NEW metal2 ( 10830 148400 ) VIRTUAL ( * 148400 )
 ;
- wl<11>
  ( PIN wl<11> ) ( sram.bitcell_11_3 wl ) ( sram.bitcell_11_2 wl )
  ( sram.bitcell_11_1 wl ) ( sram.bitcell_11_0 wl )
  + ROUTED metal2 ( 4750 143920 ) VIRTUAL ( * 143920 )
    NEW metal2 ( 1710 143920 ) VIRTUAL ( * 143920 )
    NEW metal2 ( 7790 143920 ) VIRTUAL ( * 143920 )
    NEW metal2 ( 10830 143920 ) VIRTUAL ( * 143920 )
 ;
- wl<12>
  ( PIN wl<12> ) ( sram.bitcell_12_3 wl ) ( sram.bitcell_12_2 wl )
  ( sram.bitcell_12_1 wl ) ( sram.bitcell_12_0 wl )
  + ROUTED metal2 ( 4750 143360 ) VIRTUAL ( * 143360 )
    NEW metal2 ( 1710 143360 ) VIRTUAL ( * 143360 )
    NEW metal2 ( 7790 143360 ) VIRTUAL ( * 143360 )
    NEW metal2 ( 10830 143360 ) VIRTUAL ( * 143360 )
 ;
- wl<13>
  ( PIN wl<13> ) ( sram.bitcell_13_3 wl ) ( sram.bitcell_13_2 wl )
  ( sram.bitcell_13_1 wl ) ( sram.bitcell_13_0 wl )
  + ROUTED metal2 ( 4750 138880 ) VIRTUAL ( * 138880 )
    NEW metal2 ( 1710 138880 ) VIRTUAL ( * 138880 )
    NEW metal2 ( 7790 138880 ) VIRTUAL ( * 138880 )
    NEW metal2 ( 10830 138880 ) VIRTUAL ( * 138880 )
 ;
- wl<14>
  ( PIN wl<14> ) ( sram.bitcell_14_3 wl ) ( sram.bitcell_14_2 wl )
  ( sram.bitcell_14_1 wl ) ( sram.bitcell_14_0 wl )
  + ROUTED metal2 ( 4750 138320 ) VIRTUAL ( * 138320 )
    NEW metal2 ( 1710 138320 ) VIRTUAL ( * 138320 )
    NEW metal2 ( 7790 138320 ) VIRTUAL ( * 138320 )
    NEW metal2 ( 10830 138320 ) VIRTUAL ( * 138320 )
 ;
- wl<15>
  ( PIN wl<15> ) ( sram.bitcell_15_3 wl ) ( sram.bitcell_15_2 wl )
  ( sram.bitcell_15_1 wl ) ( sram.bitcell_15_0 wl )
  + ROUTED metal2 ( 4750 133840 ) VIRTUAL ( * 133840 )
    NEW metal2 ( 1710 133840 ) VIRTUAL ( * 133840 )
    NEW metal2 ( 7790 133840 ) VIRTUAL ( * 133840 )
    NEW metal2 ( 10830 133840 ) VIRTUAL ( * 133840 )
 ;
- wl<16>
  ( PIN wl<16> ) ( sram.bitcell_16_3 wl ) ( sram.bitcell_16_2 wl )
  ( sram.bitcell_16_1 wl ) ( sram.bitcell_16_0 wl )
  + ROUTED metal2 ( 4750 133280 ) VIRTUAL ( * 133280 )
    NEW metal2 ( 1710 133280 ) VIRTUAL ( * 133280 )
    NEW metal2 ( 7790 133280 ) VIRTUAL ( * 133280 )
    NEW metal2 ( 10830 133280 ) VIRTUAL ( * 133280 )
 ;
- wl<17>
  ( PIN wl<17> ) ( sram.bitcell_17_3 wl ) ( sram.bitcell_17_2 wl )
  ( sram.bitcell_17_1 wl ) ( sram.bitcell_17_0 wl )
  + ROUTED metal2 ( 4750 128800 ) VIRTUAL ( * 128800 )
    NEW metal2 ( 1710 128800 ) VIRTUAL ( * 128800 )
    NEW metal2 ( 7790 128800 ) VIRTUAL ( * 128800 )
    NEW metal2 ( 10830 128800 ) VIRTUAL ( * 128800 )
 ;
- wl<18>
  ( PIN wl<18> ) ( sram.bitcell_18_3 wl ) ( sram.bitcell_18_2 wl )
  ( sram.bitcell_18_1 wl ) ( sram.bitcell_18_0 wl )
  + ROUTED metal2 ( 4750 128240 ) VIRTUAL ( * 128240 )
    NEW metal2 ( 1710 128240 ) VIRTUAL ( * 128240 )
    NEW metal2 ( 7790 128240 ) VIRTUAL ( * 128240 )
    NEW metal2 ( 10830 128240 ) VIRTUAL ( * 128240 )
 ;
- wl<19>
  ( PIN wl<19> ) ( sram.bitcell_19_3 wl ) ( sram.bitcell_19_2 wl )
  ( sram.bitcell_19_1 wl ) ( sram.bitcell_19_0 wl )
  + ROUTED metal2 ( 4750 123760 ) VIRTUAL ( * 123760 )
    NEW metal2 ( 1710 123760 ) VIRTUAL ( * 123760 )
    NEW metal2 ( 7790 123760 ) VIRTUAL ( * 123760 )
    NEW metal2 ( 10830 123760 ) VIRTUAL ( * 123760 )
 ;
- wl<20>
  ( PIN wl<20> ) ( sram.bitcell_20_3 wl ) ( sram.bitcell_20_2 wl )
  ( sram.bitcell_20_1 wl ) ( sram.bitcell_20_0 wl )
  + ROUTED metal2 ( 4750 123200 ) VIRTUAL ( * 123200 )
    NEW metal2 ( 1710 123200 ) VIRTUAL ( * 123200 )
    NEW metal2 ( 7790 123200 ) VIRTUAL ( * 123200 )
    NEW metal2 ( 10830 123200 ) VIRTUAL ( * 123200 )
 ;
- wl<21>
  ( PIN wl<21> ) ( sram.bitcell_21_3 wl ) ( sram.bitcell_21_2 wl )
  ( sram.bitcell_21_1 wl ) ( sram.bitcell_21_0 wl )
  + ROUTED metal2 ( 4750 118720 ) VIRTUAL ( * 118720 )
    NEW metal2 ( 1710 118720 ) VIRTUAL ( * 118720 )
    NEW metal2 ( 7790 118720 ) VIRTUAL ( * 118720 )
    NEW metal2 ( 10830 118720 ) VIRTUAL ( * 118720 )
 ;
- wl<22>
  ( PIN wl<22> ) ( sram.bitcell_22_3 wl ) ( sram.bitcell_22_2 wl )
  ( sram.bitcell_22_1 wl ) ( sram.bitcell_22_0 wl )
  + ROUTED metal2 ( 4750 118160 ) VIRTUAL ( * 118160 )
    NEW metal2 ( 1710 118160 ) VIRTUAL ( * 118160 )
    NEW metal2 ( 7790 118160 ) VIRTUAL ( * 118160 )
    NEW metal2 ( 10830 118160 ) VIRTUAL ( * 118160 )
 ;
- wl<23>
  ( PIN wl<23> ) ( sram.bitcell_23_3 wl ) ( sram.bitcell_23_2 wl )
  ( sram.bitcell_23_1 wl ) ( sram.bitcell_23_0 wl )
  + ROUTED metal2 ( 4750 113680 ) VIRTUAL ( * 113680 )
    NEW metal2 ( 1710 113680 ) VIRTUAL ( * 113680 )
    NEW metal2 ( 7790 113680 ) VIRTUAL ( * 113680 )
    NEW metal2 ( 10830 113680 ) VIRTUAL ( * 113680 )
 ;
- wl<24>
  ( PIN wl<24> ) ( sram.bitcell_24_3 wl ) ( sram.bitcell_24_2 wl )
  ( sram.bitcell_24_1 wl ) ( sram.bitcell_24_0 wl )
  + ROUTED metal2 ( 4750 113120 ) VIRTUAL ( * 113120 )
    NEW metal2 ( 1710 113120 ) VIRTUAL ( * 113120 )
    NEW metal2 ( 7790 113120 ) VIRTUAL ( * 113120 )
    NEW metal2 ( 10830 113120 ) VIRTUAL ( * 113120 )
 ;
- wl<25>
  ( PIN wl<25> ) ( sram.bitcell_25_3 wl ) ( sram.bitcell_25_2 wl )
  ( sram.bitcell_25_1 wl ) ( sram.bitcell_25_0 wl )
  + ROUTED metal2 ( 4750 108640 ) VIRTUAL ( * 108640 )
    NEW metal2 ( 1710 108640 ) VIRTUAL ( * 108640 )
    NEW metal2 ( 7790 108640 ) VIRTUAL ( * 108640 )
    NEW metal2 ( 10830 108640 ) VIRTUAL ( * 108640 )
 ;
- wl<26>
  ( PIN wl<26> ) ( sram.bitcell_26_3 wl ) ( sram.bitcell_26_2 wl )
  ( sram.bitcell_26_1 wl ) ( sram.bitcell_26_0 wl )
  + ROUTED metal2 ( 4750 108080 ) VIRTUAL ( * 108080 )
    NEW metal2 ( 1710 108080 ) VIRTUAL ( * 108080 )
    NEW metal2 ( 7790 108080 ) VIRTUAL ( * 108080 )
    NEW metal2 ( 10830 108080 ) VIRTUAL ( * 108080 )
 ;
- wl<27>
  ( PIN wl<27> ) ( sram.bitcell_27_3 wl ) ( sram.bitcell_27_2 wl )
  ( sram.bitcell_27_1 wl ) ( sram.bitcell_27_0 wl )
  + ROUTED metal2 ( 4750 103600 ) VIRTUAL ( * 103600 )
    NEW metal2 ( 1710 103600 ) VIRTUAL ( * 103600 )
    NEW metal2 ( 7790 103600 ) VIRTUAL ( * 103600 )
    NEW metal2 ( 10830 103600 ) VIRTUAL ( * 103600 )
 ;
- wl<28>
  ( PIN wl<28> ) ( sram.bitcell_28_3 wl ) ( sram.bitcell_28_2 wl )
  ( sram.bitcell_28_1 wl ) ( sram.bitcell_28_0 wl )
  + ROUTED metal2 ( 4750 103040 ) VIRTUAL ( * 103040 )
    NEW metal2 ( 1710 103040 ) VIRTUAL ( * 103040 )
    NEW metal2 ( 7790 103040 ) VIRTUAL ( * 103040 )
    NEW metal2 ( 10830 103040 ) VIRTUAL ( * 103040 )
 ;
- wl<29>
  ( PIN wl<29> ) ( sram.bitcell_29_3 wl ) ( sram.bitcell_29_2 wl )
  ( sram.bitcell_29_1 wl ) ( sram.bitcell_29_0 wl )
  + ROUTED metal2 ( 4750 98560 ) VIRTUAL ( * 98560 )
    NEW metal2 ( 1710 98560 ) VIRTUAL ( * 98560 )
    NEW metal2 ( 7790 98560 ) VIRTUAL ( * 98560 )
    NEW metal2 ( 10830 98560 ) VIRTUAL ( * 98560 )
 ;
- wl<30>
  ( PIN wl<30> ) ( sram.bitcell_30_3 wl ) ( sram.bitcell_30_2 wl )
  ( sram.bitcell_30_1 wl ) ( sram.bitcell_30_0 wl )
  + ROUTED metal2 ( 4750 98000 ) VIRTUAL ( * 98000 )
    NEW metal2 ( 1710 98000 ) VIRTUAL ( * 98000 )
    NEW metal2 ( 7790 98000 ) VIRTUAL ( * 98000 )
    NEW metal2 ( 10830 98000 ) VIRTUAL ( * 98000 )
 ;
- wl<31>
  ( PIN wl<31> ) ( sram.bitcell_31_3 wl ) ( sram.bitcell_31_2 wl )
  ( sram.bitcell_31_1 wl ) ( sram.bitcell_31_0 wl )
  + ROUTED metal2 ( 4750 93520 ) VIRTUAL ( * 93520 )
    NEW metal2 ( 1710 93520 ) VIRTUAL ( * 93520 )
    NEW metal2 ( 7790 93520 ) VIRTUAL ( * 93520 )
    NEW metal2 ( 10830 93520 ) VIRTUAL ( * 93520 )
 ;
- wl<32>
  ( PIN wl<32> ) ( sram.bitcell_32_3 wl ) ( sram.bitcell_32_2 wl )
  ( sram.bitcell_32_1 wl ) ( sram.bitcell_32_0 wl )
  + ROUTED metal2 ( 4750 92960 ) VIRTUAL ( * 92960 )
    NEW metal2 ( 1710 92960 ) VIRTUAL ( * 92960 )
    NEW metal2 ( 7790 92960 ) VIRTUAL ( * 92960 )
    NEW metal2 ( 10830 92960 ) VIRTUAL ( * 92960 )
 ;
- wl<33>
  ( PIN wl<33> ) ( sram.bitcell_33_3 wl ) ( sram.bitcell_33_2 wl )
  ( sram.bitcell_33_1 wl ) ( sram.bitcell_33_0 wl )
  + ROUTED metal2 ( 4750 88480 ) VIRTUAL ( * 88480 )
    NEW metal2 ( 1710 88480 ) VIRTUAL ( * 88480 )
    NEW metal2 ( 7790 88480 ) VIRTUAL ( * 88480 )
    NEW metal2 ( 10830 88480 ) VIRTUAL ( * 88480 )
 ;
- wl<34>
  ( PIN wl<34> ) ( sram.bitcell_34_3 wl ) ( sram.bitcell_34_2 wl )
  ( sram.bitcell_34_1 wl ) ( sram.bitcell_34_0 wl )
  + ROUTED metal2 ( 4750 87920 ) VIRTUAL ( * 87920 )
    NEW metal2 ( 1710 87920 ) VIRTUAL ( * 87920 )
    NEW metal2 ( 7790 87920 ) VIRTUAL ( * 87920 )
    NEW metal2 ( 10830 87920 ) VIRTUAL ( * 87920 )
 ;
- wl<35>
  ( PIN wl<35> ) ( sram.bitcell_35_3 wl ) ( sram.bitcell_35_2 wl )
  ( sram.bitcell_35_1 wl ) ( sram.bitcell_35_0 wl )
  + ROUTED metal2 ( 4750 83440 ) VIRTUAL ( * 83440 )
    NEW metal2 ( 1710 83440 ) VIRTUAL ( * 83440 )
    NEW metal2 ( 7790 83440 ) VIRTUAL ( * 83440 )
    NEW metal2 ( 10830 83440 ) VIRTUAL ( * 83440 )
 ;
- wl<36>
  ( PIN wl<36> ) ( sram.bitcell_36_3 wl ) ( sram.bitcell_36_2 wl )
  ( sram.bitcell_36_1 wl ) ( sram.bitcell_36_0 wl )
  + ROUTED metal2 ( 4750 82880 ) VIRTUAL ( * 82880 )
    NEW metal2 ( 1710 82880 ) VIRTUAL ( * 82880 )
    NEW metal2 ( 7790 82880 ) VIRTUAL ( * 82880 )
    NEW metal2 ( 10830 82880 ) VIRTUAL ( * 82880 )
 ;
- wl<37>
  ( PIN wl<37> ) ( sram.bitcell_37_3 wl ) ( sram.bitcell_37_2 wl )
  ( sram.bitcell_37_1 wl ) ( sram.bitcell_37_0 wl )
  + ROUTED metal2 ( 4750 78400 ) VIRTUAL ( * 78400 )
    NEW metal2 ( 1710 78400 ) VIRTUAL ( * 78400 )
    NEW metal2 ( 7790 78400 ) VIRTUAL ( * 78400 )
    NEW metal2 ( 10830 78400 ) VIRTUAL ( * 78400 )
 ;
- wl<38>
  ( PIN wl<38> ) ( sram.bitcell_38_3 wl ) ( sram.bitcell_38_2 wl )
  ( sram.bitcell_38_1 wl ) ( sram.bitcell_38_0 wl )
  + ROUTED metal2 ( 4750 77840 ) VIRTUAL ( * 77840 )
    NEW metal2 ( 1710 77840 ) VIRTUAL ( * 77840 )
    NEW metal2 ( 7790 77840 ) VIRTUAL ( * 77840 )
    NEW metal2 ( 10830 77840 ) VIRTUAL ( * 77840 )
 ;
- wl<39>
  ( PIN wl<39> ) ( sram.bitcell_39_3 wl ) ( sram.bitcell_39_2 wl )
  ( sram.bitcell_39_1 wl ) ( sram.bitcell_39_0 wl )
  + ROUTED metal2 ( 4750 73360 ) VIRTUAL ( * 73360 )
    NEW metal2 ( 1710 73360 ) VIRTUAL ( * 73360 )
    NEW metal2 ( 7790 73360 ) VIRTUAL ( * 73360 )
    NEW metal2 ( 10830 73360 ) VIRTUAL ( * 73360 )
 ;
- wl<40>
  ( PIN wl<40> ) ( sram.bitcell_40_3 wl ) ( sram.bitcell_40_2 wl )
  ( sram.bitcell_40_1 wl ) ( sram.bitcell_40_0 wl )
  + ROUTED metal2 ( 4750 72800 ) VIRTUAL ( * 72800 )
    NEW metal2 ( 1710 72800 ) VIRTUAL ( * 72800 )
    NEW metal2 ( 7790 72800 ) VIRTUAL ( * 72800 )
    NEW metal2 ( 10830 72800 ) VIRTUAL ( * 72800 )
 ;
- wl<41>
  ( PIN wl<41> ) ( sram.bitcell_41_3 wl ) ( sram.bitcell_41_2 wl )
  ( sram.bitcell_41_1 wl ) ( sram.bitcell_41_0 wl )
  + ROUTED metal2 ( 4750 68320 ) VIRTUAL ( * 68320 )
    NEW metal2 ( 1710 68320 ) VIRTUAL ( * 68320 )
    NEW metal2 ( 7790 68320 ) VIRTUAL ( * 68320 )
    NEW metal2 ( 10830 68320 ) VIRTUAL ( * 68320 )
 ;
- wl<42>
  ( PIN wl<42> ) ( sram.bitcell_42_3 wl ) ( sram.bitcell_42_2 wl )
  ( sram.bitcell_42_1 wl ) ( sram.bitcell_42_0 wl )
  + ROUTED metal2 ( 4750 67760 ) VIRTUAL ( * 67760 )
    NEW metal2 ( 1710 67760 ) VIRTUAL ( * 67760 )
    NEW metal2 ( 7790 67760 ) VIRTUAL ( * 67760 )
    NEW metal2 ( 10830 67760 ) VIRTUAL ( * 67760 )
 ;
- wl<43>
  ( PIN wl<43> ) ( sram.bitcell_43_3 wl ) ( sram.bitcell_43_2 wl )
  ( sram.bitcell_43_1 wl ) ( sram.bitcell_43_0 wl )
  + ROUTED metal2 ( 4750 63280 ) VIRTUAL ( * 63280 )
    NEW metal2 ( 1710 63280 ) VIRTUAL ( * 63280 )
    NEW metal2 ( 7790 63280 ) VIRTUAL ( * 63280 )
    NEW metal2 ( 10830 63280 ) VIRTUAL ( * 63280 )
 ;
- wl<44>
  ( PIN wl<44> ) ( sram.bitcell_44_3 wl ) ( sram.bitcell_44_2 wl )
  ( sram.bitcell_44_1 wl ) ( sram.bitcell_44_0 wl )
  + ROUTED metal2 ( 4750 62720 ) VIRTUAL ( * 62720 )
    NEW metal2 ( 1710 62720 ) VIRTUAL ( * 62720 )
    NEW metal2 ( 7790 62720 ) VIRTUAL ( * 62720 )
    NEW metal2 ( 10830 62720 ) VIRTUAL ( * 62720 )
 ;
- wl<45>
  ( PIN wl<45> ) ( sram.bitcell_45_3 wl ) ( sram.bitcell_45_2 wl )
  ( sram.bitcell_45_1 wl ) ( sram.bitcell_45_0 wl )
  + ROUTED metal2 ( 4750 58240 ) VIRTUAL ( * 58240 )
    NEW metal2 ( 1710 58240 ) VIRTUAL ( * 58240 )
    NEW metal2 ( 7790 58240 ) VIRTUAL ( * 58240 )
    NEW metal2 ( 10830 58240 ) VIRTUAL ( * 58240 )
 ;
- wl<46>
  ( PIN wl<46> ) ( sram.bitcell_46_3 wl ) ( sram.bitcell_46_2 wl )
  ( sram.bitcell_46_1 wl ) ( sram.bitcell_46_0 wl )
  + ROUTED metal2 ( 4750 57680 ) VIRTUAL ( * 57680 )
    NEW metal2 ( 1710 57680 ) VIRTUAL ( * 57680 )
    NEW metal2 ( 7790 57680 ) VIRTUAL ( * 57680 )
    NEW metal2 ( 10830 57680 ) VIRTUAL ( * 57680 )
 ;
- wl<47>
  ( PIN wl<47> ) ( sram.bitcell_47_3 wl ) ( sram.bitcell_47_2 wl )
  ( sram.bitcell_47_1 wl ) ( sram.bitcell_47_0 wl )
  + ROUTED metal2 ( 4750 53200 ) VIRTUAL ( * 53200 )
    NEW metal2 ( 1710 53200 ) VIRTUAL ( * 53200 )
    NEW metal2 ( 7790 53200 ) VIRTUAL ( * 53200 )
    NEW metal2 ( 10830 53200 ) VIRTUAL ( * 53200 )
 ;
- wl<48>
  ( PIN wl<48> ) ( sram.bitcell_48_3 wl ) ( sram.bitcell_48_2 wl )
  ( sram.bitcell_48_1 wl ) ( sram.bitcell_48_0 wl )
  + ROUTED metal2 ( 4750 52640 ) VIRTUAL ( * 52640 )
    NEW metal2 ( 1710 52640 ) VIRTUAL ( * 52640 )
    NEW metal2 ( 7790 52640 ) VIRTUAL ( * 52640 )
    NEW metal2 ( 10830 52640 ) VIRTUAL ( * 52640 )
 ;
- wl<49>
  ( PIN wl<49> ) ( sram.bitcell_49_3 wl ) ( sram.bitcell_49_2 wl )
  ( sram.bitcell_49_1 wl ) ( sram.bitcell_49_0 wl )
  + ROUTED metal2 ( 4750 48160 ) VIRTUAL ( * 48160 )
    NEW metal2 ( 1710 48160 ) VIRTUAL ( * 48160 )
    NEW metal2 ( 7790 48160 ) VIRTUAL ( * 48160 )
    NEW metal2 ( 10830 48160 ) VIRTUAL ( * 48160 )
 ;
- wl<50>
  ( PIN wl<50> ) ( sram.bitcell_50_3 wl ) ( sram.bitcell_50_2 wl )
  ( sram.bitcell_50_1 wl ) ( sram.bitcell_50_0 wl )
  + ROUTED metal2 ( 4750 47600 ) VIRTUAL ( * 47600 )
    NEW metal2 ( 1710 47600 ) VIRTUAL ( * 47600 )
    NEW metal2 ( 7790 47600 ) VIRTUAL ( * 47600 )
    NEW metal2 ( 10830 47600 ) VIRTUAL ( * 47600 )
 ;
- wl<51>
  ( PIN wl<51> ) ( sram.bitcell_51_3 wl ) ( sram.bitcell_51_2 wl )
  ( sram.bitcell_51_1 wl ) ( sram.bitcell_51_0 wl )
  + ROUTED metal2 ( 4750 43120 ) VIRTUAL ( * 43120 )
    NEW metal2 ( 1710 43120 ) VIRTUAL ( * 43120 )
    NEW metal2 ( 7790 43120 ) VIRTUAL ( * 43120 )
    NEW metal2 ( 10830 43120 ) VIRTUAL ( * 43120 )
 ;
- wl<52>
  ( PIN wl<52> ) ( sram.bitcell_52_3 wl ) ( sram.bitcell_52_2 wl )
  ( sram.bitcell_52_1 wl ) ( sram.bitcell_52_0 wl )
  + ROUTED metal2 ( 4750 42560 ) VIRTUAL ( * 42560 )
    NEW metal2 ( 1710 42560 ) VIRTUAL ( * 42560 )
    NEW metal2 ( 7790 42560 ) VIRTUAL ( * 42560 )
    NEW metal2 ( 10830 42560 ) VIRTUAL ( * 42560 )
 ;
- wl<53>
  ( PIN wl<53> ) ( sram.bitcell_53_3 wl ) ( sram.bitcell_53_2 wl )
  ( sram.bitcell_53_1 wl ) ( sram.bitcell_53_0 wl )
  + ROUTED metal2 ( 4750 38080 ) VIRTUAL ( * 38080 )
    NEW metal2 ( 1710 38080 ) VIRTUAL ( * 38080 )
    NEW metal2 ( 7790 38080 ) VIRTUAL ( * 38080 )
    NEW metal2 ( 10830 38080 ) VIRTUAL ( * 38080 )
 ;
- wl<54>
  ( PIN wl<54> ) ( sram.bitcell_54_3 wl ) ( sram.bitcell_54_2 wl )
  ( sram.bitcell_54_1 wl ) ( sram.bitcell_54_0 wl )
  + ROUTED metal2 ( 4750 37520 ) VIRTUAL ( * 37520 )
    NEW metal2 ( 1710 37520 ) VIRTUAL ( * 37520 )
    NEW metal2 ( 7790 37520 ) VIRTUAL ( * 37520 )
    NEW metal2 ( 10830 37520 ) VIRTUAL ( * 37520 )
 ;
- wl<55>
  ( PIN wl<55> ) ( sram.bitcell_55_3 wl ) ( sram.bitcell_55_2 wl )
  ( sram.bitcell_55_1 wl ) ( sram.bitcell_55_0 wl )
  + ROUTED metal2 ( 4750 33040 ) VIRTUAL ( * 33040 )
    NEW metal2 ( 1710 33040 ) VIRTUAL ( * 33040 )
    NEW metal2 ( 7790 33040 ) VIRTUAL ( * 33040 )
    NEW metal2 ( 10830 33040 ) VIRTUAL ( * 33040 )
 ;
- wl<56>
  ( PIN wl<56> ) ( sram.bitcell_56_3 wl ) ( sram.bitcell_56_2 wl )
  ( sram.bitcell_56_1 wl ) ( sram.bitcell_56_0 wl )
  + ROUTED metal2 ( 4750 32480 ) VIRTUAL ( * 32480 )
    NEW metal2 ( 1710 32480 ) VIRTUAL ( * 32480 )
    NEW metal2 ( 7790 32480 ) VIRTUAL ( * 32480 )
    NEW metal2 ( 10830 32480 ) VIRTUAL ( * 32480 )
 ;
- wl<57>
  ( PIN wl<57> ) ( sram.bitcell_57_3 wl ) ( sram.bitcell_57_2 wl )
  ( sram.bitcell_57_1 wl ) ( sram.bitcell_57_0 wl )
  + ROUTED metal2 ( 4750 28000 ) VIRTUAL ( * 28000 )
    NEW metal2 ( 1710 28000 ) VIRTUAL ( * 28000 )
    NEW metal2 ( 7790 28000 ) VIRTUAL ( * 28000 )
    NEW metal2 ( 10830 28000 ) VIRTUAL ( * 28000 )
 ;
- wl<58>
  ( PIN wl<58> ) ( sram.bitcell_58_3 wl ) ( sram.bitcell_58_2 wl )
  ( sram.bitcell_58_1 wl ) ( sram.bitcell_58_0 wl )
  + ROUTED metal2 ( 4750 27440 ) VIRTUAL ( * 27440 )
    NEW metal2 ( 1710 27440 ) VIRTUAL ( * 27440 )
    NEW metal2 ( 7790 27440 ) VIRTUAL ( * 27440 )
    NEW metal2 ( 10830 27440 ) VIRTUAL ( * 27440 )
 ;
- wl<59>
  ( PIN wl<59> ) ( sram.bitcell_59_3 wl ) ( sram.bitcell_59_2 wl )
  ( sram.bitcell_59_1 wl ) ( sram.bitcell_59_0 wl )
  + ROUTED metal2 ( 4750 22960 ) VIRTUAL ( * 22960 )
    NEW metal2 ( 1710 22960 ) VIRTUAL ( * 22960 )
    NEW metal2 ( 7790 22960 ) VIRTUAL ( * 22960 )
    NEW metal2 ( 10830 22960 ) VIRTUAL ( * 22960 )
 ;
- wl<60>
  ( PIN wl<60> ) ( sram.bitcell_60_3 wl ) ( sram.bitcell_60_2 wl )
  ( sram.bitcell_60_1 wl ) ( sram.bitcell_60_0 wl )
  + ROUTED metal2 ( 4750 22400 ) VIRTUAL ( * 22400 )
    NEW metal2 ( 1710 22400 ) VIRTUAL ( * 22400 )
    NEW metal2 ( 7790 22400 ) VIRTUAL ( * 22400 )
    NEW metal2 ( 10830 22400 ) VIRTUAL ( * 22400 )
 ;
- wl<61>
  ( PIN wl<61> ) ( sram.bitcell_61_3 wl ) ( sram.bitcell_61_2 wl )
  ( sram.bitcell_61_1 wl ) ( sram.bitcell_61_0 wl )
  + ROUTED metal2 ( 4750 17920 ) VIRTUAL ( * 17920 )
    NEW metal2 ( 1710 17920 ) VIRTUAL ( * 17920 )
    NEW metal2 ( 7790 17920 ) VIRTUAL ( * 17920 )
    NEW metal2 ( 10830 17920 ) VIRTUAL ( * 17920 )
 ;
- wl<62>
  ( PIN wl<62> ) ( sram.bitcell_62_3 wl ) ( sram.bitcell_62_2 wl )
  ( sram.bitcell_62_1 wl ) ( sram.bitcell_62_0 wl )
  + ROUTED metal2 ( 4750 17360 ) VIRTUAL ( * 17360 )
    NEW metal2 ( 1710 17360 ) VIRTUAL ( * 17360 )
    NEW metal2 ( 7790 17360 ) VIRTUAL ( * 17360 )
    NEW metal2 ( 10830 17360 ) VIRTUAL ( * 17360 )
 ;
- wl<63>
  ( PIN wl<63> ) ( sram.bitcell_63_3 wl ) ( sram.bitcell_63_2 wl )
  ( sram.bitcell_63_1 wl ) ( sram.bitcell_63_0 wl )
  + ROUTED metal2 ( 4750 12880 ) VIRTUAL ( * 12880 )
    NEW metal2 ( 1710 12880 ) VIRTUAL ( * 12880 )
    NEW metal2 ( 7790 12880 ) VIRTUAL ( * 12880 )
    NEW metal2 ( 10830 12880 ) VIRTUAL ( * 12880 )
 ;
- in_b<0>
  ( PIN in_b<0> ) ( sram.bitcell_0_3 in_b ) ( sram.bitcell_0_2 in_b )
  ( sram.bitcell_0_1 in_b ) ( sram.bitcell_0_0 in_b )
  + ROUTED metal2 ( 5780 171640 ) VIRTUAL ( * 171640 )
    NEW metal2 ( 2740 171640 ) VIRTUAL ( * 171640 )
    NEW metal2 ( 8820 171640 ) VIRTUAL ( * 171640 )
    NEW metal2 ( 11860 171640 ) VIRTUAL ( * 171640 )
 ;
- in_b<1>
  ( PIN in_b<1> ) ( sram.bitcell_1_3 in_b ) ( sram.bitcell_1_2 in_b )
  ( sram.bitcell_1_1 in_b ) ( sram.bitcell_1_0 in_b )
  + ROUTED metal2 ( 5780 171080 ) VIRTUAL ( * 171080 )
    NEW metal2 ( 2740 171080 ) VIRTUAL ( * 171080 )
    NEW metal2 ( 8820 171080 ) VIRTUAL ( * 171080 )
    NEW metal2 ( 11860 171080 ) VIRTUAL ( * 171080 )
 ;
- in_b<2>
  ( PIN in_b<2> ) ( sram.bitcell_2_3 in_b ) ( sram.bitcell_2_2 in_b )
  ( sram.bitcell_2_1 in_b ) ( sram.bitcell_2_0 in_b )
  + ROUTED metal2 ( 5780 166600 ) VIRTUAL ( * 166600 )
    NEW metal2 ( 2740 166600 ) VIRTUAL ( * 166600 )
    NEW metal2 ( 8820 166600 ) VIRTUAL ( * 166600 )
    NEW metal2 ( 11860 166600 ) VIRTUAL ( * 166600 )
 ;
- in_b<3>
  ( PIN in_b<3> ) ( sram.bitcell_3_3 in_b ) ( sram.bitcell_3_2 in_b )
  ( sram.bitcell_3_1 in_b ) ( sram.bitcell_3_0 in_b )
  + ROUTED metal2 ( 5780 166040 ) VIRTUAL ( * 166040 )
    NEW metal2 ( 2740 166040 ) VIRTUAL ( * 166040 )
    NEW metal2 ( 8820 166040 ) VIRTUAL ( * 166040 )
    NEW metal2 ( 11860 166040 ) VIRTUAL ( * 166040 )
 ;
- in_b<4>
  ( PIN in_b<4> ) ( sram.bitcell_4_3 in_b ) ( sram.bitcell_4_2 in_b )
  ( sram.bitcell_4_1 in_b ) ( sram.bitcell_4_0 in_b )
  + ROUTED metal2 ( 5780 161560 ) VIRTUAL ( * 161560 )
    NEW metal2 ( 2740 161560 ) VIRTUAL ( * 161560 )
    NEW metal2 ( 8820 161560 ) VIRTUAL ( * 161560 )
    NEW metal2 ( 11860 161560 ) VIRTUAL ( * 161560 )
 ;
- in_b<5>
  ( PIN in_b<5> ) ( sram.bitcell_5_3 in_b ) ( sram.bitcell_5_2 in_b )
  ( sram.bitcell_5_1 in_b ) ( sram.bitcell_5_0 in_b )
  + ROUTED metal2 ( 5780 161000 ) VIRTUAL ( * 161000 )
    NEW metal2 ( 2740 161000 ) VIRTUAL ( * 161000 )
    NEW metal2 ( 8820 161000 ) VIRTUAL ( * 161000 )
    NEW metal2 ( 11860 161000 ) VIRTUAL ( * 161000 )
 ;
- in_b<6>
  ( PIN in_b<6> ) ( sram.bitcell_6_3 in_b ) ( sram.bitcell_6_2 in_b )
  ( sram.bitcell_6_1 in_b ) ( sram.bitcell_6_0 in_b )
  + ROUTED metal2 ( 5780 156520 ) VIRTUAL ( * 156520 )
    NEW metal2 ( 2740 156520 ) VIRTUAL ( * 156520 )
    NEW metal2 ( 8820 156520 ) VIRTUAL ( * 156520 )
    NEW metal2 ( 11860 156520 ) VIRTUAL ( * 156520 )
 ;
- in_b<7>
  ( PIN in_b<7> ) ( sram.bitcell_7_3 in_b ) ( sram.bitcell_7_2 in_b )
  ( sram.bitcell_7_1 in_b ) ( sram.bitcell_7_0 in_b )
  + ROUTED metal2 ( 5780 155960 ) VIRTUAL ( * 155960 )
    NEW metal2 ( 2740 155960 ) VIRTUAL ( * 155960 )
    NEW metal2 ( 8820 155960 ) VIRTUAL ( * 155960 )
    NEW metal2 ( 11860 155960 ) VIRTUAL ( * 155960 )
 ;
- in_b<8>
  ( PIN in_b<8> ) ( sram.bitcell_8_3 in_b ) ( sram.bitcell_8_2 in_b )
  ( sram.bitcell_8_1 in_b ) ( sram.bitcell_8_0 in_b )
  + ROUTED metal2 ( 5780 151480 ) VIRTUAL ( * 151480 )
    NEW metal2 ( 2740 151480 ) VIRTUAL ( * 151480 )
    NEW metal2 ( 8820 151480 ) VIRTUAL ( * 151480 )
    NEW metal2 ( 11860 151480 ) VIRTUAL ( * 151480 )
 ;
- in_b<9>
  ( PIN in_b<9> ) ( sram.bitcell_9_3 in_b ) ( sram.bitcell_9_2 in_b )
  ( sram.bitcell_9_1 in_b ) ( sram.bitcell_9_0 in_b )
  + ROUTED metal2 ( 5780 150920 ) VIRTUAL ( * 150920 )
    NEW metal2 ( 2740 150920 ) VIRTUAL ( * 150920 )
    NEW metal2 ( 8820 150920 ) VIRTUAL ( * 150920 )
    NEW metal2 ( 11860 150920 ) VIRTUAL ( * 150920 )
 ;
- in_b<10>
  ( PIN in_b<10> ) ( sram.bitcell_10_3 in_b ) ( sram.bitcell_10_2 in_b )
  ( sram.bitcell_10_1 in_b ) ( sram.bitcell_10_0 in_b )
  + ROUTED metal2 ( 5780 146440 ) VIRTUAL ( * 146440 )
    NEW metal2 ( 2740 146440 ) VIRTUAL ( * 146440 )
    NEW metal2 ( 8820 146440 ) VIRTUAL ( * 146440 )
    NEW metal2 ( 11860 146440 ) VIRTUAL ( * 146440 )
 ;
- in_b<11>
  ( PIN in_b<11> ) ( sram.bitcell_11_3 in_b ) ( sram.bitcell_11_2 in_b )
  ( sram.bitcell_11_1 in_b ) ( sram.bitcell_11_0 in_b )
  + ROUTED metal2 ( 5780 145880 ) VIRTUAL ( * 145880 )
    NEW metal2 ( 2740 145880 ) VIRTUAL ( * 145880 )
    NEW metal2 ( 8820 145880 ) VIRTUAL ( * 145880 )
    NEW metal2 ( 11860 145880 ) VIRTUAL ( * 145880 )
 ;
- in_b<12>
  ( PIN in_b<12> ) ( sram.bitcell_12_3 in_b ) ( sram.bitcell_12_2 in_b )
  ( sram.bitcell_12_1 in_b ) ( sram.bitcell_12_0 in_b )
  + ROUTED metal2 ( 5780 141400 ) VIRTUAL ( * 141400 )
    NEW metal2 ( 2740 141400 ) VIRTUAL ( * 141400 )
    NEW metal2 ( 8820 141400 ) VIRTUAL ( * 141400 )
    NEW metal2 ( 11860 141400 ) VIRTUAL ( * 141400 )
 ;
- in_b<13>
  ( PIN in_b<13> ) ( sram.bitcell_13_3 in_b ) ( sram.bitcell_13_2 in_b )
  ( sram.bitcell_13_1 in_b ) ( sram.bitcell_13_0 in_b )
  + ROUTED metal2 ( 5780 140840 ) VIRTUAL ( * 140840 )
    NEW metal2 ( 2740 140840 ) VIRTUAL ( * 140840 )
    NEW metal2 ( 8820 140840 ) VIRTUAL ( * 140840 )
    NEW metal2 ( 11860 140840 ) VIRTUAL ( * 140840 )
 ;
- in_b<14>
  ( PIN in_b<14> ) ( sram.bitcell_14_3 in_b ) ( sram.bitcell_14_2 in_b )
  ( sram.bitcell_14_1 in_b ) ( sram.bitcell_14_0 in_b )
  + ROUTED metal2 ( 5780 136360 ) VIRTUAL ( * 136360 )
    NEW metal2 ( 2740 136360 ) VIRTUAL ( * 136360 )
    NEW metal2 ( 8820 136360 ) VIRTUAL ( * 136360 )
    NEW metal2 ( 11860 136360 ) VIRTUAL ( * 136360 )
 ;
- in_b<15>
  ( PIN in_b<15> ) ( sram.bitcell_15_3 in_b ) ( sram.bitcell_15_2 in_b )
  ( sram.bitcell_15_1 in_b ) ( sram.bitcell_15_0 in_b )
  + ROUTED metal2 ( 5780 135800 ) VIRTUAL ( * 135800 )
    NEW metal2 ( 2740 135800 ) VIRTUAL ( * 135800 )
    NEW metal2 ( 8820 135800 ) VIRTUAL ( * 135800 )
    NEW metal2 ( 11860 135800 ) VIRTUAL ( * 135800 )
 ;
- in_b<16>
  ( PIN in_b<16> ) ( sram.bitcell_16_3 in_b ) ( sram.bitcell_16_2 in_b )
  ( sram.bitcell_16_1 in_b ) ( sram.bitcell_16_0 in_b )
  + ROUTED metal2 ( 5780 131320 ) VIRTUAL ( * 131320 )
    NEW metal2 ( 2740 131320 ) VIRTUAL ( * 131320 )
    NEW metal2 ( 8820 131320 ) VIRTUAL ( * 131320 )
    NEW metal2 ( 11860 131320 ) VIRTUAL ( * 131320 )
 ;
- in_b<17>
  ( PIN in_b<17> ) ( sram.bitcell_17_3 in_b ) ( sram.bitcell_17_2 in_b )
  ( sram.bitcell_17_1 in_b ) ( sram.bitcell_17_0 in_b )
  + ROUTED metal2 ( 5780 130760 ) VIRTUAL ( * 130760 )
    NEW metal2 ( 2740 130760 ) VIRTUAL ( * 130760 )
    NEW metal2 ( 8820 130760 ) VIRTUAL ( * 130760 )
    NEW metal2 ( 11860 130760 ) VIRTUAL ( * 130760 )
 ;
- in_b<18>
  ( PIN in_b<18> ) ( sram.bitcell_18_3 in_b ) ( sram.bitcell_18_2 in_b )
  ( sram.bitcell_18_1 in_b ) ( sram.bitcell_18_0 in_b )
  + ROUTED metal2 ( 5780 126280 ) VIRTUAL ( * 126280 )
    NEW metal2 ( 2740 126280 ) VIRTUAL ( * 126280 )
    NEW metal2 ( 8820 126280 ) VIRTUAL ( * 126280 )
    NEW metal2 ( 11860 126280 ) VIRTUAL ( * 126280 )
 ;
- in_b<19>
  ( PIN in_b<19> ) ( sram.bitcell_19_3 in_b ) ( sram.bitcell_19_2 in_b )
  ( sram.bitcell_19_1 in_b ) ( sram.bitcell_19_0 in_b )
  + ROUTED metal2 ( 5780 125720 ) VIRTUAL ( * 125720 )
    NEW metal2 ( 2740 125720 ) VIRTUAL ( * 125720 )
    NEW metal2 ( 8820 125720 ) VIRTUAL ( * 125720 )
    NEW metal2 ( 11860 125720 ) VIRTUAL ( * 125720 )
 ;
- in_b<20>
  ( PIN in_b<20> ) ( sram.bitcell_20_3 in_b ) ( sram.bitcell_20_2 in_b )
  ( sram.bitcell_20_1 in_b ) ( sram.bitcell_20_0 in_b )
  + ROUTED metal2 ( 5780 121240 ) VIRTUAL ( * 121240 )
    NEW metal2 ( 2740 121240 ) VIRTUAL ( * 121240 )
    NEW metal2 ( 8820 121240 ) VIRTUAL ( * 121240 )
    NEW metal2 ( 11860 121240 ) VIRTUAL ( * 121240 )
 ;
- in_b<21>
  ( PIN in_b<21> ) ( sram.bitcell_21_3 in_b ) ( sram.bitcell_21_2 in_b )
  ( sram.bitcell_21_1 in_b ) ( sram.bitcell_21_0 in_b )
  + ROUTED metal2 ( 5780 120680 ) VIRTUAL ( * 120680 )
    NEW metal2 ( 2740 120680 ) VIRTUAL ( * 120680 )
    NEW metal2 ( 8820 120680 ) VIRTUAL ( * 120680 )
    NEW metal2 ( 11860 120680 ) VIRTUAL ( * 120680 )
 ;
- in_b<22>
  ( PIN in_b<22> ) ( sram.bitcell_22_3 in_b ) ( sram.bitcell_22_2 in_b )
  ( sram.bitcell_22_1 in_b ) ( sram.bitcell_22_0 in_b )
  + ROUTED metal2 ( 5780 116200 ) VIRTUAL ( * 116200 )
    NEW metal2 ( 2740 116200 ) VIRTUAL ( * 116200 )
    NEW metal2 ( 8820 116200 ) VIRTUAL ( * 116200 )
    NEW metal2 ( 11860 116200 ) VIRTUAL ( * 116200 )
 ;
- in_b<23>
  ( PIN in_b<23> ) ( sram.bitcell_23_3 in_b ) ( sram.bitcell_23_2 in_b )
  ( sram.bitcell_23_1 in_b ) ( sram.bitcell_23_0 in_b )
  + ROUTED metal2 ( 5780 115640 ) VIRTUAL ( * 115640 )
    NEW metal2 ( 2740 115640 ) VIRTUAL ( * 115640 )
    NEW metal2 ( 8820 115640 ) VIRTUAL ( * 115640 )
    NEW metal2 ( 11860 115640 ) VIRTUAL ( * 115640 )
 ;
- in_b<24>
  ( PIN in_b<24> ) ( sram.bitcell_24_3 in_b ) ( sram.bitcell_24_2 in_b )
  ( sram.bitcell_24_1 in_b ) ( sram.bitcell_24_0 in_b )
  + ROUTED metal2 ( 5780 111160 ) VIRTUAL ( * 111160 )
    NEW metal2 ( 2740 111160 ) VIRTUAL ( * 111160 )
    NEW metal2 ( 8820 111160 ) VIRTUAL ( * 111160 )
    NEW metal2 ( 11860 111160 ) VIRTUAL ( * 111160 )
 ;
- in_b<25>
  ( PIN in_b<25> ) ( sram.bitcell_25_3 in_b ) ( sram.bitcell_25_2 in_b )
  ( sram.bitcell_25_1 in_b ) ( sram.bitcell_25_0 in_b )
  + ROUTED metal2 ( 5780 110600 ) VIRTUAL ( * 110600 )
    NEW metal2 ( 2740 110600 ) VIRTUAL ( * 110600 )
    NEW metal2 ( 8820 110600 ) VIRTUAL ( * 110600 )
    NEW metal2 ( 11860 110600 ) VIRTUAL ( * 110600 )
 ;
- in_b<26>
  ( PIN in_b<26> ) ( sram.bitcell_26_3 in_b ) ( sram.bitcell_26_2 in_b )
  ( sram.bitcell_26_1 in_b ) ( sram.bitcell_26_0 in_b )
  + ROUTED metal2 ( 5780 106120 ) VIRTUAL ( * 106120 )
    NEW metal2 ( 2740 106120 ) VIRTUAL ( * 106120 )
    NEW metal2 ( 8820 106120 ) VIRTUAL ( * 106120 )
    NEW metal2 ( 11860 106120 ) VIRTUAL ( * 106120 )
 ;
- in_b<27>
  ( PIN in_b<27> ) ( sram.bitcell_27_3 in_b ) ( sram.bitcell_27_2 in_b )
  ( sram.bitcell_27_1 in_b ) ( sram.bitcell_27_0 in_b )
  + ROUTED metal2 ( 5780 105560 ) VIRTUAL ( * 105560 )
    NEW metal2 ( 2740 105560 ) VIRTUAL ( * 105560 )
    NEW metal2 ( 8820 105560 ) VIRTUAL ( * 105560 )
    NEW metal2 ( 11860 105560 ) VIRTUAL ( * 105560 )
 ;
- in_b<28>
  ( PIN in_b<28> ) ( sram.bitcell_28_3 in_b ) ( sram.bitcell_28_2 in_b )
  ( sram.bitcell_28_1 in_b ) ( sram.bitcell_28_0 in_b )
  + ROUTED metal2 ( 5780 101080 ) VIRTUAL ( * 101080 )
    NEW metal2 ( 2740 101080 ) VIRTUAL ( * 101080 )
    NEW metal2 ( 8820 101080 ) VIRTUAL ( * 101080 )
    NEW metal2 ( 11860 101080 ) VIRTUAL ( * 101080 )
 ;
- in_b<29>
  ( PIN in_b<29> ) ( sram.bitcell_29_3 in_b ) ( sram.bitcell_29_2 in_b )
  ( sram.bitcell_29_1 in_b ) ( sram.bitcell_29_0 in_b )
  + ROUTED metal2 ( 5780 100520 ) VIRTUAL ( * 100520 )
    NEW metal2 ( 2740 100520 ) VIRTUAL ( * 100520 )
    NEW metal2 ( 8820 100520 ) VIRTUAL ( * 100520 )
    NEW metal2 ( 11860 100520 ) VIRTUAL ( * 100520 )
 ;
- in_b<30>
  ( PIN in_b<30> ) ( sram.bitcell_30_3 in_b ) ( sram.bitcell_30_2 in_b )
  ( sram.bitcell_30_1 in_b ) ( sram.bitcell_30_0 in_b )
  + ROUTED metal2 ( 5780 96040 ) VIRTUAL ( * 96040 )
    NEW metal2 ( 2740 96040 ) VIRTUAL ( * 96040 )
    NEW metal2 ( 8820 96040 ) VIRTUAL ( * 96040 )
    NEW metal2 ( 11860 96040 ) VIRTUAL ( * 96040 )
 ;
- in_b<31>
  ( PIN in_b<31> ) ( sram.bitcell_31_3 in_b ) ( sram.bitcell_31_2 in_b )
  ( sram.bitcell_31_1 in_b ) ( sram.bitcell_31_0 in_b )
  + ROUTED metal2 ( 5780 95480 ) VIRTUAL ( * 95480 )
    NEW metal2 ( 2740 95480 ) VIRTUAL ( * 95480 )
    NEW metal2 ( 8820 95480 ) VIRTUAL ( * 95480 )
    NEW metal2 ( 11860 95480 ) VIRTUAL ( * 95480 )
 ;
- in_b<32>
  ( PIN in_b<32> ) ( sram.bitcell_32_3 in_b ) ( sram.bitcell_32_2 in_b )
  ( sram.bitcell_32_1 in_b ) ( sram.bitcell_32_0 in_b )
  + ROUTED metal2 ( 5780 91000 ) VIRTUAL ( * 91000 )
    NEW metal2 ( 2740 91000 ) VIRTUAL ( * 91000 )
    NEW metal2 ( 8820 91000 ) VIRTUAL ( * 91000 )
    NEW metal2 ( 11860 91000 ) VIRTUAL ( * 91000 )
 ;
- in_b<33>
  ( PIN in_b<33> ) ( sram.bitcell_33_3 in_b ) ( sram.bitcell_33_2 in_b )
  ( sram.bitcell_33_1 in_b ) ( sram.bitcell_33_0 in_b )
  + ROUTED metal2 ( 5780 90440 ) VIRTUAL ( * 90440 )
    NEW metal2 ( 2740 90440 ) VIRTUAL ( * 90440 )
    NEW metal2 ( 8820 90440 ) VIRTUAL ( * 90440 )
    NEW metal2 ( 11860 90440 ) VIRTUAL ( * 90440 )
 ;
- in_b<34>
  ( PIN in_b<34> ) ( sram.bitcell_34_3 in_b ) ( sram.bitcell_34_2 in_b )
  ( sram.bitcell_34_1 in_b ) ( sram.bitcell_34_0 in_b )
  + ROUTED metal2 ( 5780 85960 ) VIRTUAL ( * 85960 )
    NEW metal2 ( 2740 85960 ) VIRTUAL ( * 85960 )
    NEW metal2 ( 8820 85960 ) VIRTUAL ( * 85960 )
    NEW metal2 ( 11860 85960 ) VIRTUAL ( * 85960 )
 ;
- in_b<35>
  ( PIN in_b<35> ) ( sram.bitcell_35_3 in_b ) ( sram.bitcell_35_2 in_b )
  ( sram.bitcell_35_1 in_b ) ( sram.bitcell_35_0 in_b )
  + ROUTED metal2 ( 5780 85400 ) VIRTUAL ( * 85400 )
    NEW metal2 ( 2740 85400 ) VIRTUAL ( * 85400 )
    NEW metal2 ( 8820 85400 ) VIRTUAL ( * 85400 )
    NEW metal2 ( 11860 85400 ) VIRTUAL ( * 85400 )
 ;
- in_b<36>
  ( PIN in_b<36> ) ( sram.bitcell_36_3 in_b ) ( sram.bitcell_36_2 in_b )
  ( sram.bitcell_36_1 in_b ) ( sram.bitcell_36_0 in_b )
  + ROUTED metal2 ( 5780 80920 ) VIRTUAL ( * 80920 )
    NEW metal2 ( 2740 80920 ) VIRTUAL ( * 80920 )
    NEW metal2 ( 8820 80920 ) VIRTUAL ( * 80920 )
    NEW metal2 ( 11860 80920 ) VIRTUAL ( * 80920 )
 ;
- in_b<37>
  ( PIN in_b<37> ) ( sram.bitcell_37_3 in_b ) ( sram.bitcell_37_2 in_b )
  ( sram.bitcell_37_1 in_b ) ( sram.bitcell_37_0 in_b )
  + ROUTED metal2 ( 5780 80360 ) VIRTUAL ( * 80360 )
    NEW metal2 ( 2740 80360 ) VIRTUAL ( * 80360 )
    NEW metal2 ( 8820 80360 ) VIRTUAL ( * 80360 )
    NEW metal2 ( 11860 80360 ) VIRTUAL ( * 80360 )
 ;
- in_b<38>
  ( PIN in_b<38> ) ( sram.bitcell_38_3 in_b ) ( sram.bitcell_38_2 in_b )
  ( sram.bitcell_38_1 in_b ) ( sram.bitcell_38_0 in_b )
  + ROUTED metal2 ( 5780 75880 ) VIRTUAL ( * 75880 )
    NEW metal2 ( 2740 75880 ) VIRTUAL ( * 75880 )
    NEW metal2 ( 8820 75880 ) VIRTUAL ( * 75880 )
    NEW metal2 ( 11860 75880 ) VIRTUAL ( * 75880 )
 ;
- in_b<39>
  ( PIN in_b<39> ) ( sram.bitcell_39_3 in_b ) ( sram.bitcell_39_2 in_b )
  ( sram.bitcell_39_1 in_b ) ( sram.bitcell_39_0 in_b )
  + ROUTED metal2 ( 5780 75320 ) VIRTUAL ( * 75320 )
    NEW metal2 ( 2740 75320 ) VIRTUAL ( * 75320 )
    NEW metal2 ( 8820 75320 ) VIRTUAL ( * 75320 )
    NEW metal2 ( 11860 75320 ) VIRTUAL ( * 75320 )
 ;
- in_b<40>
  ( PIN in_b<40> ) ( sram.bitcell_40_3 in_b ) ( sram.bitcell_40_2 in_b )
  ( sram.bitcell_40_1 in_b ) ( sram.bitcell_40_0 in_b )
  + ROUTED metal2 ( 5780 70840 ) VIRTUAL ( * 70840 )
    NEW metal2 ( 2740 70840 ) VIRTUAL ( * 70840 )
    NEW metal2 ( 8820 70840 ) VIRTUAL ( * 70840 )
    NEW metal2 ( 11860 70840 ) VIRTUAL ( * 70840 )
 ;
- in_b<41>
  ( PIN in_b<41> ) ( sram.bitcell_41_3 in_b ) ( sram.bitcell_41_2 in_b )
  ( sram.bitcell_41_1 in_b ) ( sram.bitcell_41_0 in_b )
  + ROUTED metal2 ( 5780 70280 ) VIRTUAL ( * 70280 )
    NEW metal2 ( 2740 70280 ) VIRTUAL ( * 70280 )
    NEW metal2 ( 8820 70280 ) VIRTUAL ( * 70280 )
    NEW metal2 ( 11860 70280 ) VIRTUAL ( * 70280 )
 ;
- in_b<42>
  ( PIN in_b<42> ) ( sram.bitcell_42_3 in_b ) ( sram.bitcell_42_2 in_b )
  ( sram.bitcell_42_1 in_b ) ( sram.bitcell_42_0 in_b )
  + ROUTED metal2 ( 5780 65800 ) VIRTUAL ( * 65800 )
    NEW metal2 ( 2740 65800 ) VIRTUAL ( * 65800 )
    NEW metal2 ( 8820 65800 ) VIRTUAL ( * 65800 )
    NEW metal2 ( 11860 65800 ) VIRTUAL ( * 65800 )
 ;
- in_b<43>
  ( PIN in_b<43> ) ( sram.bitcell_43_3 in_b ) ( sram.bitcell_43_2 in_b )
  ( sram.bitcell_43_1 in_b ) ( sram.bitcell_43_0 in_b )
  + ROUTED metal2 ( 5780 65240 ) VIRTUAL ( * 65240 )
    NEW metal2 ( 2740 65240 ) VIRTUAL ( * 65240 )
    NEW metal2 ( 8820 65240 ) VIRTUAL ( * 65240 )
    NEW metal2 ( 11860 65240 ) VIRTUAL ( * 65240 )
 ;
- in_b<44>
  ( PIN in_b<44> ) ( sram.bitcell_44_3 in_b ) ( sram.bitcell_44_2 in_b )
  ( sram.bitcell_44_1 in_b ) ( sram.bitcell_44_0 in_b )
  + ROUTED metal2 ( 5780 60760 ) VIRTUAL ( * 60760 )
    NEW metal2 ( 2740 60760 ) VIRTUAL ( * 60760 )
    NEW metal2 ( 8820 60760 ) VIRTUAL ( * 60760 )
    NEW metal2 ( 11860 60760 ) VIRTUAL ( * 60760 )
 ;
- in_b<45>
  ( PIN in_b<45> ) ( sram.bitcell_45_3 in_b ) ( sram.bitcell_45_2 in_b )
  ( sram.bitcell_45_1 in_b ) ( sram.bitcell_45_0 in_b )
  + ROUTED metal2 ( 5780 60200 ) VIRTUAL ( * 60200 )
    NEW metal2 ( 2740 60200 ) VIRTUAL ( * 60200 )
    NEW metal2 ( 8820 60200 ) VIRTUAL ( * 60200 )
    NEW metal2 ( 11860 60200 ) VIRTUAL ( * 60200 )
 ;
- in_b<46>
  ( PIN in_b<46> ) ( sram.bitcell_46_3 in_b ) ( sram.bitcell_46_2 in_b )
  ( sram.bitcell_46_1 in_b ) ( sram.bitcell_46_0 in_b )
  + ROUTED metal2 ( 5780 55720 ) VIRTUAL ( * 55720 )
    NEW metal2 ( 2740 55720 ) VIRTUAL ( * 55720 )
    NEW metal2 ( 8820 55720 ) VIRTUAL ( * 55720 )
    NEW metal2 ( 11860 55720 ) VIRTUAL ( * 55720 )
 ;
- in_b<47>
  ( PIN in_b<47> ) ( sram.bitcell_47_3 in_b ) ( sram.bitcell_47_2 in_b )
  ( sram.bitcell_47_1 in_b ) ( sram.bitcell_47_0 in_b )
  + ROUTED metal2 ( 5780 55160 ) VIRTUAL ( * 55160 )
    NEW metal2 ( 2740 55160 ) VIRTUAL ( * 55160 )
    NEW metal2 ( 8820 55160 ) VIRTUAL ( * 55160 )
    NEW metal2 ( 11860 55160 ) VIRTUAL ( * 55160 )
 ;
- in_b<48>
  ( PIN in_b<48> ) ( sram.bitcell_48_3 in_b ) ( sram.bitcell_48_2 in_b )
  ( sram.bitcell_48_1 in_b ) ( sram.bitcell_48_0 in_b )
  + ROUTED metal2 ( 5780 50680 ) VIRTUAL ( * 50680 )
    NEW metal2 ( 2740 50680 ) VIRTUAL ( * 50680 )
    NEW metal2 ( 8820 50680 ) VIRTUAL ( * 50680 )
    NEW metal2 ( 11860 50680 ) VIRTUAL ( * 50680 )
 ;
- in_b<49>
  ( PIN in_b<49> ) ( sram.bitcell_49_3 in_b ) ( sram.bitcell_49_2 in_b )
  ( sram.bitcell_49_1 in_b ) ( sram.bitcell_49_0 in_b )
  + ROUTED metal2 ( 5780 50120 ) VIRTUAL ( * 50120 )
    NEW metal2 ( 2740 50120 ) VIRTUAL ( * 50120 )
    NEW metal2 ( 8820 50120 ) VIRTUAL ( * 50120 )
    NEW metal2 ( 11860 50120 ) VIRTUAL ( * 50120 )
 ;
- in_b<50>
  ( PIN in_b<50> ) ( sram.bitcell_50_3 in_b ) ( sram.bitcell_50_2 in_b )
  ( sram.bitcell_50_1 in_b ) ( sram.bitcell_50_0 in_b )
  + ROUTED metal2 ( 5780 45640 ) VIRTUAL ( * 45640 )
    NEW metal2 ( 2740 45640 ) VIRTUAL ( * 45640 )
    NEW metal2 ( 8820 45640 ) VIRTUAL ( * 45640 )
    NEW metal2 ( 11860 45640 ) VIRTUAL ( * 45640 )
 ;
- in_b<51>
  ( PIN in_b<51> ) ( sram.bitcell_51_3 in_b ) ( sram.bitcell_51_2 in_b )
  ( sram.bitcell_51_1 in_b ) ( sram.bitcell_51_0 in_b )
  + ROUTED metal2 ( 5780 45080 ) VIRTUAL ( * 45080 )
    NEW metal2 ( 2740 45080 ) VIRTUAL ( * 45080 )
    NEW metal2 ( 8820 45080 ) VIRTUAL ( * 45080 )
    NEW metal2 ( 11860 45080 ) VIRTUAL ( * 45080 )
 ;
- in_b<52>
  ( PIN in_b<52> ) ( sram.bitcell_52_3 in_b ) ( sram.bitcell_52_2 in_b )
  ( sram.bitcell_52_1 in_b ) ( sram.bitcell_52_0 in_b )
  + ROUTED metal2 ( 5780 40600 ) VIRTUAL ( * 40600 )
    NEW metal2 ( 2740 40600 ) VIRTUAL ( * 40600 )
    NEW metal2 ( 8820 40600 ) VIRTUAL ( * 40600 )
    NEW metal2 ( 11860 40600 ) VIRTUAL ( * 40600 )
 ;
- in_b<53>
  ( PIN in_b<53> ) ( sram.bitcell_53_3 in_b ) ( sram.bitcell_53_2 in_b )
  ( sram.bitcell_53_1 in_b ) ( sram.bitcell_53_0 in_b )
  + ROUTED metal2 ( 5780 40040 ) VIRTUAL ( * 40040 )
    NEW metal2 ( 2740 40040 ) VIRTUAL ( * 40040 )
    NEW metal2 ( 8820 40040 ) VIRTUAL ( * 40040 )
    NEW metal2 ( 11860 40040 ) VIRTUAL ( * 40040 )
 ;
- in_b<54>
  ( PIN in_b<54> ) ( sram.bitcell_54_3 in_b ) ( sram.bitcell_54_2 in_b )
  ( sram.bitcell_54_1 in_b ) ( sram.bitcell_54_0 in_b )
  + ROUTED metal2 ( 5780 35560 ) VIRTUAL ( * 35560 )
    NEW metal2 ( 2740 35560 ) VIRTUAL ( * 35560 )
    NEW metal2 ( 8820 35560 ) VIRTUAL ( * 35560 )
    NEW metal2 ( 11860 35560 ) VIRTUAL ( * 35560 )
 ;
- in_b<55>
  ( PIN in_b<55> ) ( sram.bitcell_55_3 in_b ) ( sram.bitcell_55_2 in_b )
  ( sram.bitcell_55_1 in_b ) ( sram.bitcell_55_0 in_b )
  + ROUTED metal2 ( 5780 35000 ) VIRTUAL ( * 35000 )
    NEW metal2 ( 2740 35000 ) VIRTUAL ( * 35000 )
    NEW metal2 ( 8820 35000 ) VIRTUAL ( * 35000 )
    NEW metal2 ( 11860 35000 ) VIRTUAL ( * 35000 )
 ;
- in_b<56>
  ( PIN in_b<56> ) ( sram.bitcell_56_3 in_b ) ( sram.bitcell_56_2 in_b )
  ( sram.bitcell_56_1 in_b ) ( sram.bitcell_56_0 in_b )
  + ROUTED metal2 ( 5780 30520 ) VIRTUAL ( * 30520 )
    NEW metal2 ( 2740 30520 ) VIRTUAL ( * 30520 )
    NEW metal2 ( 8820 30520 ) VIRTUAL ( * 30520 )
    NEW metal2 ( 11860 30520 ) VIRTUAL ( * 30520 )
 ;
- in_b<57>
  ( PIN in_b<57> ) ( sram.bitcell_57_3 in_b ) ( sram.bitcell_57_2 in_b )
  ( sram.bitcell_57_1 in_b ) ( sram.bitcell_57_0 in_b )
  + ROUTED metal2 ( 5780 29960 ) VIRTUAL ( * 29960 )
    NEW metal2 ( 2740 29960 ) VIRTUAL ( * 29960 )
    NEW metal2 ( 8820 29960 ) VIRTUAL ( * 29960 )
    NEW metal2 ( 11860 29960 ) VIRTUAL ( * 29960 )
 ;
- in_b<58>
  ( PIN in_b<58> ) ( sram.bitcell_58_3 in_b ) ( sram.bitcell_58_2 in_b )
  ( sram.bitcell_58_1 in_b ) ( sram.bitcell_58_0 in_b )
  + ROUTED metal2 ( 5780 25480 ) VIRTUAL ( * 25480 )
    NEW metal2 ( 2740 25480 ) VIRTUAL ( * 25480 )
    NEW metal2 ( 8820 25480 ) VIRTUAL ( * 25480 )
    NEW metal2 ( 11860 25480 ) VIRTUAL ( * 25480 )
 ;
- in_b<59>
  ( PIN in_b<59> ) ( sram.bitcell_59_3 in_b ) ( sram.bitcell_59_2 in_b )
  ( sram.bitcell_59_1 in_b ) ( sram.bitcell_59_0 in_b )
  + ROUTED metal2 ( 5780 24920 ) VIRTUAL ( * 24920 )
    NEW metal2 ( 2740 24920 ) VIRTUAL ( * 24920 )
    NEW metal2 ( 8820 24920 ) VIRTUAL ( * 24920 )
    NEW metal2 ( 11860 24920 ) VIRTUAL ( * 24920 )
 ;
- in_b<60>
  ( PIN in_b<60> ) ( sram.bitcell_60_3 in_b ) ( sram.bitcell_60_2 in_b )
  ( sram.bitcell_60_1 in_b ) ( sram.bitcell_60_0 in_b )
  + ROUTED metal2 ( 5780 20440 ) VIRTUAL ( * 20440 )
    NEW metal2 ( 2740 20440 ) VIRTUAL ( * 20440 )
    NEW metal2 ( 8820 20440 ) VIRTUAL ( * 20440 )
    NEW metal2 ( 11860 20440 ) VIRTUAL ( * 20440 )
 ;
- in_b<61>
  ( PIN in_b<61> ) ( sram.bitcell_61_3 in_b ) ( sram.bitcell_61_2 in_b )
  ( sram.bitcell_61_1 in_b ) ( sram.bitcell_61_0 in_b )
  + ROUTED metal2 ( 5780 19880 ) VIRTUAL ( * 19880 )
    NEW metal2 ( 2740 19880 ) VIRTUAL ( * 19880 )
    NEW metal2 ( 8820 19880 ) VIRTUAL ( * 19880 )
    NEW metal2 ( 11860 19880 ) VIRTUAL ( * 19880 )
 ;
- in_b<62>
  ( PIN in_b<62> ) ( sram.bitcell_62_3 in_b ) ( sram.bitcell_62_2 in_b )
  ( sram.bitcell_62_1 in_b ) ( sram.bitcell_62_0 in_b )
  + ROUTED metal2 ( 5780 15400 ) VIRTUAL ( * 15400 )
    NEW metal2 ( 2740 15400 ) VIRTUAL ( * 15400 )
    NEW metal2 ( 8820 15400 ) VIRTUAL ( * 15400 )
    NEW metal2 ( 11860 15400 ) VIRTUAL ( * 15400 )
 ;
- in_b<63>
  ( PIN in_b<63> ) ( sram.bitcell_63_3 in_b ) ( sram.bitcell_63_2 in_b )
  ( sram.bitcell_63_1 in_b ) ( sram.bitcell_63_0 in_b )
  + ROUTED metal2 ( 5780 14840 ) VIRTUAL ( * 14840 )
    NEW metal2 ( 2740 14840 ) VIRTUAL ( * 14840 )
    NEW metal2 ( 8820 14840 ) VIRTUAL ( * 14840 )
    NEW metal2 ( 11860 14840 ) VIRTUAL ( * 14840 )
 ;
- din<0>
  ( PIN din<0> ) ( sram_rw.rw_0 din )
  + ROUTED metal2 ( 10070 8680 ) VIRTUAL ( * 8680 )
 ;
- din<1>
  ( PIN din<1> ) ( sram_rw.rw_1 din )
  + ROUTED metal2 ( 7030 8680 ) VIRTUAL ( * 8680 )
 ;
- din<2>
  ( PIN din<2> ) ( sram_rw.rw_2 din )
  + ROUTED metal2 ( 3990 8680 ) VIRTUAL ( * 8680 )
 ;
- din<3>
  ( PIN din<3> ) ( sram_rw.rw_3 din )
  + ROUTED metal2 ( 950 8680 ) VIRTUAL ( * 8680 )
 ;
- dout<0>
  ( sram_rw.rw_0 dout ) ( PIN dout<0> )
  + ROUTED metal2 ( 10830 560 ) VIRTUAL ( * 560 )
 ;
- dout<1>
  ( sram_rw.rw_1 dout ) ( PIN dout<1> )
  + ROUTED metal2 ( 7790 560 ) VIRTUAL ( * 560 )
 ;
- dout<2>
  ( sram_rw.rw_2 dout ) ( PIN dout<2> )
  + ROUTED metal2 ( 4750 560 ) VIRTUAL ( * 560 )
 ;
- dout<3>
  ( sram_rw.rw_3 dout ) ( PIN dout<3> )
  + ROUTED metal2 ( 1710 560 ) VIRTUAL ( * 560 )
 ;
- bitcell_out_0<0>
  ( sram.bitcell_0_0 out ) ( PIN bitcell_out_0<0> )
  + ROUTED metal3 ( 11680 173285 ) ( * 173460 )
    NEW metal3 ( 11680 173460 ) ( 12090 * )
    NEW metal3 ( 12090 173460 ) ( * 173740 0 )
    NEW metal3 ( 11680 173285 ) via2_HV
 ;
- bitcell_out_0<1>
  ( sram.bitcell_0_1 out ) ( PIN bitcell_out_0<1> )
  + ROUTED metal3 ( 10260 172900 ) ( 12090 * )
    NEW metal3 ( 8265 173180 0 ) ( 10260 * )
    NEW metal3 ( 10260 172900 ) ( * 173180 )
    NEW metal3 ( 12090 172900 ) ( * 173180 0 )
 ;
- bitcell_out_0<2>
  ( sram.bitcell_0_2 out ) ( PIN bitcell_out_0<2> )
  + ROUTED metal3 ( 9120 172620 ) ( 12090 * 0 )
    NEW metal3 ( 5130 172760 ) ( 9120 * )
    NEW metal3 ( 5130 172760 ) ( * 173180 0 )
    NEW metal3 ( 9120 172620 ) ( * 172760 )
 ;
- bitcell_out_0<3>
  ( sram.bitcell_0_3 out ) ( PIN bitcell_out_0<3> )
  + ROUTED metal3 ( 11400 172060 ) ( 12090 * 0 )
    NEW metal3 ( 4560 172340 ) ( 11400 * )
    NEW metal3 ( 1995 173180 0 ) ( 4560 * )
    NEW metal3 ( 4560 172340 ) ( * 173180 )
    NEW metal3 ( 11400 172060 ) ( * 172340 )
 ;
- bitcell_out_1<0>
  ( sram.bitcell_1_0 out ) ( PIN bitcell_out_1<0> )
  + ROUTED metal3 ( 11400 171220 ) ( 12090 * 0 )
    NEW metal4 ( 11400 169540 ) ( * 171220 ) via3_H
    NEW metal3 ( 11115 169540 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_1<1>
  ( sram.bitcell_1_1 out ) ( PIN bitcell_out_1<1> )
  + ROUTED metal3 ( 8550 170380 ) ( 11400 * )
    NEW metal4 ( 8550 169540 ) ( * 170380 ) via3_H
    NEW metal3 ( 8265 169540 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 170380 ) ( * 170660 )
    NEW metal3 ( 11400 170660 ) ( 12090 * 0 )
 ;
- bitcell_out_1<2>
  ( sram.bitcell_1_2 out ) ( PIN bitcell_out_1<2> )
  + ROUTED metal3 ( 5130 169540 0 ) ( * 169820 )
    NEW metal3 ( 5130 169820 ) ( 12090 * )
    NEW metal3 ( 12090 169820 ) ( * 170100 0 )
 ;
- bitcell_out_1<3>
  ( sram.bitcell_1_3 out ) ( PIN bitcell_out_1<3> )
  + ROUTED metal3 ( 4560 168980 ) ( 10260 * )
    NEW metal3 ( 1995 169540 0 ) ( 4560 * )
    NEW metal3 ( 4560 168980 ) ( * 169540 )
    NEW metal3 ( 10260 168980 ) ( * 169260 )
    NEW metal3 ( 10260 169260 ) ( 12090 * )
    NEW metal3 ( 12090 169260 ) ( * 169540 0 )
 ;
- bitcell_out_2<0>
  ( sram.bitcell_2_0 out ) ( PIN bitcell_out_2<0> )
  + ROUTED metal3 ( 11115 168140 0 ) ( 11400 * )
    NEW metal3 ( 11400 168140 ) ( * 168700 )
    NEW metal3 ( 11400 168700 ) ( 12090 * 0 )
 ;
- bitcell_out_2<1>
  ( sram.bitcell_2_1 out ) ( PIN bitcell_out_2<1> )
  + ROUTED metal3 ( 10830 167860 ) ( 12090 * )
    NEW metal3 ( 8265 168140 0 ) ( 10830 * )
    NEW metal3 ( 10830 167860 ) ( * 168140 )
    NEW metal3 ( 12090 167860 ) ( * 168140 0 )
 ;
- bitcell_out_2<2>
  ( sram.bitcell_2_2 out ) ( PIN bitcell_out_2<2> )
  + ROUTED metal3 ( 9690 167580 ) ( 12090 * 0 )
    NEW metal3 ( 7410 167720 ) ( 9690 * )
    NEW metal3 ( 5130 168140 0 ) ( 7410 * )
    NEW metal3 ( 7410 167720 ) ( * 168140 )
    NEW metal3 ( 9690 167580 ) ( * 167720 )
 ;
- bitcell_out_2<3>
  ( sram.bitcell_2_3 out ) ( PIN bitcell_out_2<3> )
  + ROUTED metal3 ( 11400 167020 ) ( 12090 * 0 )
    NEW metal3 ( 6270 167300 ) ( 11400 * )
    NEW metal3 ( 2850 167580 ) ( 6270 * )
    NEW metal3 ( 1995 168140 0 ) ( 2850 * )
    NEW metal3 ( 2850 167580 ) ( * 168140 )
    NEW metal3 ( 6270 167300 ) ( * 167580 )
    NEW metal3 ( 11400 167020 ) ( * 167300 )
 ;
- bitcell_out_3<0>
  ( sram.bitcell_3_0 out ) ( PIN bitcell_out_3<0> )
  + ROUTED metal3 ( 11400 166180 ) ( 12090 * 0 )
    NEW metal4 ( 11400 164500 ) ( * 166180 ) via3_H
    NEW metal3 ( 11115 164500 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_3<1>
  ( sram.bitcell_3_1 out ) ( PIN bitcell_out_3<1> )
  + ROUTED metal3 ( 8550 165340 ) ( 11400 * )
    NEW metal4 ( 8550 164500 ) ( * 165340 ) via3_H
    NEW metal3 ( 8265 164500 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 165340 ) ( * 165620 )
    NEW metal3 ( 11400 165620 ) ( 12090 * 0 )
 ;
- bitcell_out_3<2>
  ( sram.bitcell_3_2 out ) ( PIN bitcell_out_3<2> )
  + ROUTED metal3 ( 5130 164500 0 ) ( * 164780 )
    NEW metal3 ( 5130 164780 ) ( 12090 * )
    NEW metal3 ( 12090 164780 ) ( * 165060 0 )
 ;
- bitcell_out_3<3>
  ( sram.bitcell_3_3 out ) ( PIN bitcell_out_3<3> )
  + ROUTED metal3 ( 4560 163940 ) ( 10260 * )
    NEW metal3 ( 1995 164500 0 ) ( 4560 * )
    NEW metal3 ( 4560 163940 ) ( * 164500 )
    NEW metal3 ( 10260 163940 ) ( * 164220 )
    NEW metal3 ( 10260 164220 ) ( 12090 * )
    NEW metal3 ( 12090 164220 ) ( * 164500 0 )
 ;
- bitcell_out_4<0>
  ( sram.bitcell_4_0 out ) ( PIN bitcell_out_4<0> )
  + ROUTED metal3 ( 11115 163100 0 ) ( 11400 * )
    NEW metal3 ( 11400 163100 ) ( * 163660 )
    NEW metal3 ( 11400 163660 ) ( 12090 * 0 )
 ;
- bitcell_out_4<1>
  ( sram.bitcell_4_1 out ) ( PIN bitcell_out_4<1> )
  + ROUTED metal3 ( 10830 162820 ) ( 12090 * )
    NEW metal3 ( 8265 163100 0 ) ( 10830 * )
    NEW metal3 ( 10830 162820 ) ( * 163100 )
    NEW metal3 ( 12090 162820 ) ( * 163100 0 )
 ;
- bitcell_out_4<2>
  ( sram.bitcell_4_2 out ) ( PIN bitcell_out_4<2> )
  + ROUTED metal3 ( 6840 162260 ) ( 12090 * )
    NEW metal3 ( 5130 163100 0 ) ( 6840 * ) via3_H
    NEW metal4 ( 6840 162260 ) ( * 163100 )
    NEW metal3 ( 12090 162260 ) ( * 162540 0 )
    NEW metal4 ( 6840 162260 ) via3_H
 ;
- bitcell_out_4<3>
  ( sram.bitcell_4_3 out ) ( PIN bitcell_out_4<3> )
  + ROUTED metal3 ( 3990 161420 ) ( 11400 * )
    NEW metal3 ( 1995 163100 0 ) ( 3990 * )
    NEW metal3 ( 3990 161420 ) ( * 163100 )
    NEW metal3 ( 11400 161420 ) ( * 161700 )
    NEW metal3 ( 11400 161700 ) ( 12090 * )
    NEW metal3 ( 12090 161700 ) ( * 161980 0 )
 ;
- bitcell_out_5<0>
  ( sram.bitcell_5_0 out ) ( PIN bitcell_out_5<0> )
  + ROUTED metal3 ( 11400 161140 ) ( 12090 * 0 )
    NEW metal4 ( 11400 158900 ) ( * 161140 ) via3_H
    NEW metal3 ( 11400 158900 ) ( 11680 * )
    NEW metal3 ( 11680 158900 ) ( * 159355 ) via2_HV
    NEW metal4 ( 11400 158900 ) via3_H
 ;
- bitcell_out_5<1>
  ( sram.bitcell_5_1 out ) ( PIN bitcell_out_5<1> )
  + ROUTED metal3 ( 8550 160300 ) ( 11400 * )
    NEW metal4 ( 8550 159460 ) ( * 160300 ) via3_H
    NEW metal3 ( 8265 159460 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 160300 ) ( * 160580 )
    NEW metal3 ( 11400 160580 ) ( 12090 * 0 )
 ;
- bitcell_out_5<2>
  ( sram.bitcell_5_2 out ) ( PIN bitcell_out_5<2> )
  + ROUTED metal3 ( 5130 159460 0 ) ( * 159740 )
    NEW metal3 ( 5130 159740 ) ( 7980 * )
    NEW metal3 ( 7980 159740 ) ( * 159880 )
    NEW metal3 ( 7980 159880 ) ( 10260 * )
    NEW metal3 ( 10260 159880 ) ( * 160020 )
    NEW metal3 ( 10260 160020 ) ( 12090 * 0 )
 ;
- bitcell_out_5<3>
  ( sram.bitcell_5_3 out ) ( PIN bitcell_out_5<3> )
  + ROUTED metal3 ( 4560 158900 ) ( 10260 * )
    NEW metal3 ( 1995 159460 0 ) ( 4560 * )
    NEW metal3 ( 4560 158900 ) ( * 159460 )
    NEW metal3 ( 10260 158900 ) ( * 159180 )
    NEW metal3 ( 10260 159180 ) ( 10830 * )
    NEW metal3 ( 10830 159180 ) ( * 159740 )
    NEW metal3 ( 10830 159740 ) ( 12090 * )
    NEW metal3 ( 12090 159460 0 ) ( * 159740 )
 ;
- bitcell_out_6<0>
  ( sram.bitcell_6_0 out ) ( PIN bitcell_out_6<0> )
  + ROUTED metal3 ( 11680 158165 ) ( * 158620 )
    NEW metal3 ( 11680 158620 ) ( 12090 * 0 )
    NEW metal3 ( 11680 158165 ) via2_HV
 ;
- bitcell_out_6<1>
  ( sram.bitcell_6_1 out ) ( PIN bitcell_out_6<1> )
  + ROUTED metal3 ( 10830 157780 ) ( 12090 * )
    NEW metal3 ( 8265 158060 0 ) ( 10830 * )
    NEW metal3 ( 10830 157780 ) ( * 158060 )
    NEW metal3 ( 12090 157780 ) ( * 158060 0 )
 ;
- bitcell_out_6<2>
  ( sram.bitcell_6_2 out ) ( PIN bitcell_out_6<2> )
  + ROUTED metal3 ( 9690 157500 ) ( 12090 * 0 )
    NEW metal3 ( 7410 157640 ) ( 9690 * )
    NEW metal3 ( 5130 158060 0 ) ( 7410 * )
    NEW metal3 ( 7410 157640 ) ( * 158060 )
    NEW metal3 ( 9690 157500 ) ( * 157640 )
 ;
- bitcell_out_6<3>
  ( sram.bitcell_6_3 out ) ( PIN bitcell_out_6<3> )
  + ROUTED metal3 ( 11400 156940 ) ( 12090 * 0 )
    NEW metal3 ( 6270 157220 ) ( 11400 * )
    NEW metal3 ( 2850 157500 ) ( 6270 * )
    NEW metal3 ( 1995 158060 0 ) ( 2850 * )
    NEW metal3 ( 2850 157500 ) ( * 158060 )
    NEW metal3 ( 6270 157220 ) ( * 157500 )
    NEW metal3 ( 11400 156940 ) ( * 157220 )
 ;
- bitcell_out_7<0>
  ( sram.bitcell_7_0 out ) ( PIN bitcell_out_7<0> )
  + ROUTED metal3 ( 11400 156100 ) ( 12090 * 0 )
    NEW metal4 ( 11400 153860 ) ( * 156100 ) via3_H
    NEW metal3 ( 11400 153860 ) ( 11680 * )
    NEW metal3 ( 11680 153860 ) ( * 154315 ) via2_HV
    NEW metal4 ( 11400 153860 ) via3_H
 ;
- bitcell_out_7<1>
  ( sram.bitcell_7_1 out ) ( PIN bitcell_out_7<1> )
  + ROUTED metal3 ( 8550 155260 ) ( 11400 * )
    NEW metal4 ( 8550 154420 ) ( * 155260 ) via3_H
    NEW metal3 ( 8265 154420 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 155260 ) ( * 155540 )
    NEW metal3 ( 11400 155540 ) ( 12090 * 0 )
 ;
- bitcell_out_7<2>
  ( sram.bitcell_7_2 out ) ( PIN bitcell_out_7<2> )
  + ROUTED metal3 ( 5130 154420 0 ) ( * 154700 )
    NEW metal3 ( 5130 154700 ) ( 7980 * )
    NEW metal3 ( 7980 154700 ) ( * 154840 )
    NEW metal3 ( 7980 154840 ) ( 10260 * )
    NEW metal3 ( 10260 154840 ) ( * 154980 )
    NEW metal3 ( 10260 154980 ) ( 12090 * 0 )
 ;
- bitcell_out_7<3>
  ( sram.bitcell_7_3 out ) ( PIN bitcell_out_7<3> )
  + ROUTED metal3 ( 4560 153860 ) ( 10260 * )
    NEW metal3 ( 1995 154420 0 ) ( 4560 * )
    NEW metal3 ( 4560 153860 ) ( * 154420 )
    NEW metal3 ( 10260 153860 ) ( * 154140 )
    NEW metal3 ( 10260 154140 ) ( 10830 * )
    NEW metal3 ( 10830 154140 ) ( * 154700 )
    NEW metal3 ( 10830 154700 ) ( 12090 * )
    NEW metal3 ( 12090 154420 0 ) ( * 154700 )
 ;
- bitcell_out_8<0>
  ( sram.bitcell_8_0 out ) ( PIN bitcell_out_8<0> )
  + ROUTED metal3 ( 11680 153125 ) ( * 153580 )
    NEW metal3 ( 11680 153580 ) ( 12090 * 0 )
    NEW metal3 ( 11680 153125 ) via2_HV
 ;
- bitcell_out_8<1>
  ( sram.bitcell_8_1 out ) ( PIN bitcell_out_8<1> )
  + ROUTED metal3 ( 10830 152740 ) ( 12090 * )
    NEW metal3 ( 8265 153020 0 ) ( 10830 * )
    NEW metal3 ( 10830 152740 ) ( * 153020 )
    NEW metal3 ( 12090 152740 ) ( * 153020 0 )
 ;
- bitcell_out_8<2>
  ( sram.bitcell_8_2 out ) ( PIN bitcell_out_8<2> )
  + ROUTED metal3 ( 9690 152180 ) ( 12090 * )
    NEW metal3 ( 5700 152180 ) ( 6840 * )
    NEW metal3 ( 5130 153020 0 ) ( 5700 * ) via3_H
    NEW metal4 ( 5700 152180 ) ( * 153020 )
    NEW metal3 ( 6840 152180 ) ( * 152460 )
    NEW metal3 ( 6840 152460 ) ( 9690 * )
    NEW metal3 ( 9690 152180 ) ( * 152460 )
    NEW metal3 ( 12090 152180 ) ( * 152460 0 )
    NEW metal4 ( 5700 152180 ) via3_H
 ;
- bitcell_out_8<3>
  ( sram.bitcell_8_3 out ) ( PIN bitcell_out_8<3> )
  + ROUTED metal3 ( 3990 151340 ) ( 11400 * )
    NEW metal3 ( 1995 153020 0 ) ( 3990 * )
    NEW metal3 ( 3990 151340 ) ( * 153020 )
    NEW metal3 ( 11400 151340 ) ( * 151620 )
    NEW metal3 ( 11400 151620 ) ( 12090 * )
    NEW metal3 ( 12090 151620 ) ( * 151900 0 )
 ;
- bitcell_out_9<0>
  ( sram.bitcell_9_0 out ) ( PIN bitcell_out_9<0> )
  + ROUTED metal3 ( 11400 151060 ) ( 12090 * 0 )
    NEW metal4 ( 11400 149380 ) ( * 151060 ) via3_H
    NEW metal3 ( 11115 149380 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_9<1>
  ( sram.bitcell_9_1 out ) ( PIN bitcell_out_9<1> )
  + ROUTED metal3 ( 8265 149380 0 ) ( 10260 * )
    NEW metal3 ( 10260 149380 ) ( * 150220 )
    NEW metal3 ( 10260 150220 ) ( 11400 * )
    NEW metal3 ( 11400 150220 ) ( * 150500 )
    NEW metal3 ( 11400 150500 ) ( 12090 * 0 )
 ;
- bitcell_out_9<2>
  ( sram.bitcell_9_2 out ) ( PIN bitcell_out_9<2> )
  + ROUTED metal3 ( 7410 149100 ) ( 10830 * )
    NEW metal3 ( 5130 149380 0 ) ( 7410 * )
    NEW metal3 ( 7410 149100 ) ( * 149380 )
    NEW metal3 ( 10830 149100 ) ( * 149660 )
    NEW metal3 ( 10830 149660 ) ( 12090 * )
    NEW metal3 ( 12090 149660 ) ( * 149940 0 )
 ;
- bitcell_out_9<3>
  ( sram.bitcell_9_3 out ) ( PIN bitcell_out_9<3> )
  + ROUTED metal3 ( 6840 148540 ) ( 10260 * )
    NEW metal3 ( 3990 148820 ) ( 6840 * )
    NEW metal3 ( 1995 149380 0 ) ( 3990 * )
    NEW metal3 ( 3990 148820 ) ( * 149380 )
    NEW metal3 ( 6840 148540 ) ( * 148820 )
    NEW metal3 ( 10260 148540 ) ( * 148820 )
    NEW metal3 ( 10260 148820 ) ( 12090 * )
    NEW metal3 ( 12090 148820 ) ( * 149380 0 )
 ;
- bitcell_out_10<0>
  ( sram.bitcell_10_0 out ) ( PIN bitcell_out_10<0> )
  + ROUTED metal3 ( 11115 147980 0 ) ( 11400 * )
    NEW metal3 ( 11400 147980 ) ( * 148540 )
    NEW metal3 ( 11400 148540 ) ( 12090 * 0 )
 ;
- bitcell_out_10<1>
  ( sram.bitcell_10_1 out ) ( PIN bitcell_out_10<1> )
  + ROUTED metal3 ( 10830 147700 ) ( 12090 * )
    NEW metal3 ( 8265 147980 0 ) ( 10830 * )
    NEW metal3 ( 10830 147700 ) ( * 147980 )
    NEW metal3 ( 12090 147700 ) ( * 147980 0 )
 ;
- bitcell_out_10<2>
  ( sram.bitcell_10_2 out ) ( PIN bitcell_out_10<2> )
  + ROUTED metal3 ( 9690 147420 ) ( 12090 * 0 )
    NEW metal3 ( 7410 147560 ) ( 9690 * )
    NEW metal3 ( 5130 147980 0 ) ( 7410 * )
    NEW metal3 ( 7410 147560 ) ( * 147980 )
    NEW metal3 ( 9690 147420 ) ( * 147560 )
 ;
- bitcell_out_10<3>
  ( sram.bitcell_10_3 out ) ( PIN bitcell_out_10<3> )
  + ROUTED metal3 ( 11400 146860 ) ( 12090 * 0 )
    NEW metal3 ( 6270 147140 ) ( 11400 * )
    NEW metal3 ( 2850 147420 ) ( 6270 * )
    NEW metal3 ( 1995 147980 0 ) ( 2850 * )
    NEW metal3 ( 2850 147420 ) ( * 147980 )
    NEW metal3 ( 6270 147140 ) ( * 147420 )
    NEW metal3 ( 11400 146860 ) ( * 147140 )
 ;
- bitcell_out_11<0>
  ( sram.bitcell_11_0 out ) ( PIN bitcell_out_11<0> )
  + ROUTED metal3 ( 11400 146020 ) ( 12090 * 0 )
    NEW metal4 ( 11400 144340 ) ( * 146020 ) via3_H
    NEW metal3 ( 11115 144340 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_11<1>
  ( sram.bitcell_11_1 out ) ( PIN bitcell_out_11<1> )
  + ROUTED metal3 ( 8550 145180 ) ( 11400 * )
    NEW metal4 ( 8550 144340 ) ( * 145180 ) via3_H
    NEW metal3 ( 8265 144340 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 145180 ) ( * 145460 )
    NEW metal3 ( 11400 145460 ) ( 12090 * 0 )
 ;
- bitcell_out_11<2>
  ( sram.bitcell_11_2 out ) ( PIN bitcell_out_11<2> )
  + ROUTED metal3 ( 7980 144760 ) ( 11400 * )
    NEW metal3 ( 5130 144340 0 ) ( * 144900 )
    NEW metal3 ( 5130 144900 ) ( 7980 * )
    NEW metal3 ( 7980 144760 ) ( * 144900 )
    NEW metal3 ( 11400 144760 ) ( * 144900 )
    NEW metal3 ( 11400 144900 ) ( 12090 * 0 )
 ;
- bitcell_out_11<3>
  ( sram.bitcell_11_3 out ) ( PIN bitcell_out_11<3> )
  + ROUTED metal3 ( 4560 144060 ) ( 12090 * )
    NEW metal3 ( 1995 144340 0 ) ( 4560 * )
    NEW metal3 ( 4560 144060 ) ( * 144340 )
    NEW metal3 ( 12090 144060 ) ( * 144340 0 )
 ;
- bitcell_out_12<0>
  ( sram.bitcell_12_0 out ) ( PIN bitcell_out_12<0> )
  + ROUTED metal3 ( 10260 143500 ) ( 12090 * 0 )
    NEW metal4 ( 10260 142940 ) ( * 143500 ) via3_H
    NEW metal3 ( 10260 142940 ) ( 11115 * 0 )
    NEW metal4 ( 10260 142940 ) via3_H
 ;
- bitcell_out_12<1>
  ( sram.bitcell_12_1 out ) ( PIN bitcell_out_12<1> )
  + ROUTED metal3 ( 8265 142940 0 ) ( 9690 * )
    NEW metal3 ( 9690 142940 ) ( * 143220 )
    NEW metal3 ( 9690 143220 ) ( 12090 * )
    NEW metal3 ( 12090 142940 0 ) ( * 143220 )
 ;
- bitcell_out_12<2>
  ( sram.bitcell_12_2 out ) ( PIN bitcell_out_12<2> )
  + ROUTED metal3 ( 11400 142380 ) ( 12090 * 0 )
    NEW metal3 ( 7410 142520 ) ( 11400 * )
    NEW metal3 ( 5130 142940 0 ) ( 7410 * )
    NEW metal3 ( 7410 142520 ) ( * 142940 )
    NEW metal3 ( 11400 142380 ) ( * 142520 )
 ;
- bitcell_out_12<3>
  ( sram.bitcell_12_3 out ) ( PIN bitcell_out_12<3> )
  + ROUTED metal3 ( 11400 141820 ) ( 12090 * 0 )
    NEW metal3 ( 6270 142100 ) ( 11400 * )
    NEW metal3 ( 2850 142380 ) ( 6270 * )
    NEW metal3 ( 1995 142940 0 ) ( 2850 * )
    NEW metal3 ( 2850 142380 ) ( * 142940 )
    NEW metal3 ( 6270 142100 ) ( * 142380 )
    NEW metal3 ( 11400 141820 ) ( * 142100 )
 ;
- bitcell_out_13<0>
  ( sram.bitcell_13_0 out ) ( PIN bitcell_out_13<0> )
  + ROUTED metal3 ( 11400 140980 ) ( 12090 * 0 )
    NEW metal4 ( 11400 139300 ) ( * 140980 ) via3_H
    NEW metal3 ( 11115 139300 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_13<1>
  ( sram.bitcell_13_1 out ) ( PIN bitcell_out_13<1> )
  + ROUTED metal3 ( 8550 140140 ) ( 11400 * )
    NEW metal4 ( 8550 139300 ) ( * 140140 ) via3_H
    NEW metal3 ( 8265 139300 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 140140 ) ( * 140420 )
    NEW metal3 ( 11400 140420 ) ( 12090 * 0 )
 ;
- bitcell_out_13<2>
  ( sram.bitcell_13_2 out ) ( PIN bitcell_out_13<2> )
  + ROUTED metal3 ( 5130 139300 0 ) ( * 139580 )
    NEW metal3 ( 5130 139580 ) ( 12090 * )
    NEW metal3 ( 12090 139580 ) ( * 139860 0 )
 ;
- bitcell_out_13<3>
  ( sram.bitcell_13_3 out ) ( PIN bitcell_out_13<3> )
  + ROUTED metal3 ( 4560 138740 ) ( 10260 * )
    NEW metal3 ( 1995 139300 0 ) ( 4560 * )
    NEW metal3 ( 4560 138740 ) ( * 139300 )
    NEW metal3 ( 10260 138740 ) ( * 139020 )
    NEW metal3 ( 10260 139020 ) ( 12090 * )
    NEW metal3 ( 12090 139020 ) ( * 139300 0 )
 ;
- bitcell_out_14<0>
  ( sram.bitcell_14_0 out ) ( PIN bitcell_out_14<0> )
  + ROUTED metal3 ( 11115 137900 0 ) ( 11400 * )
    NEW metal3 ( 11400 137900 ) ( * 138460 )
    NEW metal3 ( 11400 138460 ) ( 12090 * 0 )
 ;
- bitcell_out_14<1>
  ( sram.bitcell_14_1 out ) ( PIN bitcell_out_14<1> )
  + ROUTED metal3 ( 10830 137620 ) ( 12090 * )
    NEW metal3 ( 8265 137900 0 ) ( 10830 * )
    NEW metal3 ( 10830 137620 ) ( * 137900 )
    NEW metal3 ( 12090 137620 ) ( * 137900 0 )
 ;
- bitcell_out_14<2>
  ( sram.bitcell_14_2 out ) ( PIN bitcell_out_14<2> )
  + ROUTED metal3 ( 6840 137060 ) ( 12090 * )
    NEW metal3 ( 5130 137900 0 ) ( 6840 * ) via3_H
    NEW metal4 ( 6840 137060 ) ( * 137900 )
    NEW metal3 ( 12090 137060 ) ( * 137340 0 )
    NEW metal4 ( 6840 137060 ) via3_H
 ;
- bitcell_out_14<3>
  ( sram.bitcell_14_3 out ) ( PIN bitcell_out_14<3> )
  + ROUTED metal3 ( 3990 136220 ) ( 11400 * )
    NEW metal3 ( 1995 137900 0 ) ( 3990 * )
    NEW metal3 ( 3990 136220 ) ( * 137900 )
    NEW metal3 ( 11400 136220 ) ( * 136500 )
    NEW metal3 ( 11400 136500 ) ( 12090 * )
    NEW metal3 ( 12090 136500 ) ( * 136780 0 )
 ;
- bitcell_out_15<0>
  ( sram.bitcell_15_0 out ) ( PIN bitcell_out_15<0> )
  + ROUTED metal3 ( 11400 135940 ) ( 12090 * 0 )
    NEW metal4 ( 11400 133700 ) ( * 135940 ) via3_H
    NEW metal3 ( 11400 133700 ) ( 11680 * )
    NEW metal3 ( 11680 133700 ) ( * 134155 ) via2_HV
    NEW metal4 ( 11400 133700 ) via3_H
 ;
- bitcell_out_15<1>
  ( sram.bitcell_15_1 out ) ( PIN bitcell_out_15<1> )
  + ROUTED metal3 ( 8550 135100 ) ( 11400 * )
    NEW metal4 ( 8550 134260 ) ( * 135100 ) via3_H
    NEW metal3 ( 8265 134260 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 135100 ) ( * 135380 )
    NEW metal3 ( 11400 135380 ) ( 12090 * 0 )
 ;
- bitcell_out_15<2>
  ( sram.bitcell_15_2 out ) ( PIN bitcell_out_15<2> )
  + ROUTED metal3 ( 5130 134260 0 ) ( * 134540 )
    NEW metal3 ( 5130 134540 ) ( 7980 * )
    NEW metal3 ( 7980 134540 ) ( * 134680 )
    NEW metal3 ( 7980 134680 ) ( 10260 * )
    NEW metal3 ( 10260 134680 ) ( * 134820 )
    NEW metal3 ( 10260 134820 ) ( 12090 * 0 )
 ;
- bitcell_out_15<3>
  ( sram.bitcell_15_3 out ) ( PIN bitcell_out_15<3> )
  + ROUTED metal3 ( 4560 133700 ) ( 10260 * )
    NEW metal3 ( 1995 134260 0 ) ( 4560 * )
    NEW metal3 ( 4560 133700 ) ( * 134260 )
    NEW metal3 ( 10260 133700 ) ( * 133980 )
    NEW metal3 ( 10260 133980 ) ( 10830 * )
    NEW metal3 ( 10830 133980 ) ( * 134540 )
    NEW metal3 ( 10830 134540 ) ( 12090 * )
    NEW metal3 ( 12090 134260 0 ) ( * 134540 )
 ;
- bitcell_out_16<0>
  ( sram.bitcell_16_0 out ) ( PIN bitcell_out_16<0> )
  + ROUTED metal3 ( 11680 132965 ) ( * 133420 )
    NEW metal3 ( 11680 133420 ) ( 12090 * 0 )
    NEW metal3 ( 11680 132965 ) via2_HV
 ;
- bitcell_out_16<1>
  ( sram.bitcell_16_1 out ) ( PIN bitcell_out_16<1> )
  + ROUTED metal3 ( 10830 132580 ) ( 12090 * )
    NEW metal3 ( 8265 132860 0 ) ( 10830 * )
    NEW metal3 ( 10830 132580 ) ( * 132860 )
    NEW metal3 ( 12090 132580 ) ( * 132860 0 )
 ;
- bitcell_out_16<2>
  ( sram.bitcell_16_2 out ) ( PIN bitcell_out_16<2> )
  + ROUTED metal3 ( 9690 132300 ) ( 12090 * 0 )
    NEW metal3 ( 7410 132440 ) ( 9690 * )
    NEW metal3 ( 5130 132860 0 ) ( 7410 * )
    NEW metal3 ( 7410 132440 ) ( * 132860 )
    NEW metal3 ( 9690 132300 ) ( * 132440 )
 ;
- bitcell_out_16<3>
  ( sram.bitcell_16_3 out ) ( PIN bitcell_out_16<3> )
  + ROUTED metal3 ( 11400 131740 ) ( 12090 * 0 )
    NEW metal3 ( 6270 132020 ) ( 11400 * )
    NEW metal3 ( 2850 132300 ) ( 6270 * )
    NEW metal3 ( 1995 132860 0 ) ( 2850 * )
    NEW metal3 ( 2850 132300 ) ( * 132860 )
    NEW metal3 ( 6270 132020 ) ( * 132300 )
    NEW metal3 ( 11400 131740 ) ( * 132020 )
 ;
- bitcell_out_17<0>
  ( sram.bitcell_17_0 out ) ( PIN bitcell_out_17<0> )
  + ROUTED metal3 ( 10260 130900 ) ( 12090 * 0 )
    NEW metal4 ( 10260 129220 ) ( * 130900 ) via3_H
    NEW metal3 ( 10260 129220 ) ( 11115 * 0 )
    NEW metal4 ( 10260 129220 ) via3_H
 ;
- bitcell_out_17<1>
  ( sram.bitcell_17_1 out ) ( PIN bitcell_out_17<1> )
  + ROUTED metal3 ( 11400 130620 ) ( 12090 * )
    NEW metal3 ( 8550 131180 ) ( 11400 * ) via3_H
    NEW metal4 ( 8550 129220 ) ( * 131180 ) via3_H
    NEW metal3 ( 8265 129220 0 ) ( 8550 * ) via3_H
    NEW metal4 ( 11400 130620 ) ( * 131180 )
    NEW metal3 ( 12090 130340 0 ) ( * 130620 )
    NEW metal4 ( 11400 130620 ) via3_H
 ;
- bitcell_out_17<2>
  ( sram.bitcell_17_2 out ) ( PIN bitcell_out_17<2> )
  + ROUTED metal3 ( 3420 129220 ) ( * 129640 )
    NEW metal3 ( 3420 129220 ) ( 5130 * 0 )
    NEW metal3 ( 3420 129640 ) ( 10260 * )
    NEW metal3 ( 10260 129640 ) ( * 129780 )
    NEW metal3 ( 10260 129780 ) ( 12090 * 0 )
 ;
- bitcell_out_17<3>
  ( sram.bitcell_17_3 out ) ( PIN bitcell_out_17<3> )
  + ROUTED metal3 ( 11400 129500 ) ( 12090 * )
    NEW metal3 ( 1995 129220 0 ) ( 2850 * )
    NEW metal3 ( 2850 129220 ) ( * 130060 )
    NEW metal3 ( 2850 130060 ) ( 11400 * ) via3_H
    NEW metal4 ( 11400 129500 ) ( * 130060 )
    NEW metal3 ( 12090 129220 0 ) ( * 129500 )
    NEW metal4 ( 11400 129500 ) via3_H
 ;
- bitcell_out_18<0>
  ( sram.bitcell_18_0 out ) ( PIN bitcell_out_18<0> )
  + ROUTED metal3 ( 11680 127925 ) ( * 128380 )
    NEW metal3 ( 11680 128380 ) ( 12090 * 0 )
    NEW metal3 ( 11680 127925 ) via2_HV
 ;
- bitcell_out_18<1>
  ( sram.bitcell_18_1 out ) ( PIN bitcell_out_18<1> )
  + ROUTED metal3 ( 10830 127540 ) ( 12090 * )
    NEW metal3 ( 8265 127820 0 ) ( 10830 * )
    NEW metal3 ( 10830 127540 ) ( * 127820 )
    NEW metal3 ( 12090 127540 ) ( * 127820 0 )
 ;
- bitcell_out_18<2>
  ( sram.bitcell_18_2 out ) ( PIN bitcell_out_18<2> )
  + ROUTED metal3 ( 6840 126980 ) ( 12090 * )
    NEW metal3 ( 5130 127820 0 ) ( 6840 * ) via3_H
    NEW metal4 ( 6840 126980 ) ( * 127820 )
    NEW metal3 ( 12090 126980 ) ( * 127260 0 )
    NEW metal4 ( 6840 126980 ) via3_H
 ;
- bitcell_out_18<3>
  ( sram.bitcell_18_3 out ) ( PIN bitcell_out_18<3> )
  + ROUTED metal3 ( 3990 126140 ) ( 11400 * )
    NEW metal3 ( 1995 127820 0 ) ( 3990 * )
    NEW metal3 ( 3990 126140 ) ( * 127820 )
    NEW metal3 ( 11400 126140 ) ( * 126420 )
    NEW metal3 ( 11400 126420 ) ( 12090 * )
    NEW metal3 ( 12090 126420 ) ( * 126700 0 )
 ;
- bitcell_out_19<0>
  ( sram.bitcell_19_0 out ) ( PIN bitcell_out_19<0> )
  + ROUTED metal3 ( 11400 125860 ) ( 12090 * 0 )
    NEW metal4 ( 11400 124180 ) ( * 125860 ) via3_H
    NEW metal3 ( 11115 124180 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_19<1>
  ( sram.bitcell_19_1 out ) ( PIN bitcell_out_19<1> )
  + ROUTED metal3 ( 8265 124180 0 ) ( 10260 * )
    NEW metal3 ( 10260 124180 ) ( * 125020 )
    NEW metal3 ( 10260 125020 ) ( 11400 * )
    NEW metal3 ( 11400 125020 ) ( * 125300 )
    NEW metal3 ( 11400 125300 ) ( 12090 * 0 )
 ;
- bitcell_out_19<2>
  ( sram.bitcell_19_2 out ) ( PIN bitcell_out_19<2> )
  + ROUTED metal3 ( 7410 123900 ) ( 10830 * )
    NEW metal3 ( 5130 124180 0 ) ( 7410 * )
    NEW metal3 ( 7410 123900 ) ( * 124180 )
    NEW metal3 ( 10830 123900 ) ( * 124460 )
    NEW metal3 ( 10830 124460 ) ( 12090 * )
    NEW metal3 ( 12090 124460 ) ( * 124740 0 )
 ;
- bitcell_out_19<3>
  ( sram.bitcell_19_3 out ) ( PIN bitcell_out_19<3> )
  + ROUTED metal3 ( 6840 123340 ) ( 10260 * )
    NEW metal3 ( 3990 123620 ) ( 6840 * )
    NEW metal3 ( 1995 124180 0 ) ( 3990 * )
    NEW metal3 ( 3990 123620 ) ( * 124180 )
    NEW metal3 ( 6840 123340 ) ( * 123620 )
    NEW metal3 ( 10260 123340 ) ( * 123620 )
    NEW metal3 ( 10260 123620 ) ( 12090 * )
    NEW metal3 ( 12090 123620 ) ( * 124180 0 )
 ;
- bitcell_out_20<0>
  ( sram.bitcell_20_0 out ) ( PIN bitcell_out_20<0> )
  + ROUTED metal3 ( 11115 122780 0 ) ( 11400 * )
    NEW metal3 ( 11400 122780 ) ( * 123340 )
    NEW metal3 ( 11400 123340 ) ( 12090 * 0 )
 ;
- bitcell_out_20<1>
  ( sram.bitcell_20_1 out ) ( PIN bitcell_out_20<1> )
  + ROUTED metal3 ( 10830 122500 ) ( 12090 * )
    NEW metal3 ( 8265 122780 0 ) ( 10830 * )
    NEW metal3 ( 10830 122500 ) ( * 122780 )
    NEW metal3 ( 12090 122500 ) ( * 122780 0 )
 ;
- bitcell_out_20<2>
  ( sram.bitcell_20_2 out ) ( PIN bitcell_out_20<2> )
  + ROUTED metal3 ( 9690 122220 ) ( 12090 * 0 )
    NEW metal3 ( 7410 122360 ) ( 9690 * )
    NEW metal3 ( 5130 122780 0 ) ( 7410 * )
    NEW metal3 ( 7410 122360 ) ( * 122780 )
    NEW metal3 ( 9690 122220 ) ( * 122360 )
 ;
- bitcell_out_20<3>
  ( sram.bitcell_20_3 out ) ( PIN bitcell_out_20<3> )
  + ROUTED metal3 ( 11400 121660 ) ( 12090 * 0 )
    NEW metal3 ( 6270 121940 ) ( 11400 * )
    NEW metal3 ( 2850 122220 ) ( 6270 * )
    NEW metal3 ( 1995 122780 0 ) ( 2850 * )
    NEW metal3 ( 2850 122220 ) ( * 122780 )
    NEW metal3 ( 6270 121940 ) ( * 122220 )
    NEW metal3 ( 11400 121660 ) ( * 121940 )
 ;
- bitcell_out_21<0>
  ( sram.bitcell_21_0 out ) ( PIN bitcell_out_21<0> )
  + ROUTED metal3 ( 11400 120820 ) ( 12090 * 0 )
    NEW metal4 ( 11400 118580 ) ( * 120820 ) via3_H
    NEW metal3 ( 11400 118580 ) ( 11680 * )
    NEW metal3 ( 11680 118580 ) ( * 119035 ) via2_HV
    NEW metal4 ( 11400 118580 ) via3_H
 ;
- bitcell_out_21<1>
  ( sram.bitcell_21_1 out ) ( PIN bitcell_out_21<1> )
  + ROUTED metal3 ( 8550 119980 ) ( 11400 * )
    NEW metal4 ( 8550 119140 ) ( * 119980 ) via3_H
    NEW metal3 ( 8265 119140 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 119980 ) ( * 120260 )
    NEW metal3 ( 11400 120260 ) ( 12090 * 0 )
 ;
- bitcell_out_21<2>
  ( sram.bitcell_21_2 out ) ( PIN bitcell_out_21<2> )
  + ROUTED metal3 ( 5130 119140 0 ) ( * 119700 )
    NEW metal3 ( 5130 119700 ) ( 12090 * 0 )
 ;
- bitcell_out_21<3>
  ( sram.bitcell_21_3 out ) ( PIN bitcell_out_21<3> )
  + ROUTED metal3 ( 7980 118580 ) ( 10260 * )
    NEW metal3 ( 4560 118860 ) ( 7980 * )
    NEW metal3 ( 1995 119140 0 ) ( 4560 * )
    NEW metal3 ( 4560 118860 ) ( * 119140 )
    NEW metal3 ( 7980 118580 ) ( * 118860 )
    NEW metal3 ( 10260 118580 ) ( * 119420 )
    NEW metal3 ( 10260 119420 ) ( 12090 * )
    NEW metal3 ( 12090 119140 0 ) ( * 119420 )
 ;
- bitcell_out_22<0>
  ( sram.bitcell_22_0 out ) ( PIN bitcell_out_22<0> )
  + ROUTED metal3 ( 11680 117845 ) ( * 118300 )
    NEW metal3 ( 11680 118300 ) ( 12090 * 0 )
    NEW metal3 ( 11680 117845 ) via2_HV
 ;
- bitcell_out_22<1>
  ( sram.bitcell_22_1 out ) ( PIN bitcell_out_22<1> )
  + ROUTED metal3 ( 10830 117460 ) ( 12090 * )
    NEW metal3 ( 8265 117740 0 ) ( 10830 * )
    NEW metal3 ( 10830 117460 ) ( * 117740 )
    NEW metal3 ( 12090 117460 ) ( * 117740 0 )
 ;
- bitcell_out_22<2>
  ( sram.bitcell_22_2 out ) ( PIN bitcell_out_22<2> )
  + ROUTED metal3 ( 9690 117180 ) ( 12090 * 0 )
    NEW metal3 ( 7410 117320 ) ( 9690 * )
    NEW metal3 ( 5130 117740 0 ) ( 7410 * )
    NEW metal3 ( 7410 117320 ) ( * 117740 )
    NEW metal3 ( 9690 117180 ) ( * 117320 )
 ;
- bitcell_out_22<3>
  ( sram.bitcell_22_3 out ) ( PIN bitcell_out_22<3> )
  + ROUTED metal3 ( 11400 116620 ) ( 12090 * 0 )
    NEW metal3 ( 6270 116900 ) ( 11400 * )
    NEW metal3 ( 2850 117180 ) ( 6270 * )
    NEW metal3 ( 1995 117740 0 ) ( 2850 * )
    NEW metal3 ( 2850 117180 ) ( * 117740 )
    NEW metal3 ( 6270 116900 ) ( * 117180 )
    NEW metal3 ( 11400 116620 ) ( * 116900 )
 ;
- bitcell_out_23<0>
  ( sram.bitcell_23_0 out ) ( PIN bitcell_out_23<0> )
  + ROUTED metal3 ( 11400 115780 ) ( 12090 * 0 )
    NEW metal4 ( 11400 114100 ) ( * 115780 ) via3_H
    NEW metal3 ( 11115 114100 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_23<1>
  ( sram.bitcell_23_1 out ) ( PIN bitcell_out_23<1> )
  + ROUTED metal3 ( 8550 114940 ) ( 11400 * )
    NEW metal4 ( 8550 114100 ) ( * 114940 ) via3_H
    NEW metal3 ( 8265 114100 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 114940 ) ( * 115220 )
    NEW metal3 ( 11400 115220 ) ( 12090 * 0 )
 ;
- bitcell_out_23<2>
  ( sram.bitcell_23_2 out ) ( PIN bitcell_out_23<2> )
  + ROUTED metal3 ( 5130 114100 0 ) ( * 114380 )
    NEW metal3 ( 5130 114380 ) ( 12090 * )
    NEW metal3 ( 12090 114380 ) ( * 114660 0 )
 ;
- bitcell_out_23<3>
  ( sram.bitcell_23_3 out ) ( PIN bitcell_out_23<3> )
  + ROUTED metal3 ( 4560 113540 ) ( 10260 * )
    NEW metal3 ( 1995 114100 0 ) ( 4560 * )
    NEW metal3 ( 4560 113540 ) ( * 114100 )
    NEW metal3 ( 10260 113540 ) ( * 113820 )
    NEW metal3 ( 10260 113820 ) ( 12090 * )
    NEW metal3 ( 12090 113820 ) ( * 114100 0 )
 ;
- bitcell_out_24<0>
  ( sram.bitcell_24_0 out ) ( PIN bitcell_out_24<0> )
  + ROUTED metal3 ( 11115 112700 0 ) ( 11400 * )
    NEW metal3 ( 11400 112700 ) ( * 113260 )
    NEW metal3 ( 11400 113260 ) ( 12090 * 0 )
 ;
- bitcell_out_24<1>
  ( sram.bitcell_24_1 out ) ( PIN bitcell_out_24<1> )
  + ROUTED metal3 ( 10830 112420 ) ( 12090 * )
    NEW metal3 ( 8265 112700 0 ) ( 10830 * )
    NEW metal3 ( 10830 112420 ) ( * 112700 )
    NEW metal3 ( 12090 112420 ) ( * 112700 0 )
 ;
- bitcell_out_24<2>
  ( sram.bitcell_24_2 out ) ( PIN bitcell_out_24<2> )
  + ROUTED metal3 ( 6840 111860 ) ( 12090 * )
    NEW metal3 ( 5130 112700 0 ) ( 6840 * ) via3_H
    NEW metal4 ( 6840 111860 ) ( * 112700 )
    NEW metal3 ( 12090 111860 ) ( * 112140 0 )
    NEW metal4 ( 6840 111860 ) via3_H
 ;
- bitcell_out_24<3>
  ( sram.bitcell_24_3 out ) ( PIN bitcell_out_24<3> )
  + ROUTED metal3 ( 3990 111020 ) ( 11400 * )
    NEW metal3 ( 1995 112700 0 ) ( 3990 * )
    NEW metal3 ( 3990 111020 ) ( * 112700 )
    NEW metal3 ( 11400 111020 ) ( * 111300 )
    NEW metal3 ( 11400 111300 ) ( 12090 * )
    NEW metal3 ( 12090 111300 ) ( * 111580 0 )
 ;
- bitcell_out_25<0>
  ( sram.bitcell_25_0 out ) ( PIN bitcell_out_25<0> )
  + ROUTED metal3 ( 11400 110740 ) ( 12090 * 0 )
    NEW metal4 ( 11400 108500 ) ( * 110740 ) via3_H
    NEW metal3 ( 11400 108500 ) ( 11680 * )
    NEW metal3 ( 11680 108500 ) ( * 108955 ) via2_HV
    NEW metal4 ( 11400 108500 ) via3_H
 ;
- bitcell_out_25<1>
  ( sram.bitcell_25_1 out ) ( PIN bitcell_out_25<1> )
  + ROUTED metal3 ( 8550 109900 ) ( 11400 * )
    NEW metal4 ( 8550 109060 ) ( * 109900 ) via3_H
    NEW metal3 ( 8265 109060 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 109900 ) ( * 110180 )
    NEW metal3 ( 11400 110180 ) ( 12090 * 0 )
 ;
- bitcell_out_25<2>
  ( sram.bitcell_25_2 out ) ( PIN bitcell_out_25<2> )
  + ROUTED metal3 ( 5130 109060 0 ) ( * 109340 )
    NEW metal3 ( 5130 109340 ) ( 7980 * )
    NEW metal3 ( 7980 109340 ) ( * 109480 )
    NEW metal3 ( 7980 109480 ) ( 10260 * )
    NEW metal3 ( 10260 109480 ) ( * 109620 )
    NEW metal3 ( 10260 109620 ) ( 12090 * 0 )
 ;
- bitcell_out_25<3>
  ( sram.bitcell_25_3 out ) ( PIN bitcell_out_25<3> )
  + ROUTED metal3 ( 4560 108500 ) ( 10260 * )
    NEW metal3 ( 1995 109060 0 ) ( 4560 * )
    NEW metal3 ( 4560 108500 ) ( * 109060 )
    NEW metal3 ( 10260 108500 ) ( * 108780 )
    NEW metal3 ( 10260 108780 ) ( 10830 * )
    NEW metal3 ( 10830 108780 ) ( * 109340 )
    NEW metal3 ( 10830 109340 ) ( 12090 * )
    NEW metal3 ( 12090 109060 0 ) ( * 109340 )
 ;
- bitcell_out_26<0>
  ( sram.bitcell_26_0 out ) ( PIN bitcell_out_26<0> )
  + ROUTED metal3 ( 11680 107765 ) ( * 108220 )
    NEW metal3 ( 11680 108220 ) ( 12090 * 0 )
    NEW metal3 ( 11680 107765 ) via2_HV
 ;
- bitcell_out_26<1>
  ( sram.bitcell_26_1 out ) ( PIN bitcell_out_26<1> )
  + ROUTED metal3 ( 10830 107380 ) ( 12090 * )
    NEW metal3 ( 8265 107660 0 ) ( 10830 * )
    NEW metal3 ( 10830 107380 ) ( * 107660 )
    NEW metal3 ( 12090 107380 ) ( * 107660 0 )
 ;
- bitcell_out_26<2>
  ( sram.bitcell_26_2 out ) ( PIN bitcell_out_26<2> )
  + ROUTED metal3 ( 9690 107100 ) ( 12090 * 0 )
    NEW metal3 ( 7410 107240 ) ( 9690 * )
    NEW metal3 ( 5130 107660 0 ) ( 7410 * )
    NEW metal3 ( 7410 107240 ) ( * 107660 )
    NEW metal3 ( 9690 107100 ) ( * 107240 )
 ;
- bitcell_out_26<3>
  ( sram.bitcell_26_3 out ) ( PIN bitcell_out_26<3> )
  + ROUTED metal3 ( 11400 106540 ) ( 12090 * 0 )
    NEW metal3 ( 6270 106820 ) ( 11400 * )
    NEW metal3 ( 2850 107100 ) ( 6270 * )
    NEW metal3 ( 1995 107660 0 ) ( 2850 * )
    NEW metal3 ( 2850 107100 ) ( * 107660 )
    NEW metal3 ( 6270 106820 ) ( * 107100 )
    NEW metal3 ( 11400 106540 ) ( * 106820 )
 ;
- bitcell_out_27<0>
  ( sram.bitcell_27_0 out ) ( PIN bitcell_out_27<0> )
  + ROUTED metal3 ( 11400 105700 ) ( 12090 * 0 )
    NEW metal4 ( 11400 103460 ) ( * 105700 ) via3_H
    NEW metal3 ( 11400 103460 ) ( 11680 * )
    NEW metal3 ( 11680 103460 ) ( * 103915 ) via2_HV
    NEW metal4 ( 11400 103460 ) via3_H
 ;
- bitcell_out_27<1>
  ( sram.bitcell_27_1 out ) ( PIN bitcell_out_27<1> )
  + ROUTED metal3 ( 8550 104860 ) ( 11400 * )
    NEW metal4 ( 8550 104020 ) ( * 104860 ) via3_H
    NEW metal3 ( 8265 104020 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 104860 ) ( * 105140 )
    NEW metal3 ( 11400 105140 ) ( 12090 * 0 )
 ;
- bitcell_out_27<2>
  ( sram.bitcell_27_2 out ) ( PIN bitcell_out_27<2> )
  + ROUTED metal3 ( 5130 104020 0 ) ( * 104300 )
    NEW metal3 ( 5130 104300 ) ( 7980 * )
    NEW metal3 ( 7980 104300 ) ( * 104440 )
    NEW metal3 ( 7980 104440 ) ( 10260 * )
    NEW metal3 ( 10260 104440 ) ( * 104580 )
    NEW metal3 ( 10260 104580 ) ( 12090 * 0 )
 ;
- bitcell_out_27<3>
  ( sram.bitcell_27_3 out ) ( PIN bitcell_out_27<3> )
  + ROUTED metal3 ( 4560 103460 ) ( 10260 * )
    NEW metal3 ( 1995 104020 0 ) ( 4560 * )
    NEW metal3 ( 4560 103460 ) ( * 104020 )
    NEW metal3 ( 10260 103460 ) ( * 103740 )
    NEW metal3 ( 10260 103740 ) ( 10830 * )
    NEW metal3 ( 10830 103740 ) ( * 104300 )
    NEW metal3 ( 10830 104300 ) ( 12090 * )
    NEW metal3 ( 12090 104020 0 ) ( * 104300 )
 ;
- bitcell_out_28<0>
  ( sram.bitcell_28_0 out ) ( PIN bitcell_out_28<0> )
  + ROUTED metal3 ( 11680 102725 ) ( * 103180 )
    NEW metal3 ( 11680 103180 ) ( 12090 * 0 )
    NEW metal3 ( 11680 102725 ) via2_HV
 ;
- bitcell_out_28<1>
  ( sram.bitcell_28_1 out ) ( PIN bitcell_out_28<1> )
  + ROUTED metal3 ( 10830 102340 ) ( 12090 * )
    NEW metal3 ( 8265 102620 0 ) ( 10830 * )
    NEW metal3 ( 10830 102340 ) ( * 102620 )
    NEW metal3 ( 12090 102340 ) ( * 102620 0 )
 ;
- bitcell_out_28<2>
  ( sram.bitcell_28_2 out ) ( PIN bitcell_out_28<2> )
  + ROUTED metal3 ( 9690 101780 ) ( 12090 * )
    NEW metal3 ( 5700 101780 ) ( 6840 * )
    NEW metal3 ( 5130 102620 0 ) ( 5700 * ) via3_H
    NEW metal4 ( 5700 101780 ) ( * 102620 )
    NEW metal3 ( 6840 101780 ) ( * 102060 )
    NEW metal3 ( 6840 102060 ) ( 9690 * )
    NEW metal3 ( 9690 101780 ) ( * 102060 )
    NEW metal3 ( 12090 101780 ) ( * 102060 0 )
    NEW metal4 ( 5700 101780 ) via3_H
 ;
- bitcell_out_28<3>
  ( sram.bitcell_28_3 out ) ( PIN bitcell_out_28<3> )
  + ROUTED metal3 ( 3990 100940 ) ( 11400 * )
    NEW metal3 ( 1995 102620 0 ) ( 3990 * )
    NEW metal3 ( 3990 100940 ) ( * 102620 )
    NEW metal3 ( 11400 100940 ) ( * 101220 )
    NEW metal3 ( 11400 101220 ) ( 12090 * )
    NEW metal3 ( 12090 101220 ) ( * 101500 0 )
 ;
- bitcell_out_29<0>
  ( sram.bitcell_29_0 out ) ( PIN bitcell_out_29<0> )
  + ROUTED metal3 ( 11400 100660 ) ( 12090 * 0 )
    NEW metal4 ( 11400 98980 ) ( * 100660 ) via3_H
    NEW metal3 ( 11115 98980 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_29<1>
  ( sram.bitcell_29_1 out ) ( PIN bitcell_out_29<1> )
  + ROUTED metal3 ( 8265 98980 0 ) ( 10260 * )
    NEW metal3 ( 10260 98980 ) ( * 99820 )
    NEW metal3 ( 10260 99820 ) ( 11400 * )
    NEW metal3 ( 11400 99820 ) ( * 100100 )
    NEW metal3 ( 11400 100100 ) ( 12090 * 0 )
 ;
- bitcell_out_29<2>
  ( sram.bitcell_29_2 out ) ( PIN bitcell_out_29<2> )
  + ROUTED metal3 ( 7410 98700 ) ( 10830 * )
    NEW metal3 ( 5130 98980 0 ) ( 7410 * )
    NEW metal3 ( 7410 98700 ) ( * 98980 )
    NEW metal3 ( 10830 98700 ) ( * 99260 )
    NEW metal3 ( 10830 99260 ) ( 12090 * )
    NEW metal3 ( 12090 99260 ) ( * 99540 0 )
 ;
- bitcell_out_29<3>
  ( sram.bitcell_29_3 out ) ( PIN bitcell_out_29<3> )
  + ROUTED metal3 ( 6840 98140 ) ( 10260 * )
    NEW metal3 ( 3990 98420 ) ( 6840 * )
    NEW metal3 ( 1995 98980 0 ) ( 3990 * )
    NEW metal3 ( 3990 98420 ) ( * 98980 )
    NEW metal3 ( 6840 98140 ) ( * 98420 )
    NEW metal3 ( 10260 98140 ) ( * 98420 )
    NEW metal3 ( 10260 98420 ) ( 12090 * )
    NEW metal3 ( 12090 98420 ) ( * 98980 0 )
 ;
- bitcell_out_30<0>
  ( sram.bitcell_30_0 out ) ( PIN bitcell_out_30<0> )
  + ROUTED metal3 ( 11115 97580 0 ) ( 11400 * )
    NEW metal3 ( 11400 97580 ) ( * 98140 )
    NEW metal3 ( 11400 98140 ) ( 12090 * 0 )
 ;
- bitcell_out_30<1>
  ( sram.bitcell_30_1 out ) ( PIN bitcell_out_30<1> )
  + ROUTED metal3 ( 10830 97300 ) ( 12090 * )
    NEW metal3 ( 8265 97580 0 ) ( 10830 * )
    NEW metal3 ( 10830 97300 ) ( * 97580 )
    NEW metal3 ( 12090 97300 ) ( * 97580 0 )
 ;
- bitcell_out_30<2>
  ( sram.bitcell_30_2 out ) ( PIN bitcell_out_30<2> )
  + ROUTED metal3 ( 9690 97020 ) ( 12090 * 0 )
    NEW metal3 ( 7410 97160 ) ( 9690 * )
    NEW metal3 ( 5130 97580 0 ) ( 7410 * )
    NEW metal3 ( 7410 97160 ) ( * 97580 )
    NEW metal3 ( 9690 97020 ) ( * 97160 )
 ;
- bitcell_out_30<3>
  ( sram.bitcell_30_3 out ) ( PIN bitcell_out_30<3> )
  + ROUTED metal3 ( 11400 96460 ) ( 12090 * 0 )
    NEW metal3 ( 6270 96740 ) ( 11400 * )
    NEW metal3 ( 2850 97020 ) ( 6270 * )
    NEW metal3 ( 1995 97580 0 ) ( 2850 * )
    NEW metal3 ( 2850 97020 ) ( * 97580 )
    NEW metal3 ( 6270 96740 ) ( * 97020 )
    NEW metal3 ( 11400 96460 ) ( * 96740 )
 ;
- bitcell_out_31<0>
  ( sram.bitcell_31_0 out ) ( PIN bitcell_out_31<0> )
  + ROUTED metal3 ( 11400 95620 ) ( 12090 * 0 )
    NEW metal4 ( 11400 93380 ) ( * 95620 ) via3_H
    NEW metal3 ( 11400 93380 ) ( 11680 * )
    NEW metal3 ( 11680 93380 ) ( * 93835 ) via2_HV
    NEW metal4 ( 11400 93380 ) via3_H
 ;
- bitcell_out_31<1>
  ( sram.bitcell_31_1 out ) ( PIN bitcell_out_31<1> )
  + ROUTED metal3 ( 8550 94780 ) ( 11400 * )
    NEW metal4 ( 8550 93940 ) ( * 94780 ) via3_H
    NEW metal3 ( 8265 93940 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 94780 ) ( * 95060 )
    NEW metal3 ( 11400 95060 ) ( 12090 * 0 )
 ;
- bitcell_out_31<2>
  ( sram.bitcell_31_2 out ) ( PIN bitcell_out_31<2> )
  + ROUTED metal3 ( 5130 93940 0 ) ( * 94500 )
    NEW metal3 ( 5130 94500 ) ( 12090 * 0 )
 ;
- bitcell_out_31<3>
  ( sram.bitcell_31_3 out ) ( PIN bitcell_out_31<3> )
  + ROUTED metal3 ( 7980 93380 ) ( 10260 * )
    NEW metal3 ( 4560 93660 ) ( 7980 * )
    NEW metal3 ( 1995 93940 0 ) ( 4560 * )
    NEW metal3 ( 4560 93660 ) ( * 93940 )
    NEW metal3 ( 7980 93380 ) ( * 93660 )
    NEW metal3 ( 10260 93380 ) ( * 94220 )
    NEW metal3 ( 10260 94220 ) ( 12090 * )
    NEW metal3 ( 12090 93940 0 ) ( * 94220 )
 ;
- bitcell_out_32<0>
  ( sram.bitcell_32_0 out ) ( PIN bitcell_out_32<0> )
  + ROUTED metal3 ( 11680 92645 ) ( * 93100 )
    NEW metal3 ( 11680 93100 ) ( 12090 * 0 )
    NEW metal3 ( 11680 92645 ) via2_HV
 ;
- bitcell_out_32<1>
  ( sram.bitcell_32_1 out ) ( PIN bitcell_out_32<1> )
  + ROUTED metal3 ( 10830 92260 ) ( 12090 * )
    NEW metal3 ( 8265 92540 0 ) ( 10830 * )
    NEW metal3 ( 10830 92260 ) ( * 92540 )
    NEW metal3 ( 12090 92260 ) ( * 92540 0 )
 ;
- bitcell_out_32<2>
  ( sram.bitcell_32_2 out ) ( PIN bitcell_out_32<2> )
  + ROUTED metal3 ( 9690 91980 ) ( 12090 * 0 )
    NEW metal3 ( 7410 92120 ) ( 9690 * )
    NEW metal3 ( 5130 92540 0 ) ( 7410 * )
    NEW metal3 ( 7410 92120 ) ( * 92540 )
    NEW metal3 ( 9690 91980 ) ( * 92120 )
 ;
- bitcell_out_32<3>
  ( sram.bitcell_32_3 out ) ( PIN bitcell_out_32<3> )
  + ROUTED metal3 ( 11400 91420 ) ( 12090 * 0 )
    NEW metal3 ( 6270 91700 ) ( 11400 * )
    NEW metal3 ( 2850 91980 ) ( 6270 * )
    NEW metal3 ( 1995 92540 0 ) ( 2850 * )
    NEW metal3 ( 2850 91980 ) ( * 92540 )
    NEW metal3 ( 6270 91700 ) ( * 91980 )
    NEW metal3 ( 11400 91420 ) ( * 91700 )
 ;
- bitcell_out_33<0>
  ( sram.bitcell_33_0 out ) ( PIN bitcell_out_33<0> )
  + ROUTED metal3 ( 11400 90580 ) ( 12090 * 0 )
    NEW metal4 ( 11400 88900 ) ( * 90580 ) via3_H
    NEW metal3 ( 11115 88900 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_33<1>
  ( sram.bitcell_33_1 out ) ( PIN bitcell_out_33<1> )
  + ROUTED metal3 ( 8550 89740 ) ( 11400 * )
    NEW metal4 ( 8550 88900 ) ( * 89740 ) via3_H
    NEW metal3 ( 8265 88900 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 89740 ) ( * 90020 )
    NEW metal3 ( 11400 90020 ) ( 12090 * 0 )
 ;
- bitcell_out_33<2>
  ( sram.bitcell_33_2 out ) ( PIN bitcell_out_33<2> )
  + ROUTED metal3 ( 5130 88900 0 ) ( * 89180 )
    NEW metal3 ( 5130 89180 ) ( 12090 * )
    NEW metal3 ( 12090 89180 ) ( * 89460 0 )
 ;
- bitcell_out_33<3>
  ( sram.bitcell_33_3 out ) ( PIN bitcell_out_33<3> )
  + ROUTED metal3 ( 4560 88340 ) ( 10260 * )
    NEW metal3 ( 1995 88900 0 ) ( 4560 * )
    NEW metal3 ( 4560 88340 ) ( * 88900 )
    NEW metal3 ( 10260 88340 ) ( * 88620 )
    NEW metal3 ( 10260 88620 ) ( 12090 * )
    NEW metal3 ( 12090 88620 ) ( * 88900 0 )
 ;
- bitcell_out_34<0>
  ( sram.bitcell_34_0 out ) ( PIN bitcell_out_34<0> )
  + ROUTED metal3 ( 11115 87500 0 ) ( 11400 * )
    NEW metal3 ( 11400 87500 ) ( * 88060 )
    NEW metal3 ( 11400 88060 ) ( 12090 * 0 )
 ;
- bitcell_out_34<1>
  ( sram.bitcell_34_1 out ) ( PIN bitcell_out_34<1> )
  + ROUTED metal3 ( 10830 87220 ) ( 12090 * )
    NEW metal3 ( 8265 87500 0 ) ( 10830 * )
    NEW metal3 ( 10830 87220 ) ( * 87500 )
    NEW metal3 ( 12090 87220 ) ( * 87500 0 )
 ;
- bitcell_out_34<2>
  ( sram.bitcell_34_2 out ) ( PIN bitcell_out_34<2> )
  + ROUTED metal3 ( 6840 86660 ) ( 12090 * )
    NEW metal3 ( 5130 87500 0 ) ( 6840 * ) via3_H
    NEW metal4 ( 6840 86660 ) ( * 87500 )
    NEW metal3 ( 12090 86660 ) ( * 86940 0 )
    NEW metal4 ( 6840 86660 ) via3_H
 ;
- bitcell_out_34<3>
  ( sram.bitcell_34_3 out ) ( PIN bitcell_out_34<3> )
  + ROUTED metal3 ( 3990 85820 ) ( 11400 * )
    NEW metal3 ( 1995 87500 0 ) ( 3990 * )
    NEW metal3 ( 3990 85820 ) ( * 87500 )
    NEW metal3 ( 11400 85820 ) ( * 86100 )
    NEW metal3 ( 11400 86100 ) ( 12090 * )
    NEW metal3 ( 12090 86100 ) ( * 86380 0 )
 ;
- bitcell_out_35<0>
  ( sram.bitcell_35_0 out ) ( PIN bitcell_out_35<0> )
  + ROUTED metal3 ( 11400 85540 ) ( 12090 * 0 )
    NEW metal4 ( 11400 83300 ) ( * 85540 ) via3_H
    NEW metal3 ( 11400 83300 ) ( 11680 * )
    NEW metal3 ( 11680 83300 ) ( * 83755 ) via2_HV
    NEW metal4 ( 11400 83300 ) via3_H
 ;
- bitcell_out_35<1>
  ( sram.bitcell_35_1 out ) ( PIN bitcell_out_35<1> )
  + ROUTED metal3 ( 8550 84700 ) ( 11400 * )
    NEW metal4 ( 8550 83860 ) ( * 84700 ) via3_H
    NEW metal3 ( 8265 83860 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 84700 ) ( * 84980 )
    NEW metal3 ( 11400 84980 ) ( 12090 * 0 )
 ;
- bitcell_out_35<2>
  ( sram.bitcell_35_2 out ) ( PIN bitcell_out_35<2> )
  + ROUTED metal3 ( 5130 83860 0 ) ( * 84140 )
    NEW metal3 ( 5130 84140 ) ( 7980 * )
    NEW metal3 ( 7980 84140 ) ( * 84280 )
    NEW metal3 ( 7980 84280 ) ( 10260 * )
    NEW metal3 ( 10260 84280 ) ( * 84420 )
    NEW metal3 ( 10260 84420 ) ( 12090 * 0 )
 ;
- bitcell_out_35<3>
  ( sram.bitcell_35_3 out ) ( PIN bitcell_out_35<3> )
  + ROUTED metal3 ( 4560 83300 ) ( 10260 * )
    NEW metal3 ( 1995 83860 0 ) ( 4560 * )
    NEW metal3 ( 4560 83300 ) ( * 83860 )
    NEW metal3 ( 10260 83300 ) ( * 83580 )
    NEW metal3 ( 10260 83580 ) ( 10830 * )
    NEW metal3 ( 10830 83580 ) ( * 84140 )
    NEW metal3 ( 10830 84140 ) ( 12090 * )
    NEW metal3 ( 12090 83860 0 ) ( * 84140 )
 ;
- bitcell_out_36<0>
  ( sram.bitcell_36_0 out ) ( PIN bitcell_out_36<0> )
  + ROUTED metal3 ( 11680 82565 ) ( * 83020 )
    NEW metal3 ( 11680 83020 ) ( 12090 * 0 )
    NEW metal3 ( 11680 82565 ) via2_HV
 ;
- bitcell_out_36<1>
  ( sram.bitcell_36_1 out ) ( PIN bitcell_out_36<1> )
  + ROUTED metal3 ( 10830 82180 ) ( 12090 * )
    NEW metal3 ( 8265 82460 0 ) ( 10830 * )
    NEW metal3 ( 10830 82180 ) ( * 82460 )
    NEW metal3 ( 12090 82180 ) ( * 82460 0 )
 ;
- bitcell_out_36<2>
  ( sram.bitcell_36_2 out ) ( PIN bitcell_out_36<2> )
  + ROUTED metal3 ( 9690 81900 ) ( 12090 * 0 )
    NEW metal3 ( 7410 82040 ) ( 9690 * )
    NEW metal3 ( 5130 82460 0 ) ( 7410 * )
    NEW metal3 ( 7410 82040 ) ( * 82460 )
    NEW metal3 ( 9690 81900 ) ( * 82040 )
 ;
- bitcell_out_36<3>
  ( sram.bitcell_36_3 out ) ( PIN bitcell_out_36<3> )
  + ROUTED metal3 ( 11400 81340 ) ( 12090 * 0 )
    NEW metal3 ( 6270 81620 ) ( 11400 * )
    NEW metal3 ( 2850 81900 ) ( 6270 * )
    NEW metal3 ( 1995 82460 0 ) ( 2850 * )
    NEW metal3 ( 2850 81900 ) ( * 82460 )
    NEW metal3 ( 6270 81620 ) ( * 81900 )
    NEW metal3 ( 11400 81340 ) ( * 81620 )
 ;
- bitcell_out_37<0>
  ( sram.bitcell_37_0 out ) ( PIN bitcell_out_37<0> )
  + ROUTED metal3 ( 10260 80500 ) ( 12090 * 0 )
    NEW metal4 ( 10260 78820 ) ( * 80500 ) via3_H
    NEW metal3 ( 10260 78820 ) ( 11115 * 0 )
    NEW metal4 ( 10260 78820 ) via3_H
 ;
- bitcell_out_37<1>
  ( sram.bitcell_37_1 out ) ( PIN bitcell_out_37<1> )
  + ROUTED metal3 ( 11400 80220 ) ( 12090 * )
    NEW metal3 ( 8550 80780 ) ( 11400 * ) via3_H
    NEW metal4 ( 8550 78820 ) ( * 80780 ) via3_H
    NEW metal3 ( 8265 78820 0 ) ( 8550 * ) via3_H
    NEW metal4 ( 11400 80220 ) ( * 80780 )
    NEW metal3 ( 12090 79940 0 ) ( * 80220 )
    NEW metal4 ( 11400 80220 ) via3_H
 ;
- bitcell_out_37<2>
  ( sram.bitcell_37_2 out ) ( PIN bitcell_out_37<2> )
  + ROUTED metal3 ( 3420 78820 ) ( * 79240 )
    NEW metal3 ( 3420 78820 ) ( 5130 * 0 )
    NEW metal3 ( 3420 79240 ) ( 10260 * )
    NEW metal3 ( 10260 79240 ) ( * 79380 )
    NEW metal3 ( 10260 79380 ) ( 12090 * 0 )
 ;
- bitcell_out_37<3>
  ( sram.bitcell_37_3 out ) ( PIN bitcell_out_37<3> )
  + ROUTED metal3 ( 11400 79100 ) ( 12090 * )
    NEW metal3 ( 1995 78820 0 ) ( 2850 * )
    NEW metal3 ( 2850 78820 ) ( * 79660 )
    NEW metal3 ( 2850 79660 ) ( 11400 * ) via3_H
    NEW metal4 ( 11400 79100 ) ( * 79660 )
    NEW metal3 ( 12090 78820 0 ) ( * 79100 )
    NEW metal4 ( 11400 79100 ) via3_H
 ;
- bitcell_out_38<0>
  ( sram.bitcell_38_0 out ) ( PIN bitcell_out_38<0> )
  + ROUTED metal3 ( 11680 77525 ) ( * 77980 )
    NEW metal3 ( 11680 77980 ) ( 12090 * 0 )
    NEW metal3 ( 11680 77525 ) via2_HV
 ;
- bitcell_out_38<1>
  ( sram.bitcell_38_1 out ) ( PIN bitcell_out_38<1> )
  + ROUTED metal3 ( 10830 77140 ) ( 12090 * )
    NEW metal3 ( 8265 77420 0 ) ( 10830 * )
    NEW metal3 ( 10830 77140 ) ( * 77420 )
    NEW metal3 ( 12090 77140 ) ( * 77420 0 )
 ;
- bitcell_out_38<2>
  ( sram.bitcell_38_2 out ) ( PIN bitcell_out_38<2> )
  + ROUTED metal3 ( 6840 76580 ) ( 12090 * )
    NEW metal3 ( 5130 77420 0 ) ( 6840 * ) via3_H
    NEW metal4 ( 6840 76580 ) ( * 77420 )
    NEW metal3 ( 12090 76580 ) ( * 76860 0 )
    NEW metal4 ( 6840 76580 ) via3_H
 ;
- bitcell_out_38<3>
  ( sram.bitcell_38_3 out ) ( PIN bitcell_out_38<3> )
  + ROUTED metal3 ( 3990 75740 ) ( 11400 * )
    NEW metal3 ( 1995 77420 0 ) ( 3990 * )
    NEW metal3 ( 3990 75740 ) ( * 77420 )
    NEW metal3 ( 11400 75740 ) ( * 76020 )
    NEW metal3 ( 11400 76020 ) ( 12090 * )
    NEW metal3 ( 12090 76020 ) ( * 76300 0 )
 ;
- bitcell_out_39<0>
  ( sram.bitcell_39_0 out ) ( PIN bitcell_out_39<0> )
  + ROUTED metal3 ( 11400 75460 ) ( 12090 * 0 )
    NEW metal4 ( 11400 73780 ) ( * 75460 ) via3_H
    NEW metal3 ( 11115 73780 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_39<1>
  ( sram.bitcell_39_1 out ) ( PIN bitcell_out_39<1> )
  + ROUTED metal3 ( 8265 73780 0 ) ( 10260 * )
    NEW metal3 ( 10260 73780 ) ( * 74620 )
    NEW metal3 ( 10260 74620 ) ( 11400 * )
    NEW metal3 ( 11400 74620 ) ( * 74900 )
    NEW metal3 ( 11400 74900 ) ( 12090 * 0 )
 ;
- bitcell_out_39<2>
  ( sram.bitcell_39_2 out ) ( PIN bitcell_out_39<2> )
  + ROUTED metal3 ( 7410 73500 ) ( 10830 * )
    NEW metal3 ( 5130 73780 0 ) ( 7410 * )
    NEW metal3 ( 7410 73500 ) ( * 73780 )
    NEW metal3 ( 10830 73500 ) ( * 74060 )
    NEW metal3 ( 10830 74060 ) ( 12090 * )
    NEW metal3 ( 12090 74060 ) ( * 74340 0 )
 ;
- bitcell_out_39<3>
  ( sram.bitcell_39_3 out ) ( PIN bitcell_out_39<3> )
  + ROUTED metal3 ( 6840 72940 ) ( 10260 * )
    NEW metal3 ( 3990 73220 ) ( 6840 * )
    NEW metal3 ( 1995 73780 0 ) ( 3990 * )
    NEW metal3 ( 3990 73220 ) ( * 73780 )
    NEW metal3 ( 6840 72940 ) ( * 73220 )
    NEW metal3 ( 10260 72940 ) ( * 73220 )
    NEW metal3 ( 10260 73220 ) ( 12090 * )
    NEW metal3 ( 12090 73220 ) ( * 73780 0 )
 ;
- bitcell_out_40<0>
  ( sram.bitcell_40_0 out ) ( PIN bitcell_out_40<0> )
  + ROUTED metal3 ( 11115 72380 0 ) ( 11400 * )
    NEW metal3 ( 11400 72380 ) ( * 72940 )
    NEW metal3 ( 11400 72940 ) ( 12090 * 0 )
 ;
- bitcell_out_40<1>
  ( sram.bitcell_40_1 out ) ( PIN bitcell_out_40<1> )
  + ROUTED metal3 ( 10830 72100 ) ( 12090 * )
    NEW metal3 ( 8265 72380 0 ) ( 10830 * )
    NEW metal3 ( 10830 72100 ) ( * 72380 )
    NEW metal3 ( 12090 72100 ) ( * 72380 0 )
 ;
- bitcell_out_40<2>
  ( sram.bitcell_40_2 out ) ( PIN bitcell_out_40<2> )
  + ROUTED metal3 ( 9690 71820 ) ( 12090 * 0 )
    NEW metal3 ( 7410 71960 ) ( 9690 * )
    NEW metal3 ( 5130 72380 0 ) ( 7410 * )
    NEW metal3 ( 7410 71960 ) ( * 72380 )
    NEW metal3 ( 9690 71820 ) ( * 71960 )
 ;
- bitcell_out_40<3>
  ( sram.bitcell_40_3 out ) ( PIN bitcell_out_40<3> )
  + ROUTED metal3 ( 11400 71260 ) ( 12090 * 0 )
    NEW metal3 ( 6270 71540 ) ( 11400 * )
    NEW metal3 ( 2850 71820 ) ( 6270 * )
    NEW metal3 ( 1995 72380 0 ) ( 2850 * )
    NEW metal3 ( 2850 71820 ) ( * 72380 )
    NEW metal3 ( 6270 71540 ) ( * 71820 )
    NEW metal3 ( 11400 71260 ) ( * 71540 )
 ;
- bitcell_out_41<0>
  ( sram.bitcell_41_0 out ) ( PIN bitcell_out_41<0> )
  + ROUTED metal3 ( 11400 70420 ) ( 12090 * 0 )
    NEW metal4 ( 11400 68180 ) ( * 70420 ) via3_H
    NEW metal3 ( 11400 68180 ) ( 11680 * )
    NEW metal3 ( 11680 68180 ) ( * 68635 ) via2_HV
    NEW metal4 ( 11400 68180 ) via3_H
 ;
- bitcell_out_41<1>
  ( sram.bitcell_41_1 out ) ( PIN bitcell_out_41<1> )
  + ROUTED metal3 ( 8550 69580 ) ( 11400 * )
    NEW metal4 ( 8550 68740 ) ( * 69580 ) via3_H
    NEW metal3 ( 8265 68740 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 69580 ) ( * 69860 )
    NEW metal3 ( 11400 69860 ) ( 12090 * 0 )
 ;
- bitcell_out_41<2>
  ( sram.bitcell_41_2 out ) ( PIN bitcell_out_41<2> )
  + ROUTED metal3 ( 5130 68740 0 ) ( * 69300 )
    NEW metal3 ( 5130 69300 ) ( 12090 * 0 )
 ;
- bitcell_out_41<3>
  ( sram.bitcell_41_3 out ) ( PIN bitcell_out_41<3> )
  + ROUTED metal3 ( 7980 68180 ) ( 10260 * )
    NEW metal3 ( 4560 68460 ) ( 7980 * )
    NEW metal3 ( 1995 68740 0 ) ( 4560 * )
    NEW metal3 ( 4560 68460 ) ( * 68740 )
    NEW metal3 ( 7980 68180 ) ( * 68460 )
    NEW metal3 ( 10260 68180 ) ( * 69020 )
    NEW metal3 ( 10260 69020 ) ( 12090 * )
    NEW metal3 ( 12090 68740 0 ) ( * 69020 )
 ;
- bitcell_out_42<0>
  ( sram.bitcell_42_0 out ) ( PIN bitcell_out_42<0> )
  + ROUTED metal3 ( 11680 67445 ) ( * 67900 )
    NEW metal3 ( 11680 67900 ) ( 12090 * 0 )
    NEW metal3 ( 11680 67445 ) via2_HV
 ;
- bitcell_out_42<1>
  ( sram.bitcell_42_1 out ) ( PIN bitcell_out_42<1> )
  + ROUTED metal3 ( 10830 67060 ) ( 12090 * )
    NEW metal3 ( 8265 67340 0 ) ( 10830 * )
    NEW metal3 ( 10830 67060 ) ( * 67340 )
    NEW metal3 ( 12090 67060 ) ( * 67340 0 )
 ;
- bitcell_out_42<2>
  ( sram.bitcell_42_2 out ) ( PIN bitcell_out_42<2> )
  + ROUTED metal3 ( 9690 66780 ) ( 12090 * 0 )
    NEW metal3 ( 7410 66920 ) ( 9690 * )
    NEW metal3 ( 5130 67340 0 ) ( 7410 * )
    NEW metal3 ( 7410 66920 ) ( * 67340 )
    NEW metal3 ( 9690 66780 ) ( * 66920 )
 ;
- bitcell_out_42<3>
  ( sram.bitcell_42_3 out ) ( PIN bitcell_out_42<3> )
  + ROUTED metal3 ( 11400 66220 ) ( 12090 * 0 )
    NEW metal3 ( 6270 66500 ) ( 11400 * )
    NEW metal3 ( 2850 66780 ) ( 6270 * )
    NEW metal3 ( 1995 67340 0 ) ( 2850 * )
    NEW metal3 ( 2850 66780 ) ( * 67340 )
    NEW metal3 ( 6270 66500 ) ( * 66780 )
    NEW metal3 ( 11400 66220 ) ( * 66500 )
 ;
- bitcell_out_43<0>
  ( sram.bitcell_43_0 out ) ( PIN bitcell_out_43<0> )
  + ROUTED metal3 ( 11400 65380 ) ( 12090 * 0 )
    NEW metal4 ( 11400 63700 ) ( * 65380 ) via3_H
    NEW metal3 ( 11115 63700 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_43<1>
  ( sram.bitcell_43_1 out ) ( PIN bitcell_out_43<1> )
  + ROUTED metal3 ( 8550 64540 ) ( 11400 * )
    NEW metal4 ( 8550 63700 ) ( * 64540 ) via3_H
    NEW metal3 ( 8265 63700 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 64540 ) ( * 64820 )
    NEW metal3 ( 11400 64820 ) ( 12090 * 0 )
 ;
- bitcell_out_43<2>
  ( sram.bitcell_43_2 out ) ( PIN bitcell_out_43<2> )
  + ROUTED metal3 ( 5130 63700 0 ) ( * 63980 )
    NEW metal3 ( 5130 63980 ) ( 12090 * )
    NEW metal3 ( 12090 63980 ) ( * 64260 0 )
 ;
- bitcell_out_43<3>
  ( sram.bitcell_43_3 out ) ( PIN bitcell_out_43<3> )
  + ROUTED metal3 ( 4560 63140 ) ( 10260 * )
    NEW metal3 ( 1995 63700 0 ) ( 4560 * )
    NEW metal3 ( 4560 63140 ) ( * 63700 )
    NEW metal3 ( 10260 63140 ) ( * 63420 )
    NEW metal3 ( 10260 63420 ) ( 12090 * )
    NEW metal3 ( 12090 63420 ) ( * 63700 0 )
 ;
- bitcell_out_44<0>
  ( sram.bitcell_44_0 out ) ( PIN bitcell_out_44<0> )
  + ROUTED metal3 ( 11115 62300 0 ) ( 11400 * )
    NEW metal3 ( 11400 62300 ) ( * 62860 )
    NEW metal3 ( 11400 62860 ) ( 12090 * 0 )
 ;
- bitcell_out_44<1>
  ( sram.bitcell_44_1 out ) ( PIN bitcell_out_44<1> )
  + ROUTED metal3 ( 10830 62020 ) ( 12090 * )
    NEW metal3 ( 8265 62300 0 ) ( 10830 * )
    NEW metal3 ( 10830 62020 ) ( * 62300 )
    NEW metal3 ( 12090 62020 ) ( * 62300 0 )
 ;
- bitcell_out_44<2>
  ( sram.bitcell_44_2 out ) ( PIN bitcell_out_44<2> )
  + ROUTED metal3 ( 6840 61460 ) ( 12090 * )
    NEW metal3 ( 5130 62300 0 ) ( 6840 * ) via3_H
    NEW metal4 ( 6840 61460 ) ( * 62300 )
    NEW metal3 ( 12090 61460 ) ( * 61740 0 )
    NEW metal4 ( 6840 61460 ) via3_H
 ;
- bitcell_out_44<3>
  ( sram.bitcell_44_3 out ) ( PIN bitcell_out_44<3> )
  + ROUTED metal3 ( 3990 60620 ) ( 11400 * )
    NEW metal3 ( 1995 62300 0 ) ( 3990 * )
    NEW metal3 ( 3990 60620 ) ( * 62300 )
    NEW metal3 ( 11400 60620 ) ( * 60900 )
    NEW metal3 ( 11400 60900 ) ( 12090 * )
    NEW metal3 ( 12090 60900 ) ( * 61180 0 )
 ;
- bitcell_out_45<0>
  ( sram.bitcell_45_0 out ) ( PIN bitcell_out_45<0> )
  + ROUTED metal3 ( 11400 60340 ) ( 12090 * 0 )
    NEW metal4 ( 11400 58100 ) ( * 60340 ) via3_H
    NEW metal3 ( 11400 58100 ) ( 11680 * )
    NEW metal3 ( 11680 58100 ) ( * 58555 ) via2_HV
    NEW metal4 ( 11400 58100 ) via3_H
 ;
- bitcell_out_45<1>
  ( sram.bitcell_45_1 out ) ( PIN bitcell_out_45<1> )
  + ROUTED metal3 ( 8550 59500 ) ( 11400 * )
    NEW metal4 ( 8550 58660 ) ( * 59500 ) via3_H
    NEW metal3 ( 8265 58660 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 59500 ) ( * 59780 )
    NEW metal3 ( 11400 59780 ) ( 12090 * 0 )
 ;
- bitcell_out_45<2>
  ( sram.bitcell_45_2 out ) ( PIN bitcell_out_45<2> )
  + ROUTED metal3 ( 5130 58660 0 ) ( * 58940 )
    NEW metal3 ( 5130 58940 ) ( 7980 * )
    NEW metal3 ( 7980 58940 ) ( * 59080 )
    NEW metal3 ( 7980 59080 ) ( 10260 * )
    NEW metal3 ( 10260 59080 ) ( * 59220 )
    NEW metal3 ( 10260 59220 ) ( 12090 * 0 )
 ;
- bitcell_out_45<3>
  ( sram.bitcell_45_3 out ) ( PIN bitcell_out_45<3> )
  + ROUTED metal3 ( 4560 58100 ) ( 10260 * )
    NEW metal3 ( 1995 58660 0 ) ( 4560 * )
    NEW metal3 ( 4560 58100 ) ( * 58660 )
    NEW metal3 ( 10260 58100 ) ( * 58380 )
    NEW metal3 ( 10260 58380 ) ( 10830 * )
    NEW metal3 ( 10830 58380 ) ( * 58940 )
    NEW metal3 ( 10830 58940 ) ( 12090 * )
    NEW metal3 ( 12090 58660 0 ) ( * 58940 )
 ;
- bitcell_out_46<0>
  ( sram.bitcell_46_0 out ) ( PIN bitcell_out_46<0> )
  + ROUTED metal3 ( 11680 57365 ) ( * 57820 )
    NEW metal3 ( 11680 57820 ) ( 12090 * 0 )
    NEW metal3 ( 11680 57365 ) via2_HV
 ;
- bitcell_out_46<1>
  ( sram.bitcell_46_1 out ) ( PIN bitcell_out_46<1> )
  + ROUTED metal3 ( 10830 56980 ) ( 12090 * )
    NEW metal3 ( 8265 57260 0 ) ( 10830 * )
    NEW metal3 ( 10830 56980 ) ( * 57260 )
    NEW metal3 ( 12090 56980 ) ( * 57260 0 )
 ;
- bitcell_out_46<2>
  ( sram.bitcell_46_2 out ) ( PIN bitcell_out_46<2> )
  + ROUTED metal3 ( 9690 56700 ) ( 12090 * 0 )
    NEW metal3 ( 7410 56840 ) ( 9690 * )
    NEW metal3 ( 5130 57260 0 ) ( 7410 * )
    NEW metal3 ( 7410 56840 ) ( * 57260 )
    NEW metal3 ( 9690 56700 ) ( * 56840 )
 ;
- bitcell_out_46<3>
  ( sram.bitcell_46_3 out ) ( PIN bitcell_out_46<3> )
  + ROUTED metal3 ( 11400 56140 ) ( 12090 * 0 )
    NEW metal3 ( 6270 56420 ) ( 11400 * )
    NEW metal3 ( 2850 56700 ) ( 6270 * )
    NEW metal3 ( 1995 57260 0 ) ( 2850 * )
    NEW metal3 ( 2850 56700 ) ( * 57260 )
    NEW metal3 ( 6270 56420 ) ( * 56700 )
    NEW metal3 ( 11400 56140 ) ( * 56420 )
 ;
- bitcell_out_47<0>
  ( sram.bitcell_47_0 out ) ( PIN bitcell_out_47<0> )
  + ROUTED metal3 ( 11400 55300 ) ( 12090 * 0 )
    NEW metal4 ( 11400 53060 ) ( * 55300 ) via3_H
    NEW metal3 ( 11400 53060 ) ( 11680 * )
    NEW metal3 ( 11680 53060 ) ( * 53515 ) via2_HV
    NEW metal4 ( 11400 53060 ) via3_H
 ;
- bitcell_out_47<1>
  ( sram.bitcell_47_1 out ) ( PIN bitcell_out_47<1> )
  + ROUTED metal3 ( 8550 54460 ) ( 11400 * )
    NEW metal4 ( 8550 53620 ) ( * 54460 ) via3_H
    NEW metal3 ( 8265 53620 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 54460 ) ( * 54740 )
    NEW metal3 ( 11400 54740 ) ( 12090 * 0 )
 ;
- bitcell_out_47<2>
  ( sram.bitcell_47_2 out ) ( PIN bitcell_out_47<2> )
  + ROUTED metal3 ( 5130 53620 0 ) ( * 53900 )
    NEW metal3 ( 5130 53900 ) ( 7980 * )
    NEW metal3 ( 7980 53900 ) ( * 54040 )
    NEW metal3 ( 7980 54040 ) ( 10260 * )
    NEW metal3 ( 10260 54040 ) ( * 54180 )
    NEW metal3 ( 10260 54180 ) ( 12090 * 0 )
 ;
- bitcell_out_47<3>
  ( sram.bitcell_47_3 out ) ( PIN bitcell_out_47<3> )
  + ROUTED metal3 ( 4560 53060 ) ( 10260 * )
    NEW metal3 ( 1995 53620 0 ) ( 4560 * )
    NEW metal3 ( 4560 53060 ) ( * 53620 )
    NEW metal3 ( 10260 53060 ) ( * 53340 )
    NEW metal3 ( 10260 53340 ) ( 10830 * )
    NEW metal3 ( 10830 53340 ) ( * 53900 )
    NEW metal3 ( 10830 53900 ) ( 12090 * )
    NEW metal3 ( 12090 53620 0 ) ( * 53900 )
 ;
- bitcell_out_48<0>
  ( sram.bitcell_48_0 out ) ( PIN bitcell_out_48<0> )
  + ROUTED metal3 ( 11680 52325 ) ( * 52780 )
    NEW metal3 ( 11680 52780 ) ( 12090 * 0 )
    NEW metal3 ( 11680 52325 ) via2_HV
 ;
- bitcell_out_48<1>
  ( sram.bitcell_48_1 out ) ( PIN bitcell_out_48<1> )
  + ROUTED metal3 ( 10830 51940 ) ( 12090 * )
    NEW metal3 ( 8265 52220 0 ) ( 10830 * )
    NEW metal3 ( 10830 51940 ) ( * 52220 )
    NEW metal3 ( 12090 51940 ) ( * 52220 0 )
 ;
- bitcell_out_48<2>
  ( sram.bitcell_48_2 out ) ( PIN bitcell_out_48<2> )
  + ROUTED metal3 ( 9690 51380 ) ( 12090 * )
    NEW metal3 ( 5700 51380 ) ( 6840 * )
    NEW metal3 ( 5130 52220 0 ) ( 5700 * ) via3_H
    NEW metal4 ( 5700 51380 ) ( * 52220 )
    NEW metal3 ( 6840 51380 ) ( * 51660 )
    NEW metal3 ( 6840 51660 ) ( 9690 * )
    NEW metal3 ( 9690 51380 ) ( * 51660 )
    NEW metal3 ( 12090 51380 ) ( * 51660 0 )
    NEW metal4 ( 5700 51380 ) via3_H
 ;
- bitcell_out_48<3>
  ( sram.bitcell_48_3 out ) ( PIN bitcell_out_48<3> )
  + ROUTED metal3 ( 3990 50540 ) ( 11400 * )
    NEW metal3 ( 1995 52220 0 ) ( 3990 * )
    NEW metal3 ( 3990 50540 ) ( * 52220 )
    NEW metal3 ( 11400 50540 ) ( * 50820 )
    NEW metal3 ( 11400 50820 ) ( 12090 * )
    NEW metal3 ( 12090 50820 ) ( * 51100 0 )
 ;
- bitcell_out_49<0>
  ( sram.bitcell_49_0 out ) ( PIN bitcell_out_49<0> )
  + ROUTED metal3 ( 11400 50260 ) ( 12090 * 0 )
    NEW metal4 ( 11400 48580 ) ( * 50260 ) via3_H
    NEW metal3 ( 11115 48580 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_49<1>
  ( sram.bitcell_49_1 out ) ( PIN bitcell_out_49<1> )
  + ROUTED metal3 ( 8265 48580 0 ) ( 10260 * )
    NEW metal3 ( 10260 48580 ) ( * 49420 )
    NEW metal3 ( 10260 49420 ) ( 11400 * )
    NEW metal3 ( 11400 49420 ) ( * 49700 )
    NEW metal3 ( 11400 49700 ) ( 12090 * 0 )
 ;
- bitcell_out_49<2>
  ( sram.bitcell_49_2 out ) ( PIN bitcell_out_49<2> )
  + ROUTED metal3 ( 7410 48300 ) ( 10830 * )
    NEW metal3 ( 5130 48580 0 ) ( 7410 * )
    NEW metal3 ( 7410 48300 ) ( * 48580 )
    NEW metal3 ( 10830 48300 ) ( * 48860 )
    NEW metal3 ( 10830 48860 ) ( 12090 * )
    NEW metal3 ( 12090 48860 ) ( * 49140 0 )
 ;
- bitcell_out_49<3>
  ( sram.bitcell_49_3 out ) ( PIN bitcell_out_49<3> )
  + ROUTED metal3 ( 6840 47740 ) ( 10260 * )
    NEW metal3 ( 3990 48020 ) ( 6840 * )
    NEW metal3 ( 1995 48580 0 ) ( 3990 * )
    NEW metal3 ( 3990 48020 ) ( * 48580 )
    NEW metal3 ( 6840 47740 ) ( * 48020 )
    NEW metal3 ( 10260 47740 ) ( * 48020 )
    NEW metal3 ( 10260 48020 ) ( 12090 * )
    NEW metal3 ( 12090 48020 ) ( * 48580 0 )
 ;
- bitcell_out_50<0>
  ( sram.bitcell_50_0 out ) ( PIN bitcell_out_50<0> )
  + ROUTED metal3 ( 11115 47180 0 ) ( 11400 * )
    NEW metal3 ( 11400 47180 ) ( * 47740 )
    NEW metal3 ( 11400 47740 ) ( 12090 * 0 )
 ;
- bitcell_out_50<1>
  ( sram.bitcell_50_1 out ) ( PIN bitcell_out_50<1> )
  + ROUTED metal3 ( 10830 46900 ) ( 12090 * )
    NEW metal3 ( 8265 47180 0 ) ( 10830 * )
    NEW metal3 ( 10830 46900 ) ( * 47180 )
    NEW metal3 ( 12090 46900 ) ( * 47180 0 )
 ;
- bitcell_out_50<2>
  ( sram.bitcell_50_2 out ) ( PIN bitcell_out_50<2> )
  + ROUTED metal3 ( 9690 46620 ) ( 12090 * 0 )
    NEW metal3 ( 7410 46760 ) ( 9690 * )
    NEW metal3 ( 5130 47180 0 ) ( 7410 * )
    NEW metal3 ( 7410 46760 ) ( * 47180 )
    NEW metal3 ( 9690 46620 ) ( * 46760 )
 ;
- bitcell_out_50<3>
  ( sram.bitcell_50_3 out ) ( PIN bitcell_out_50<3> )
  + ROUTED metal3 ( 11400 46060 ) ( 12090 * 0 )
    NEW metal3 ( 6270 46340 ) ( 11400 * )
    NEW metal3 ( 2850 46620 ) ( 6270 * )
    NEW metal3 ( 1995 47180 0 ) ( 2850 * )
    NEW metal3 ( 2850 46620 ) ( * 47180 )
    NEW metal3 ( 6270 46340 ) ( * 46620 )
    NEW metal3 ( 11400 46060 ) ( * 46340 )
 ;
- bitcell_out_51<0>
  ( sram.bitcell_51_0 out ) ( PIN bitcell_out_51<0> )
  + ROUTED metal3 ( 11400 45220 ) ( 12090 * 0 )
    NEW metal4 ( 11400 42980 ) ( * 45220 ) via3_H
    NEW metal3 ( 11400 42980 ) ( 11680 * )
    NEW metal3 ( 11680 42980 ) ( * 43435 ) via2_HV
    NEW metal4 ( 11400 42980 ) via3_H
 ;
- bitcell_out_51<1>
  ( sram.bitcell_51_1 out ) ( PIN bitcell_out_51<1> )
  + ROUTED metal3 ( 8550 44380 ) ( 11400 * )
    NEW metal4 ( 8550 43540 ) ( * 44380 ) via3_H
    NEW metal3 ( 8265 43540 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 44380 ) ( * 44660 )
    NEW metal3 ( 11400 44660 ) ( 12090 * 0 )
 ;
- bitcell_out_51<2>
  ( sram.bitcell_51_2 out ) ( PIN bitcell_out_51<2> )
  + ROUTED metal3 ( 5130 43540 0 ) ( * 44100 )
    NEW metal3 ( 5130 44100 ) ( 12090 * 0 )
 ;
- bitcell_out_51<3>
  ( sram.bitcell_51_3 out ) ( PIN bitcell_out_51<3> )
  + ROUTED metal3 ( 7980 42980 ) ( 10260 * )
    NEW metal3 ( 4560 43260 ) ( 7980 * )
    NEW metal3 ( 1995 43540 0 ) ( 4560 * )
    NEW metal3 ( 4560 43260 ) ( * 43540 )
    NEW metal3 ( 7980 42980 ) ( * 43260 )
    NEW metal3 ( 10260 42980 ) ( * 43820 )
    NEW metal3 ( 10260 43820 ) ( 12090 * )
    NEW metal3 ( 12090 43540 0 ) ( * 43820 )
 ;
- bitcell_out_52<0>
  ( sram.bitcell_52_0 out ) ( PIN bitcell_out_52<0> )
  + ROUTED metal3 ( 11680 42245 ) ( * 42700 )
    NEW metal3 ( 11680 42700 ) ( 12090 * 0 )
    NEW metal3 ( 11680 42245 ) via2_HV
 ;
- bitcell_out_52<1>
  ( sram.bitcell_52_1 out ) ( PIN bitcell_out_52<1> )
  + ROUTED metal3 ( 10830 41860 ) ( 12090 * )
    NEW metal3 ( 8265 42140 0 ) ( 10830 * )
    NEW metal3 ( 10830 41860 ) ( * 42140 )
    NEW metal3 ( 12090 41860 ) ( * 42140 0 )
 ;
- bitcell_out_52<2>
  ( sram.bitcell_52_2 out ) ( PIN bitcell_out_52<2> )
  + ROUTED metal3 ( 9690 41580 ) ( 12090 * 0 )
    NEW metal3 ( 7410 41720 ) ( 9690 * )
    NEW metal3 ( 5130 42140 0 ) ( 7410 * )
    NEW metal3 ( 7410 41720 ) ( * 42140 )
    NEW metal3 ( 9690 41580 ) ( * 41720 )
 ;
- bitcell_out_52<3>
  ( sram.bitcell_52_3 out ) ( PIN bitcell_out_52<3> )
  + ROUTED metal3 ( 11400 41020 ) ( 12090 * 0 )
    NEW metal3 ( 6270 41300 ) ( 11400 * )
    NEW metal3 ( 2850 41580 ) ( 6270 * )
    NEW metal3 ( 1995 42140 0 ) ( 2850 * )
    NEW metal3 ( 2850 41580 ) ( * 42140 )
    NEW metal3 ( 6270 41300 ) ( * 41580 )
    NEW metal3 ( 11400 41020 ) ( * 41300 )
 ;
- bitcell_out_53<0>
  ( sram.bitcell_53_0 out ) ( PIN bitcell_out_53<0> )
  + ROUTED metal3 ( 11400 40180 ) ( 12090 * 0 )
    NEW metal4 ( 11400 38500 ) ( * 40180 ) via3_H
    NEW metal3 ( 11115 38500 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_53<1>
  ( sram.bitcell_53_1 out ) ( PIN bitcell_out_53<1> )
  + ROUTED metal3 ( 8550 39340 ) ( 11400 * )
    NEW metal4 ( 8550 38500 ) ( * 39340 ) via3_H
    NEW metal3 ( 8265 38500 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 39340 ) ( * 39620 )
    NEW metal3 ( 11400 39620 ) ( 12090 * 0 )
 ;
- bitcell_out_53<2>
  ( sram.bitcell_53_2 out ) ( PIN bitcell_out_53<2> )
  + ROUTED metal3 ( 5130 38500 0 ) ( * 38780 )
    NEW metal3 ( 5130 38780 ) ( 12090 * )
    NEW metal3 ( 12090 38780 ) ( * 39060 0 )
 ;
- bitcell_out_53<3>
  ( sram.bitcell_53_3 out ) ( PIN bitcell_out_53<3> )
  + ROUTED metal3 ( 4560 37940 ) ( 10260 * )
    NEW metal3 ( 1995 38500 0 ) ( 4560 * )
    NEW metal3 ( 4560 37940 ) ( * 38500 )
    NEW metal3 ( 10260 37940 ) ( * 38220 )
    NEW metal3 ( 10260 38220 ) ( 12090 * )
    NEW metal3 ( 12090 38220 ) ( * 38500 0 )
 ;
- bitcell_out_54<0>
  ( sram.bitcell_54_0 out ) ( PIN bitcell_out_54<0> )
  + ROUTED metal3 ( 11115 37100 0 ) ( 11400 * )
    NEW metal3 ( 11400 37100 ) ( * 37660 )
    NEW metal3 ( 11400 37660 ) ( 12090 * 0 )
 ;
- bitcell_out_54<1>
  ( sram.bitcell_54_1 out ) ( PIN bitcell_out_54<1> )
  + ROUTED metal3 ( 10830 36820 ) ( 12090 * )
    NEW metal3 ( 8265 37100 0 ) ( 10830 * )
    NEW metal3 ( 10830 36820 ) ( * 37100 )
    NEW metal3 ( 12090 36820 ) ( * 37100 0 )
 ;
- bitcell_out_54<2>
  ( sram.bitcell_54_2 out ) ( PIN bitcell_out_54<2> )
  + ROUTED metal3 ( 6840 36260 ) ( 12090 * )
    NEW metal3 ( 5130 37100 0 ) ( 6840 * ) via3_H
    NEW metal4 ( 6840 36260 ) ( * 37100 )
    NEW metal3 ( 12090 36260 ) ( * 36540 0 )
    NEW metal4 ( 6840 36260 ) via3_H
 ;
- bitcell_out_54<3>
  ( sram.bitcell_54_3 out ) ( PIN bitcell_out_54<3> )
  + ROUTED metal3 ( 3990 35420 ) ( 11400 * )
    NEW metal3 ( 1995 37100 0 ) ( 3990 * )
    NEW metal3 ( 3990 35420 ) ( * 37100 )
    NEW metal3 ( 11400 35420 ) ( * 35700 )
    NEW metal3 ( 11400 35700 ) ( 12090 * )
    NEW metal3 ( 12090 35700 ) ( * 35980 0 )
 ;
- bitcell_out_55<0>
  ( sram.bitcell_55_0 out ) ( PIN bitcell_out_55<0> )
  + ROUTED metal3 ( 11400 35140 ) ( 12090 * 0 )
    NEW metal4 ( 11400 32900 ) ( * 35140 ) via3_H
    NEW metal3 ( 11400 32900 ) ( 11680 * )
    NEW metal3 ( 11680 32900 ) ( * 33355 ) via2_HV
    NEW metal4 ( 11400 32900 ) via3_H
 ;
- bitcell_out_55<1>
  ( sram.bitcell_55_1 out ) ( PIN bitcell_out_55<1> )
  + ROUTED metal3 ( 8550 34300 ) ( 11400 * )
    NEW metal4 ( 8550 33460 ) ( * 34300 ) via3_H
    NEW metal3 ( 8265 33460 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 34300 ) ( * 34580 )
    NEW metal3 ( 11400 34580 ) ( 12090 * 0 )
 ;
- bitcell_out_55<2>
  ( sram.bitcell_55_2 out ) ( PIN bitcell_out_55<2> )
  + ROUTED metal3 ( 5130 33460 0 ) ( * 33740 )
    NEW metal3 ( 5130 33740 ) ( 7980 * )
    NEW metal3 ( 7980 33740 ) ( * 33880 )
    NEW metal3 ( 7980 33880 ) ( 10260 * )
    NEW metal3 ( 10260 33880 ) ( * 34020 )
    NEW metal3 ( 10260 34020 ) ( 12090 * 0 )
 ;
- bitcell_out_55<3>
  ( sram.bitcell_55_3 out ) ( PIN bitcell_out_55<3> )
  + ROUTED metal3 ( 4560 32900 ) ( 10260 * )
    NEW metal3 ( 1995 33460 0 ) ( 4560 * )
    NEW metal3 ( 4560 32900 ) ( * 33460 )
    NEW metal3 ( 10260 32900 ) ( * 33180 )
    NEW metal3 ( 10260 33180 ) ( 10830 * )
    NEW metal3 ( 10830 33180 ) ( * 33740 )
    NEW metal3 ( 10830 33740 ) ( 12090 * )
    NEW metal3 ( 12090 33460 0 ) ( * 33740 )
 ;
- bitcell_out_56<0>
  ( sram.bitcell_56_0 out ) ( PIN bitcell_out_56<0> )
  + ROUTED metal3 ( 11680 32165 ) ( * 32620 )
    NEW metal3 ( 11680 32620 ) ( 12090 * 0 )
    NEW metal3 ( 11680 32165 ) via2_HV
 ;
- bitcell_out_56<1>
  ( sram.bitcell_56_1 out ) ( PIN bitcell_out_56<1> )
  + ROUTED metal3 ( 10830 31780 ) ( 12090 * )
    NEW metal3 ( 8265 32060 0 ) ( 10830 * )
    NEW metal3 ( 10830 31780 ) ( * 32060 )
    NEW metal3 ( 12090 31780 ) ( * 32060 0 )
 ;
- bitcell_out_56<2>
  ( sram.bitcell_56_2 out ) ( PIN bitcell_out_56<2> )
  + ROUTED metal3 ( 9690 31500 ) ( 12090 * 0 )
    NEW metal3 ( 7410 31640 ) ( 9690 * )
    NEW metal3 ( 5130 32060 0 ) ( 7410 * )
    NEW metal3 ( 7410 31640 ) ( * 32060 )
    NEW metal3 ( 9690 31500 ) ( * 31640 )
 ;
- bitcell_out_56<3>
  ( sram.bitcell_56_3 out ) ( PIN bitcell_out_56<3> )
  + ROUTED metal3 ( 11400 30940 ) ( 12090 * 0 )
    NEW metal3 ( 6270 31220 ) ( 11400 * )
    NEW metal3 ( 2850 31500 ) ( 6270 * )
    NEW metal3 ( 1995 32060 0 ) ( 2850 * )
    NEW metal3 ( 2850 31500 ) ( * 32060 )
    NEW metal3 ( 6270 31220 ) ( * 31500 )
    NEW metal3 ( 11400 30940 ) ( * 31220 )
 ;
- bitcell_out_57<0>
  ( sram.bitcell_57_0 out ) ( PIN bitcell_out_57<0> )
  + ROUTED metal3 ( 10260 30100 ) ( 12090 * 0 )
    NEW metal4 ( 10260 28420 ) ( * 30100 ) via3_H
    NEW metal3 ( 10260 28420 ) ( 11115 * 0 )
    NEW metal4 ( 10260 28420 ) via3_H
 ;
- bitcell_out_57<1>
  ( sram.bitcell_57_1 out ) ( PIN bitcell_out_57<1> )
  + ROUTED metal3 ( 11400 29820 ) ( 12090 * )
    NEW metal3 ( 8550 30380 ) ( 11400 * ) via3_H
    NEW metal4 ( 8550 28420 ) ( * 30380 ) via3_H
    NEW metal3 ( 8265 28420 0 ) ( 8550 * ) via3_H
    NEW metal4 ( 11400 29820 ) ( * 30380 )
    NEW metal3 ( 12090 29540 0 ) ( * 29820 )
    NEW metal4 ( 11400 29820 ) via3_H
 ;
- bitcell_out_57<2>
  ( sram.bitcell_57_2 out ) ( PIN bitcell_out_57<2> )
  + ROUTED metal3 ( 3420 28420 ) ( * 28840 )
    NEW metal3 ( 3420 28420 ) ( 5130 * 0 )
    NEW metal3 ( 3420 28840 ) ( 10260 * )
    NEW metal3 ( 10260 28840 ) ( * 28980 )
    NEW metal3 ( 10260 28980 ) ( 12090 * 0 )
 ;
- bitcell_out_57<3>
  ( sram.bitcell_57_3 out ) ( PIN bitcell_out_57<3> )
  + ROUTED metal3 ( 11400 28700 ) ( 12090 * )
    NEW metal3 ( 1995 28420 0 ) ( 2850 * )
    NEW metal3 ( 2850 28420 ) ( * 29260 )
    NEW metal3 ( 2850 29260 ) ( 11400 * ) via3_H
    NEW metal4 ( 11400 28700 ) ( * 29260 )
    NEW metal3 ( 12090 28420 0 ) ( * 28700 )
    NEW metal4 ( 11400 28700 ) via3_H
 ;
- bitcell_out_58<0>
  ( sram.bitcell_58_0 out ) ( PIN bitcell_out_58<0> )
  + ROUTED metal3 ( 11680 27125 ) ( * 27580 )
    NEW metal3 ( 11680 27580 ) ( 12090 * 0 )
    NEW metal3 ( 11680 27125 ) via2_HV
 ;
- bitcell_out_58<1>
  ( sram.bitcell_58_1 out ) ( PIN bitcell_out_58<1> )
  + ROUTED metal3 ( 10830 26740 ) ( 12090 * )
    NEW metal3 ( 8265 27020 0 ) ( 10830 * )
    NEW metal3 ( 10830 26740 ) ( * 27020 )
    NEW metal3 ( 12090 26740 ) ( * 27020 0 )
 ;
- bitcell_out_58<2>
  ( sram.bitcell_58_2 out ) ( PIN bitcell_out_58<2> )
  + ROUTED metal3 ( 6840 26180 ) ( 12090 * )
    NEW metal3 ( 5130 27020 0 ) ( 6840 * ) via3_H
    NEW metal4 ( 6840 26180 ) ( * 27020 )
    NEW metal3 ( 12090 26180 ) ( * 26460 0 )
    NEW metal4 ( 6840 26180 ) via3_H
 ;
- bitcell_out_58<3>
  ( sram.bitcell_58_3 out ) ( PIN bitcell_out_58<3> )
  + ROUTED metal3 ( 3990 25340 ) ( 11400 * )
    NEW metal3 ( 1995 27020 0 ) ( 3990 * )
    NEW metal3 ( 3990 25340 ) ( * 27020 )
    NEW metal3 ( 11400 25340 ) ( * 25620 )
    NEW metal3 ( 11400 25620 ) ( 12090 * )
    NEW metal3 ( 12090 25620 ) ( * 25900 0 )
 ;
- bitcell_out_59<0>
  ( sram.bitcell_59_0 out ) ( PIN bitcell_out_59<0> )
  + ROUTED metal3 ( 11400 25060 ) ( 12090 * 0 )
    NEW metal4 ( 11400 23380 ) ( * 25060 ) via3_H
    NEW metal3 ( 11115 23380 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_59<1>
  ( sram.bitcell_59_1 out ) ( PIN bitcell_out_59<1> )
  + ROUTED metal3 ( 8265 23380 0 ) ( 10260 * )
    NEW metal3 ( 10260 23380 ) ( * 24220 )
    NEW metal3 ( 10260 24220 ) ( 11400 * )
    NEW metal3 ( 11400 24220 ) ( * 24500 )
    NEW metal3 ( 11400 24500 ) ( 12090 * 0 )
 ;
- bitcell_out_59<2>
  ( sram.bitcell_59_2 out ) ( PIN bitcell_out_59<2> )
  + ROUTED metal3 ( 7410 23100 ) ( 10830 * )
    NEW metal3 ( 5130 23380 0 ) ( 7410 * )
    NEW metal3 ( 7410 23100 ) ( * 23380 )
    NEW metal3 ( 10830 23100 ) ( * 23660 )
    NEW metal3 ( 10830 23660 ) ( 12090 * )
    NEW metal3 ( 12090 23660 ) ( * 23940 0 )
 ;
- bitcell_out_59<3>
  ( sram.bitcell_59_3 out ) ( PIN bitcell_out_59<3> )
  + ROUTED metal3 ( 6840 22540 ) ( 10260 * )
    NEW metal3 ( 3990 22820 ) ( 6840 * )
    NEW metal3 ( 1995 23380 0 ) ( 3990 * )
    NEW metal3 ( 3990 22820 ) ( * 23380 )
    NEW metal3 ( 6840 22540 ) ( * 22820 )
    NEW metal3 ( 10260 22540 ) ( * 22820 )
    NEW metal3 ( 10260 22820 ) ( 12090 * )
    NEW metal3 ( 12090 22820 ) ( * 23380 0 )
 ;
- bitcell_out_60<0>
  ( sram.bitcell_60_0 out ) ( PIN bitcell_out_60<0> )
  + ROUTED metal3 ( 11115 21980 0 ) ( 11400 * )
    NEW metal3 ( 11400 21980 ) ( * 22540 )
    NEW metal3 ( 11400 22540 ) ( 12090 * 0 )
 ;
- bitcell_out_60<1>
  ( sram.bitcell_60_1 out ) ( PIN bitcell_out_60<1> )
  + ROUTED metal3 ( 10830 21700 ) ( 12090 * )
    NEW metal3 ( 8265 21980 0 ) ( 10830 * )
    NEW metal3 ( 10830 21700 ) ( * 21980 )
    NEW metal3 ( 12090 21700 ) ( * 21980 0 )
 ;
- bitcell_out_60<2>
  ( sram.bitcell_60_2 out ) ( PIN bitcell_out_60<2> )
  + ROUTED metal3 ( 9690 21420 ) ( 12090 * 0 )
    NEW metal3 ( 7410 21560 ) ( 9690 * )
    NEW metal3 ( 5130 21980 0 ) ( 7410 * )
    NEW metal3 ( 7410 21560 ) ( * 21980 )
    NEW metal3 ( 9690 21420 ) ( * 21560 )
 ;
- bitcell_out_60<3>
  ( sram.bitcell_60_3 out ) ( PIN bitcell_out_60<3> )
  + ROUTED metal3 ( 11400 20860 ) ( 12090 * 0 )
    NEW metal3 ( 6270 21140 ) ( 11400 * )
    NEW metal3 ( 2850 21420 ) ( 6270 * )
    NEW metal3 ( 1995 21980 0 ) ( 2850 * )
    NEW metal3 ( 2850 21420 ) ( * 21980 )
    NEW metal3 ( 6270 21140 ) ( * 21420 )
    NEW metal3 ( 11400 20860 ) ( * 21140 )
 ;
- bitcell_out_61<0>
  ( sram.bitcell_61_0 out ) ( PIN bitcell_out_61<0> )
  + ROUTED metal3 ( 11400 20020 ) ( 12090 * 0 )
    NEW metal4 ( 11400 17780 ) ( * 20020 ) via3_H
    NEW metal3 ( 11400 17780 ) ( 11680 * )
    NEW metal3 ( 11680 17780 ) ( * 18235 ) via2_HV
    NEW metal4 ( 11400 17780 ) via3_H
 ;
- bitcell_out_61<1>
  ( sram.bitcell_61_1 out ) ( PIN bitcell_out_61<1> )
  + ROUTED metal3 ( 8550 19180 ) ( 11400 * )
    NEW metal4 ( 8550 18340 ) ( * 19180 ) via3_H
    NEW metal3 ( 8265 18340 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 19180 ) ( * 19460 )
    NEW metal3 ( 11400 19460 ) ( 12090 * 0 )
 ;
- bitcell_out_61<2>
  ( sram.bitcell_61_2 out ) ( PIN bitcell_out_61<2> )
  + ROUTED metal3 ( 5130 18340 0 ) ( * 18900 )
    NEW metal3 ( 5130 18900 ) ( 12090 * 0 )
 ;
- bitcell_out_61<3>
  ( sram.bitcell_61_3 out ) ( PIN bitcell_out_61<3> )
  + ROUTED metal3 ( 7980 17780 ) ( 10260 * )
    NEW metal3 ( 4560 18060 ) ( 7980 * )
    NEW metal3 ( 1995 18340 0 ) ( 4560 * )
    NEW metal3 ( 4560 18060 ) ( * 18340 )
    NEW metal3 ( 7980 17780 ) ( * 18060 )
    NEW metal3 ( 10260 17780 ) ( * 18620 )
    NEW metal3 ( 10260 18620 ) ( 12090 * )
    NEW metal3 ( 12090 18340 0 ) ( * 18620 )
 ;
- bitcell_out_62<0>
  ( sram.bitcell_62_0 out ) ( PIN bitcell_out_62<0> )
  + ROUTED metal3 ( 11680 17045 ) ( * 17500 )
    NEW metal3 ( 11680 17500 ) ( 12090 * 0 )
    NEW metal3 ( 11680 17045 ) via2_HV
 ;
- bitcell_out_62<1>
  ( sram.bitcell_62_1 out ) ( PIN bitcell_out_62<1> )
  + ROUTED metal3 ( 10830 16660 ) ( 12090 * )
    NEW metal3 ( 8265 16940 0 ) ( 10830 * )
    NEW metal3 ( 10830 16660 ) ( * 16940 )
    NEW metal3 ( 12090 16660 ) ( * 16940 0 )
 ;
- bitcell_out_62<2>
  ( sram.bitcell_62_2 out ) ( PIN bitcell_out_62<2> )
  + ROUTED metal3 ( 9690 16380 ) ( 12090 * 0 )
    NEW metal3 ( 7410 16520 ) ( 9690 * )
    NEW metal3 ( 5130 16940 0 ) ( 7410 * )
    NEW metal3 ( 7410 16520 ) ( * 16940 )
    NEW metal3 ( 9690 16380 ) ( * 16520 )
 ;
- bitcell_out_62<3>
  ( sram.bitcell_62_3 out ) ( PIN bitcell_out_62<3> )
  + ROUTED metal3 ( 11400 15820 ) ( 12090 * 0 )
    NEW metal3 ( 6270 16100 ) ( 11400 * )
    NEW metal3 ( 2850 16380 ) ( 6270 * )
    NEW metal3 ( 1995 16940 0 ) ( 2850 * )
    NEW metal3 ( 2850 16380 ) ( * 16940 )
    NEW metal3 ( 6270 16100 ) ( * 16380 )
    NEW metal3 ( 11400 15820 ) ( * 16100 )
 ;
- bitcell_out_63<0>
  ( sram.bitcell_63_0 out ) ( PIN bitcell_out_63<0> )
  + ROUTED metal3 ( 11400 14980 ) ( 12090 * 0 )
    NEW metal4 ( 11400 13300 ) ( * 14980 ) via3_H
    NEW metal3 ( 11115 13300 0 ) ( 11400 * ) via3_H
 ;
- bitcell_out_63<1>
  ( sram.bitcell_63_1 out ) ( PIN bitcell_out_63<1> )
  + ROUTED metal3 ( 8550 14140 ) ( 11400 * )
    NEW metal4 ( 8550 13300 ) ( * 14140 ) via3_H
    NEW metal3 ( 8265 13300 0 ) ( 8550 * ) via3_H
    NEW metal3 ( 11400 14140 ) ( * 14420 )
    NEW metal3 ( 11400 14420 ) ( 12090 * 0 )
 ;
- bitcell_out_63<2>
  ( sram.bitcell_63_2 out ) ( PIN bitcell_out_63<2> )
  + ROUTED metal3 ( 5130 13300 0 ) ( * 13580 )
    NEW metal3 ( 5130 13580 ) ( 12090 * )
    NEW metal3 ( 12090 13580 ) ( * 13860 0 )
 ;
- bitcell_out_63<3>
  ( sram.bitcell_63_3 out ) ( PIN bitcell_out_63<3> )
  + ROUTED metal3 ( 4560 13020 ) ( 12090 * )
    NEW metal3 ( 1995 13300 0 ) ( 4560 * )
    NEW metal3 ( 4560 13020 ) ( * 13300 )
    NEW metal3 ( 12090 13020 ) ( * 13300 0 )
 ;
- bl<0>
  ( sram.bitcell_0_0 bl ) ( sram.bitcell_10_0 bl ) ( sram.bitcell_11_0 bl )
  ( sram.bitcell_12_0 bl ) ( sram.bitcell_13_0 bl ) ( sram.bitcell_14_0 bl )
  ( sram.bitcell_15_0 bl ) ( sram.bitcell_16_0 bl ) ( sram.bitcell_17_0 bl )
  ( sram.bitcell_18_0 bl ) ( sram.bitcell_19_0 bl ) ( sram.bitcell_1_0 bl )
  ( sram.bitcell_20_0 bl ) ( sram.bitcell_21_0 bl ) ( sram.bitcell_22_0 bl )
  ( sram.bitcell_23_0 bl ) ( sram.bitcell_24_0 bl ) ( sram.bitcell_25_0 bl )
  ( sram.bitcell_26_0 bl ) ( sram.bitcell_27_0 bl ) ( sram.bitcell_28_0 bl )
  ( sram.bitcell_29_0 bl ) ( sram.bitcell_2_0 bl ) ( sram.bitcell_30_0 bl )
  ( sram.bitcell_31_0 bl ) ( sram.bitcell_32_0 bl ) ( sram.bitcell_33_0 bl )
  ( sram.bitcell_34_0 bl ) ( sram.bitcell_35_0 bl ) ( sram.bitcell_36_0 bl )
  ( sram.bitcell_37_0 bl ) ( sram.bitcell_38_0 bl ) ( sram.bitcell_39_0 bl )
  ( sram.bitcell_3_0 bl ) ( sram.bitcell_40_0 bl ) ( sram.bitcell_41_0 bl )
  ( sram.bitcell_42_0 bl ) ( sram.bitcell_43_0 bl ) ( sram.bitcell_44_0 bl )
  ( sram.bitcell_45_0 bl ) ( sram.bitcell_46_0 bl ) ( sram.bitcell_47_0 bl )
  ( sram.bitcell_48_0 bl ) ( sram.bitcell_49_0 bl ) ( sram.bitcell_4_0 bl )
  ( sram.bitcell_50_0 bl ) ( sram.bitcell_51_0 bl ) ( sram.bitcell_52_0 bl )
  ( sram.bitcell_53_0 bl ) ( sram.bitcell_54_0 bl ) ( sram.bitcell_55_0 bl )
  ( sram.bitcell_56_0 bl ) ( sram.bitcell_57_0 bl ) ( sram.bitcell_58_0 bl )
  ( sram.bitcell_59_0 bl ) ( sram.bitcell_5_0 bl ) ( sram.bitcell_60_0 bl )
  ( sram.bitcell_61_0 bl ) ( sram.bitcell_62_0 bl ) ( sram.bitcell_63_0 bl )
  ( sram.bitcell_6_0 bl ) ( sram.bitcell_7_0 bl ) ( sram.bitcell_8_0 bl )
  ( sram.bitcell_9_0 bl ) ( sram_rw.rw_0 bl )
  + ROUTED metal4 ( 9310 12600 ) VIRTUAL ( * 12600 )
    NEW metal4 ( 9310 171360 ) VIRTUAL ( * 171360 )
    NEW metal4 ( 9310 168840 ) VIRTUAL ( * 168840 )
    NEW metal4 ( 9310 166320 ) VIRTUAL ( * 166320 )
    NEW metal4 ( 9310 163800 ) VIRTUAL ( * 163800 )
    NEW metal4 ( 9310 161280 ) VIRTUAL ( * 161280 )
    NEW metal4 ( 9310 158760 ) VIRTUAL ( * 158760 )
    NEW metal4 ( 9310 156240 ) VIRTUAL ( * 156240 )
    NEW metal4 ( 9310 153720 ) VIRTUAL ( * 153720 )
    NEW metal4 ( 9310 151200 ) VIRTUAL ( * 151200 )
    NEW metal4 ( 9310 148680 ) VIRTUAL ( * 148680 )
    NEW metal4 ( 9310 146160 ) VIRTUAL ( * 146160 )
    NEW metal4 ( 9310 143640 ) VIRTUAL ( * 143640 )
    NEW metal4 ( 9310 141120 ) VIRTUAL ( * 141120 )
    NEW metal4 ( 9310 138600 ) VIRTUAL ( * 138600 )
    NEW metal4 ( 9310 136080 ) VIRTUAL ( * 136080 )
    NEW metal4 ( 9310 133560 ) VIRTUAL ( * 133560 )
    NEW metal4 ( 9310 131040 ) VIRTUAL ( * 131040 )
    NEW metal4 ( 9310 128520 ) VIRTUAL ( * 128520 )
    NEW metal4 ( 9310 126000 ) VIRTUAL ( * 126000 )
    NEW metal4 ( 9310 123480 ) VIRTUAL ( * 123480 )
    NEW metal4 ( 9310 120960 ) VIRTUAL ( * 120960 )
    NEW metal4 ( 9310 118440 ) VIRTUAL ( * 118440 )
    NEW metal4 ( 9310 115920 ) VIRTUAL ( * 115920 )
    NEW metal4 ( 9310 113400 ) VIRTUAL ( * 113400 )
    NEW metal4 ( 9310 110880 ) VIRTUAL ( * 110880 )
    NEW metal4 ( 9310 108360 ) VIRTUAL ( * 108360 )
    NEW metal4 ( 9310 105840 ) VIRTUAL ( * 105840 )
    NEW metal4 ( 9310 103320 ) VIRTUAL ( * 103320 )
    NEW metal4 ( 9310 100800 ) VIRTUAL ( * 100800 )
    NEW metal4 ( 9310 98280 ) VIRTUAL ( * 98280 )
    NEW metal4 ( 9310 95760 ) VIRTUAL ( * 95760 )
    NEW metal4 ( 9310 93240 ) VIRTUAL ( * 93240 )
    NEW metal4 ( 9310 90720 ) VIRTUAL ( * 90720 )
    NEW metal4 ( 9310 88200 ) VIRTUAL ( * 88200 )
    NEW metal4 ( 9310 85680 ) VIRTUAL ( * 85680 )
    NEW metal4 ( 9310 83160 ) VIRTUAL ( * 83160 )
    NEW metal4 ( 9310 80640 ) VIRTUAL ( * 80640 )
    NEW metal4 ( 9310 78120 ) VIRTUAL ( * 78120 )
    NEW metal4 ( 9310 75600 ) VIRTUAL ( * 75600 )
    NEW metal4 ( 9310 73080 ) VIRTUAL ( * 73080 )
    NEW metal4 ( 9310 70560 ) VIRTUAL ( * 70560 )
    NEW metal4 ( 9310 68040 ) VIRTUAL ( * 68040 )
    NEW metal4 ( 9310 65520 ) VIRTUAL ( * 65520 )
    NEW metal4 ( 9310 63000 ) VIRTUAL ( * 63000 )
    NEW metal4 ( 9310 60480 ) VIRTUAL ( * 60480 )
    NEW metal4 ( 9310 57960 ) VIRTUAL ( * 57960 )
    NEW metal4 ( 9310 55440 ) VIRTUAL ( * 55440 )
    NEW metal4 ( 9310 52920 ) VIRTUAL ( * 52920 )
    NEW metal4 ( 9310 50400 ) VIRTUAL ( * 50400 )
    NEW metal4 ( 9310 47880 ) VIRTUAL ( * 47880 )
    NEW metal4 ( 9310 45360 ) VIRTUAL ( * 45360 )
    NEW metal4 ( 9310 42840 ) VIRTUAL ( * 42840 )
    NEW metal4 ( 9310 40320 ) VIRTUAL ( * 40320 )
    NEW metal4 ( 9310 37800 ) VIRTUAL ( * 37800 )
    NEW metal4 ( 9310 35280 ) VIRTUAL ( * 35280 )
    NEW metal4 ( 9310 32760 ) VIRTUAL ( * 32760 )
    NEW metal4 ( 9310 30240 ) VIRTUAL ( * 30240 )
    NEW metal4 ( 9310 27720 ) VIRTUAL ( * 27720 )
    NEW metal4 ( 9310 25200 ) VIRTUAL ( * 25200 )
    NEW metal4 ( 9310 22680 ) VIRTUAL ( * 22680 )
    NEW metal4 ( 9310 20160 ) VIRTUAL ( * 20160 )
    NEW metal4 ( 9310 17640 ) VIRTUAL ( * 17640 )
    NEW metal4 ( 9310 15120 ) VIRTUAL ( * 15120 )
 ;
- bl<1>
  ( sram.bitcell_0_1 bl ) ( sram.bitcell_10_1 bl ) ( sram.bitcell_11_1 bl )
  ( sram.bitcell_12_1 bl ) ( sram.bitcell_13_1 bl ) ( sram.bitcell_14_1 bl )
  ( sram.bitcell_15_1 bl ) ( sram.bitcell_16_1 bl ) ( sram.bitcell_17_1 bl )
  ( sram.bitcell_18_1 bl ) ( sram.bitcell_19_1 bl ) ( sram.bitcell_1_1 bl )
  ( sram.bitcell_20_1 bl ) ( sram.bitcell_21_1 bl ) ( sram.bitcell_22_1 bl )
  ( sram.bitcell_23_1 bl ) ( sram.bitcell_24_1 bl ) ( sram.bitcell_25_1 bl )
  ( sram.bitcell_26_1 bl ) ( sram.bitcell_27_1 bl ) ( sram.bitcell_28_1 bl )
  ( sram.bitcell_29_1 bl ) ( sram.bitcell_2_1 bl ) ( sram.bitcell_30_1 bl )
  ( sram.bitcell_31_1 bl ) ( sram.bitcell_32_1 bl ) ( sram.bitcell_33_1 bl )
  ( sram.bitcell_34_1 bl ) ( sram.bitcell_35_1 bl ) ( sram.bitcell_36_1 bl )
  ( sram.bitcell_37_1 bl ) ( sram.bitcell_38_1 bl ) ( sram.bitcell_39_1 bl )
  ( sram.bitcell_3_1 bl ) ( sram.bitcell_40_1 bl ) ( sram.bitcell_41_1 bl )
  ( sram.bitcell_42_1 bl ) ( sram.bitcell_43_1 bl ) ( sram.bitcell_44_1 bl )
  ( sram.bitcell_45_1 bl ) ( sram.bitcell_46_1 bl ) ( sram.bitcell_47_1 bl )
  ( sram.bitcell_48_1 bl ) ( sram.bitcell_49_1 bl ) ( sram.bitcell_4_1 bl )
  ( sram.bitcell_50_1 bl ) ( sram.bitcell_51_1 bl ) ( sram.bitcell_52_1 bl )
  ( sram.bitcell_53_1 bl ) ( sram.bitcell_54_1 bl ) ( sram.bitcell_55_1 bl )
  ( sram.bitcell_56_1 bl ) ( sram.bitcell_57_1 bl ) ( sram.bitcell_58_1 bl )
  ( sram.bitcell_59_1 bl ) ( sram.bitcell_5_1 bl ) ( sram.bitcell_60_1 bl )
  ( sram.bitcell_61_1 bl ) ( sram.bitcell_62_1 bl ) ( sram.bitcell_63_1 bl )
  ( sram.bitcell_6_1 bl ) ( sram.bitcell_7_1 bl ) ( sram.bitcell_8_1 bl )
  ( sram.bitcell_9_1 bl ) ( sram_rw.rw_1 bl )
  + ROUTED metal4 ( 6270 12600 ) VIRTUAL ( * 12600 )
    NEW metal4 ( 6270 171360 ) VIRTUAL ( * 171360 )
    NEW metal4 ( 6270 168840 ) VIRTUAL ( * 168840 )
    NEW metal4 ( 6270 166320 ) VIRTUAL ( * 166320 )
    NEW metal4 ( 6270 163800 ) VIRTUAL ( * 163800 )
    NEW metal4 ( 6270 161280 ) VIRTUAL ( * 161280 )
    NEW metal4 ( 6270 158760 ) VIRTUAL ( * 158760 )
    NEW metal4 ( 6270 156240 ) VIRTUAL ( * 156240 )
    NEW metal4 ( 6270 153720 ) VIRTUAL ( * 153720 )
    NEW metal4 ( 6270 151200 ) VIRTUAL ( * 151200 )
    NEW metal4 ( 6270 148680 ) VIRTUAL ( * 148680 )
    NEW metal4 ( 6270 146160 ) VIRTUAL ( * 146160 )
    NEW metal4 ( 6270 143640 ) VIRTUAL ( * 143640 )
    NEW metal4 ( 6270 141120 ) VIRTUAL ( * 141120 )
    NEW metal4 ( 6270 138600 ) VIRTUAL ( * 138600 )
    NEW metal4 ( 6270 136080 ) VIRTUAL ( * 136080 )
    NEW metal4 ( 6270 133560 ) VIRTUAL ( * 133560 )
    NEW metal4 ( 6270 131040 ) VIRTUAL ( * 131040 )
    NEW metal4 ( 6270 128520 ) VIRTUAL ( * 128520 )
    NEW metal4 ( 6270 126000 ) VIRTUAL ( * 126000 )
    NEW metal4 ( 6270 123480 ) VIRTUAL ( * 123480 )
    NEW metal4 ( 6270 120960 ) VIRTUAL ( * 120960 )
    NEW metal4 ( 6270 118440 ) VIRTUAL ( * 118440 )
    NEW metal4 ( 6270 115920 ) VIRTUAL ( * 115920 )
    NEW metal4 ( 6270 113400 ) VIRTUAL ( * 113400 )
    NEW metal4 ( 6270 110880 ) VIRTUAL ( * 110880 )
    NEW metal4 ( 6270 108360 ) VIRTUAL ( * 108360 )
    NEW metal4 ( 6270 105840 ) VIRTUAL ( * 105840 )
    NEW metal4 ( 6270 103320 ) VIRTUAL ( * 103320 )
    NEW metal4 ( 6270 100800 ) VIRTUAL ( * 100800 )
    NEW metal4 ( 6270 98280 ) VIRTUAL ( * 98280 )
    NEW metal4 ( 6270 95760 ) VIRTUAL ( * 95760 )
    NEW metal4 ( 6270 93240 ) VIRTUAL ( * 93240 )
    NEW metal4 ( 6270 90720 ) VIRTUAL ( * 90720 )
    NEW metal4 ( 6270 88200 ) VIRTUAL ( * 88200 )
    NEW metal4 ( 6270 85680 ) VIRTUAL ( * 85680 )
    NEW metal4 ( 6270 83160 ) VIRTUAL ( * 83160 )
    NEW metal4 ( 6270 80640 ) VIRTUAL ( * 80640 )
    NEW metal4 ( 6270 78120 ) VIRTUAL ( * 78120 )
    NEW metal4 ( 6270 75600 ) VIRTUAL ( * 75600 )
    NEW metal4 ( 6270 73080 ) VIRTUAL ( * 73080 )
    NEW metal4 ( 6270 70560 ) VIRTUAL ( * 70560 )
    NEW metal4 ( 6270 68040 ) VIRTUAL ( * 68040 )
    NEW metal4 ( 6270 65520 ) VIRTUAL ( * 65520 )
    NEW metal4 ( 6270 63000 ) VIRTUAL ( * 63000 )
    NEW metal4 ( 6270 60480 ) VIRTUAL ( * 60480 )
    NEW metal4 ( 6270 57960 ) VIRTUAL ( * 57960 )
    NEW metal4 ( 6270 55440 ) VIRTUAL ( * 55440 )
    NEW metal4 ( 6270 52920 ) VIRTUAL ( * 52920 )
    NEW metal4 ( 6270 50400 ) VIRTUAL ( * 50400 )
    NEW metal4 ( 6270 47880 ) VIRTUAL ( * 47880 )
    NEW metal4 ( 6270 45360 ) VIRTUAL ( * 45360 )
    NEW metal4 ( 6270 42840 ) VIRTUAL ( * 42840 )
    NEW metal4 ( 6270 40320 ) VIRTUAL ( * 40320 )
    NEW metal4 ( 6270 37800 ) VIRTUAL ( * 37800 )
    NEW metal4 ( 6270 35280 ) VIRTUAL ( * 35280 )
    NEW metal4 ( 6270 32760 ) VIRTUAL ( * 32760 )
    NEW metal4 ( 6270 30240 ) VIRTUAL ( * 30240 )
    NEW metal4 ( 6270 27720 ) VIRTUAL ( * 27720 )
    NEW metal4 ( 6270 25200 ) VIRTUAL ( * 25200 )
    NEW metal4 ( 6270 22680 ) VIRTUAL ( * 22680 )
    NEW metal4 ( 6270 20160 ) VIRTUAL ( * 20160 )
    NEW metal4 ( 6270 17640 ) VIRTUAL ( * 17640 )
    NEW metal4 ( 6270 15120 ) VIRTUAL ( * 15120 )
 ;
- bl<2>
  ( sram.bitcell_0_2 bl ) ( sram.bitcell_10_2 bl ) ( sram.bitcell_11_2 bl )
  ( sram.bitcell_12_2 bl ) ( sram.bitcell_13_2 bl ) ( sram.bitcell_14_2 bl )
  ( sram.bitcell_15_2 bl ) ( sram.bitcell_16_2 bl ) ( sram.bitcell_17_2 bl )
  ( sram.bitcell_18_2 bl ) ( sram.bitcell_19_2 bl ) ( sram.bitcell_1_2 bl )
  ( sram.bitcell_20_2 bl ) ( sram.bitcell_21_2 bl ) ( sram.bitcell_22_2 bl )
  ( sram.bitcell_23_2 bl ) ( sram.bitcell_24_2 bl ) ( sram.bitcell_25_2 bl )
  ( sram.bitcell_26_2 bl ) ( sram.bitcell_27_2 bl ) ( sram.bitcell_28_2 bl )
  ( sram.bitcell_29_2 bl ) ( sram.bitcell_2_2 bl ) ( sram.bitcell_30_2 bl )
  ( sram.bitcell_31_2 bl ) ( sram.bitcell_32_2 bl ) ( sram.bitcell_33_2 bl )
  ( sram.bitcell_34_2 bl ) ( sram.bitcell_35_2 bl ) ( sram.bitcell_36_2 bl )
  ( sram.bitcell_37_2 bl ) ( sram.bitcell_38_2 bl ) ( sram.bitcell_39_2 bl )
  ( sram.bitcell_3_2 bl ) ( sram.bitcell_40_2 bl ) ( sram.bitcell_41_2 bl )
  ( sram.bitcell_42_2 bl ) ( sram.bitcell_43_2 bl ) ( sram.bitcell_44_2 bl )
  ( sram.bitcell_45_2 bl ) ( sram.bitcell_46_2 bl ) ( sram.bitcell_47_2 bl )
  ( sram.bitcell_48_2 bl ) ( sram.bitcell_49_2 bl ) ( sram.bitcell_4_2 bl )
  ( sram.bitcell_50_2 bl ) ( sram.bitcell_51_2 bl ) ( sram.bitcell_52_2 bl )
  ( sram.bitcell_53_2 bl ) ( sram.bitcell_54_2 bl ) ( sram.bitcell_55_2 bl )
  ( sram.bitcell_56_2 bl ) ( sram.bitcell_57_2 bl ) ( sram.bitcell_58_2 bl )
  ( sram.bitcell_59_2 bl ) ( sram.bitcell_5_2 bl ) ( sram.bitcell_60_2 bl )
  ( sram.bitcell_61_2 bl ) ( sram.bitcell_62_2 bl ) ( sram.bitcell_63_2 bl )
  ( sram.bitcell_6_2 bl ) ( sram.bitcell_7_2 bl ) ( sram.bitcell_8_2 bl )
  ( sram.bitcell_9_2 bl ) ( sram_rw.rw_2 bl )
  + ROUTED metal4 ( 3230 12600 ) VIRTUAL ( * 12600 )
    NEW metal4 ( 3230 171360 ) VIRTUAL ( * 171360 )
    NEW metal4 ( 3230 168840 ) VIRTUAL ( * 168840 )
    NEW metal4 ( 3230 166320 ) VIRTUAL ( * 166320 )
    NEW metal4 ( 3230 163800 ) VIRTUAL ( * 163800 )
    NEW metal4 ( 3230 161280 ) VIRTUAL ( * 161280 )
    NEW metal4 ( 3230 158760 ) VIRTUAL ( * 158760 )
    NEW metal4 ( 3230 156240 ) VIRTUAL ( * 156240 )
    NEW metal4 ( 3230 153720 ) VIRTUAL ( * 153720 )
    NEW metal4 ( 3230 151200 ) VIRTUAL ( * 151200 )
    NEW metal4 ( 3230 148680 ) VIRTUAL ( * 148680 )
    NEW metal4 ( 3230 146160 ) VIRTUAL ( * 146160 )
    NEW metal4 ( 3230 143640 ) VIRTUAL ( * 143640 )
    NEW metal4 ( 3230 141120 ) VIRTUAL ( * 141120 )
    NEW metal4 ( 3230 138600 ) VIRTUAL ( * 138600 )
    NEW metal4 ( 3230 136080 ) VIRTUAL ( * 136080 )
    NEW metal4 ( 3230 133560 ) VIRTUAL ( * 133560 )
    NEW metal4 ( 3230 131040 ) VIRTUAL ( * 131040 )
    NEW metal4 ( 3230 128520 ) VIRTUAL ( * 128520 )
    NEW metal4 ( 3230 126000 ) VIRTUAL ( * 126000 )
    NEW metal4 ( 3230 123480 ) VIRTUAL ( * 123480 )
    NEW metal4 ( 3230 120960 ) VIRTUAL ( * 120960 )
    NEW metal4 ( 3230 118440 ) VIRTUAL ( * 118440 )
    NEW metal4 ( 3230 115920 ) VIRTUAL ( * 115920 )
    NEW metal4 ( 3230 113400 ) VIRTUAL ( * 113400 )
    NEW metal4 ( 3230 110880 ) VIRTUAL ( * 110880 )
    NEW metal4 ( 3230 108360 ) VIRTUAL ( * 108360 )
    NEW metal4 ( 3230 105840 ) VIRTUAL ( * 105840 )
    NEW metal4 ( 3230 103320 ) VIRTUAL ( * 103320 )
    NEW metal4 ( 3230 100800 ) VIRTUAL ( * 100800 )
    NEW metal4 ( 3230 98280 ) VIRTUAL ( * 98280 )
    NEW metal4 ( 3230 95760 ) VIRTUAL ( * 95760 )
    NEW metal4 ( 3230 93240 ) VIRTUAL ( * 93240 )
    NEW metal4 ( 3230 90720 ) VIRTUAL ( * 90720 )
    NEW metal4 ( 3230 88200 ) VIRTUAL ( * 88200 )
    NEW metal4 ( 3230 85680 ) VIRTUAL ( * 85680 )
    NEW metal4 ( 3230 83160 ) VIRTUAL ( * 83160 )
    NEW metal4 ( 3230 80640 ) VIRTUAL ( * 80640 )
    NEW metal4 ( 3230 78120 ) VIRTUAL ( * 78120 )
    NEW metal4 ( 3230 75600 ) VIRTUAL ( * 75600 )
    NEW metal4 ( 3230 73080 ) VIRTUAL ( * 73080 )
    NEW metal4 ( 3230 70560 ) VIRTUAL ( * 70560 )
    NEW metal4 ( 3230 68040 ) VIRTUAL ( * 68040 )
    NEW metal4 ( 3230 65520 ) VIRTUAL ( * 65520 )
    NEW metal4 ( 3230 63000 ) VIRTUAL ( * 63000 )
    NEW metal4 ( 3230 60480 ) VIRTUAL ( * 60480 )
    NEW metal4 ( 3230 57960 ) VIRTUAL ( * 57960 )
    NEW metal4 ( 3230 55440 ) VIRTUAL ( * 55440 )
    NEW metal4 ( 3230 52920 ) VIRTUAL ( * 52920 )
    NEW metal4 ( 3230 50400 ) VIRTUAL ( * 50400 )
    NEW metal4 ( 3230 47880 ) VIRTUAL ( * 47880 )
    NEW metal4 ( 3230 45360 ) VIRTUAL ( * 45360 )
    NEW metal4 ( 3230 42840 ) VIRTUAL ( * 42840 )
    NEW metal4 ( 3230 40320 ) VIRTUAL ( * 40320 )
    NEW metal4 ( 3230 37800 ) VIRTUAL ( * 37800 )
    NEW metal4 ( 3230 35280 ) VIRTUAL ( * 35280 )
    NEW metal4 ( 3230 32760 ) VIRTUAL ( * 32760 )
    NEW metal4 ( 3230 30240 ) VIRTUAL ( * 30240 )
    NEW metal4 ( 3230 27720 ) VIRTUAL ( * 27720 )
    NEW metal4 ( 3230 25200 ) VIRTUAL ( * 25200 )
    NEW metal4 ( 3230 22680 ) VIRTUAL ( * 22680 )
    NEW metal4 ( 3230 20160 ) VIRTUAL ( * 20160 )
    NEW metal4 ( 3230 17640 ) VIRTUAL ( * 17640 )
    NEW metal4 ( 3230 15120 ) VIRTUAL ( * 15120 )
 ;
- bl<3>
  ( sram.bitcell_0_3 bl ) ( sram.bitcell_10_3 bl ) ( sram.bitcell_11_3 bl )
  ( sram.bitcell_12_3 bl ) ( sram.bitcell_13_3 bl ) ( sram.bitcell_14_3 bl )
  ( sram.bitcell_15_3 bl ) ( sram.bitcell_16_3 bl ) ( sram.bitcell_17_3 bl )
  ( sram.bitcell_18_3 bl ) ( sram.bitcell_19_3 bl ) ( sram.bitcell_1_3 bl )
  ( sram.bitcell_20_3 bl ) ( sram.bitcell_21_3 bl ) ( sram.bitcell_22_3 bl )
  ( sram.bitcell_23_3 bl ) ( sram.bitcell_24_3 bl ) ( sram.bitcell_25_3 bl )
  ( sram.bitcell_26_3 bl ) ( sram.bitcell_27_3 bl ) ( sram.bitcell_28_3 bl )
  ( sram.bitcell_29_3 bl ) ( sram.bitcell_2_3 bl ) ( sram.bitcell_30_3 bl )
  ( sram.bitcell_31_3 bl ) ( sram.bitcell_32_3 bl ) ( sram.bitcell_33_3 bl )
  ( sram.bitcell_34_3 bl ) ( sram.bitcell_35_3 bl ) ( sram.bitcell_36_3 bl )
  ( sram.bitcell_37_3 bl ) ( sram.bitcell_38_3 bl ) ( sram.bitcell_39_3 bl )
  ( sram.bitcell_3_3 bl ) ( sram.bitcell_40_3 bl ) ( sram.bitcell_41_3 bl )
  ( sram.bitcell_42_3 bl ) ( sram.bitcell_43_3 bl ) ( sram.bitcell_44_3 bl )
  ( sram.bitcell_45_3 bl ) ( sram.bitcell_46_3 bl ) ( sram.bitcell_47_3 bl )
  ( sram.bitcell_48_3 bl ) ( sram.bitcell_49_3 bl ) ( sram.bitcell_4_3 bl )
  ( sram.bitcell_50_3 bl ) ( sram.bitcell_51_3 bl ) ( sram.bitcell_52_3 bl )
  ( sram.bitcell_53_3 bl ) ( sram.bitcell_54_3 bl ) ( sram.bitcell_55_3 bl )
  ( sram.bitcell_56_3 bl ) ( sram.bitcell_57_3 bl ) ( sram.bitcell_58_3 bl )
  ( sram.bitcell_59_3 bl ) ( sram.bitcell_5_3 bl ) ( sram.bitcell_60_3 bl )
  ( sram.bitcell_61_3 bl ) ( sram.bitcell_62_3 bl ) ( sram.bitcell_63_3 bl )
  ( sram.bitcell_6_3 bl ) ( sram.bitcell_7_3 bl ) ( sram.bitcell_8_3 bl )
  ( sram.bitcell_9_3 bl ) ( sram_rw.rw_3 bl )
  + ROUTED metal4 ( 190 12600 ) VIRTUAL ( * 12600 )
    NEW metal4 ( 190 171360 ) VIRTUAL ( * 171360 )
    NEW metal4 ( 190 168840 ) VIRTUAL ( * 168840 )
    NEW metal4 ( 190 166320 ) VIRTUAL ( * 166320 )
    NEW metal4 ( 190 163800 ) VIRTUAL ( * 163800 )
    NEW metal4 ( 190 161280 ) VIRTUAL ( * 161280 )
    NEW metal4 ( 190 158760 ) VIRTUAL ( * 158760 )
    NEW metal4 ( 190 156240 ) VIRTUAL ( * 156240 )
    NEW metal4 ( 190 153720 ) VIRTUAL ( * 153720 )
    NEW metal4 ( 190 151200 ) VIRTUAL ( * 151200 )
    NEW metal4 ( 190 148680 ) VIRTUAL ( * 148680 )
    NEW metal4 ( 190 146160 ) VIRTUAL ( * 146160 )
    NEW metal4 ( 190 143640 ) VIRTUAL ( * 143640 )
    NEW metal4 ( 190 141120 ) VIRTUAL ( * 141120 )
    NEW metal4 ( 190 138600 ) VIRTUAL ( * 138600 )
    NEW metal4 ( 190 136080 ) VIRTUAL ( * 136080 )
    NEW metal4 ( 190 133560 ) VIRTUAL ( * 133560 )
    NEW metal4 ( 190 131040 ) VIRTUAL ( * 131040 )
    NEW metal4 ( 190 128520 ) VIRTUAL ( * 128520 )
    NEW metal4 ( 190 126000 ) VIRTUAL ( * 126000 )
    NEW metal4 ( 190 123480 ) VIRTUAL ( * 123480 )
    NEW metal4 ( 190 120960 ) VIRTUAL ( * 120960 )
    NEW metal4 ( 190 118440 ) VIRTUAL ( * 118440 )
    NEW metal4 ( 190 115920 ) VIRTUAL ( * 115920 )
    NEW metal4 ( 190 113400 ) VIRTUAL ( * 113400 )
    NEW metal4 ( 190 110880 ) VIRTUAL ( * 110880 )
    NEW metal4 ( 190 108360 ) VIRTUAL ( * 108360 )
    NEW metal4 ( 190 105840 ) VIRTUAL ( * 105840 )
    NEW metal4 ( 190 103320 ) VIRTUAL ( * 103320 )
    NEW metal4 ( 190 100800 ) VIRTUAL ( * 100800 )
    NEW metal4 ( 190 98280 ) VIRTUAL ( * 98280 )
    NEW metal4 ( 190 95760 ) VIRTUAL ( * 95760 )
    NEW metal4 ( 190 93240 ) VIRTUAL ( * 93240 )
    NEW metal4 ( 190 90720 ) VIRTUAL ( * 90720 )
    NEW metal4 ( 190 88200 ) VIRTUAL ( * 88200 )
    NEW metal4 ( 190 85680 ) VIRTUAL ( * 85680 )
    NEW metal4 ( 190 83160 ) VIRTUAL ( * 83160 )
    NEW metal4 ( 190 80640 ) VIRTUAL ( * 80640 )
    NEW metal4 ( 190 78120 ) VIRTUAL ( * 78120 )
    NEW metal4 ( 190 75600 ) VIRTUAL ( * 75600 )
    NEW metal4 ( 190 73080 ) VIRTUAL ( * 73080 )
    NEW metal4 ( 190 70560 ) VIRTUAL ( * 70560 )
    NEW metal4 ( 190 68040 ) VIRTUAL ( * 68040 )
    NEW metal4 ( 190 65520 ) VIRTUAL ( * 65520 )
    NEW metal4 ( 190 63000 ) VIRTUAL ( * 63000 )
    NEW metal4 ( 190 60480 ) VIRTUAL ( * 60480 )
    NEW metal4 ( 190 57960 ) VIRTUAL ( * 57960 )
    NEW metal4 ( 190 55440 ) VIRTUAL ( * 55440 )
    NEW metal4 ( 190 52920 ) VIRTUAL ( * 52920 )
    NEW metal4 ( 190 50400 ) VIRTUAL ( * 50400 )
    NEW metal4 ( 190 47880 ) VIRTUAL ( * 47880 )
    NEW metal4 ( 190 45360 ) VIRTUAL ( * 45360 )
    NEW metal4 ( 190 42840 ) VIRTUAL ( * 42840 )
    NEW metal4 ( 190 40320 ) VIRTUAL ( * 40320 )
    NEW metal4 ( 190 37800 ) VIRTUAL ( * 37800 )
    NEW metal4 ( 190 35280 ) VIRTUAL ( * 35280 )
    NEW metal4 ( 190 32760 ) VIRTUAL ( * 32760 )
    NEW metal4 ( 190 30240 ) VIRTUAL ( * 30240 )
    NEW metal4 ( 190 27720 ) VIRTUAL ( * 27720 )
    NEW metal4 ( 190 25200 ) VIRTUAL ( * 25200 )
    NEW metal4 ( 190 22680 ) VIRTUAL ( * 22680 )
    NEW metal4 ( 190 20160 ) VIRTUAL ( * 20160 )
    NEW metal4 ( 190 17640 ) VIRTUAL ( * 17640 )
    NEW metal4 ( 190 15120 ) VIRTUAL ( * 15120 )
 ;
- bl_b<0>
  ( sram.bitcell_0_0 bl_b ) ( sram.bitcell_10_0 bl_b )
  ( sram.bitcell_11_0 bl_b ) ( sram.bitcell_12_0 bl_b )
  ( sram.bitcell_13_0 bl_b ) ( sram.bitcell_14_0 bl_b )
  ( sram.bitcell_15_0 bl_b ) ( sram.bitcell_16_0 bl_b )
  ( sram.bitcell_17_0 bl_b ) ( sram.bitcell_18_0 bl_b )
  ( sram.bitcell_19_0 bl_b ) ( sram.bitcell_1_0 bl_b )
  ( sram.bitcell_20_0 bl_b ) ( sram.bitcell_21_0 bl_b )
  ( sram.bitcell_22_0 bl_b ) ( sram.bitcell_23_0 bl_b )
  ( sram.bitcell_24_0 bl_b ) ( sram.bitcell_25_0 bl_b )
  ( sram.bitcell_26_0 bl_b ) ( sram.bitcell_27_0 bl_b )
  ( sram.bitcell_28_0 bl_b ) ( sram.bitcell_29_0 bl_b )
  ( sram.bitcell_2_0 bl_b ) ( sram.bitcell_30_0 bl_b )
  ( sram.bitcell_31_0 bl_b ) ( sram.bitcell_32_0 bl_b )
  ( sram.bitcell_33_0 bl_b ) ( sram.bitcell_34_0 bl_b )
  ( sram.bitcell_35_0 bl_b ) ( sram.bitcell_36_0 bl_b )
  ( sram.bitcell_37_0 bl_b ) ( sram.bitcell_38_0 bl_b )
  ( sram.bitcell_39_0 bl_b ) ( sram.bitcell_3_0 bl_b )
  ( sram.bitcell_40_0 bl_b ) ( sram.bitcell_41_0 bl_b )
  ( sram.bitcell_42_0 bl_b ) ( sram.bitcell_43_0 bl_b )
  ( sram.bitcell_44_0 bl_b ) ( sram.bitcell_45_0 bl_b )
  ( sram.bitcell_46_0 bl_b ) ( sram.bitcell_47_0 bl_b )
  ( sram.bitcell_48_0 bl_b ) ( sram.bitcell_49_0 bl_b )
  ( sram.bitcell_4_0 bl_b ) ( sram.bitcell_50_0 bl_b )
  ( sram.bitcell_51_0 bl_b ) ( sram.bitcell_52_0 bl_b )
  ( sram.bitcell_53_0 bl_b ) ( sram.bitcell_54_0 bl_b )
  ( sram.bitcell_55_0 bl_b ) ( sram.bitcell_56_0 bl_b )
  ( sram.bitcell_57_0 bl_b ) ( sram.bitcell_58_0 bl_b )
  ( sram.bitcell_59_0 bl_b ) ( sram.bitcell_5_0 bl_b )
  ( sram.bitcell_60_0 bl_b ) ( sram.bitcell_61_0 bl_b )
  ( sram.bitcell_62_0 bl_b ) ( sram.bitcell_63_0 bl_b )
  ( sram.bitcell_6_0 bl_b ) ( sram.bitcell_7_0 bl_b ) ( sram.bitcell_8_0 bl_b )
  ( sram.bitcell_9_0 bl_b ) ( sram_rw.rw_0 bl_b )
  + ROUTED metal4 ( 10830 12600 ) VIRTUAL ( * 12600 )
    NEW metal4 ( 10830 171360 ) VIRTUAL ( * 171360 )
    NEW metal4 ( 10830 168840 ) VIRTUAL ( * 168840 )
    NEW metal4 ( 10830 166320 ) VIRTUAL ( * 166320 )
    NEW metal4 ( 10830 163800 ) VIRTUAL ( * 163800 )
    NEW metal4 ( 10830 161280 ) VIRTUAL ( * 161280 )
    NEW metal4 ( 10830 158760 ) VIRTUAL ( * 158760 )
    NEW metal4 ( 10830 156240 ) VIRTUAL ( * 156240 )
    NEW metal4 ( 10830 153720 ) VIRTUAL ( * 153720 )
    NEW metal4 ( 10830 151200 ) VIRTUAL ( * 151200 )
    NEW metal4 ( 10830 148680 ) VIRTUAL ( * 148680 )
    NEW metal4 ( 10830 146160 ) VIRTUAL ( * 146160 )
    NEW metal4 ( 10830 143640 ) VIRTUAL ( * 143640 )
    NEW metal4 ( 10830 141120 ) VIRTUAL ( * 141120 )
    NEW metal4 ( 10830 138600 ) VIRTUAL ( * 138600 )
    NEW metal4 ( 10830 136080 ) VIRTUAL ( * 136080 )
    NEW metal4 ( 10830 133560 ) VIRTUAL ( * 133560 )
    NEW metal4 ( 10830 131040 ) VIRTUAL ( * 131040 )
    NEW metal4 ( 10830 128520 ) VIRTUAL ( * 128520 )
    NEW metal4 ( 10830 126000 ) VIRTUAL ( * 126000 )
    NEW metal4 ( 10830 123480 ) VIRTUAL ( * 123480 )
    NEW metal4 ( 10830 120960 ) VIRTUAL ( * 120960 )
    NEW metal4 ( 10830 118440 ) VIRTUAL ( * 118440 )
    NEW metal4 ( 10830 115920 ) VIRTUAL ( * 115920 )
    NEW metal4 ( 10830 113400 ) VIRTUAL ( * 113400 )
    NEW metal4 ( 10830 110880 ) VIRTUAL ( * 110880 )
    NEW metal4 ( 10830 108360 ) VIRTUAL ( * 108360 )
    NEW metal4 ( 10830 105840 ) VIRTUAL ( * 105840 )
    NEW metal4 ( 10830 103320 ) VIRTUAL ( * 103320 )
    NEW metal4 ( 10830 100800 ) VIRTUAL ( * 100800 )
    NEW metal4 ( 10830 98280 ) VIRTUAL ( * 98280 )
    NEW metal4 ( 10830 95760 ) VIRTUAL ( * 95760 )
    NEW metal4 ( 10830 93240 ) VIRTUAL ( * 93240 )
    NEW metal4 ( 10830 90720 ) VIRTUAL ( * 90720 )
    NEW metal4 ( 10830 88200 ) VIRTUAL ( * 88200 )
    NEW metal4 ( 10830 85680 ) VIRTUAL ( * 85680 )
    NEW metal4 ( 10830 83160 ) VIRTUAL ( * 83160 )
    NEW metal4 ( 10830 80640 ) VIRTUAL ( * 80640 )
    NEW metal4 ( 10830 78120 ) VIRTUAL ( * 78120 )
    NEW metal4 ( 10830 75600 ) VIRTUAL ( * 75600 )
    NEW metal4 ( 10830 73080 ) VIRTUAL ( * 73080 )
    NEW metal4 ( 10830 70560 ) VIRTUAL ( * 70560 )
    NEW metal4 ( 10830 68040 ) VIRTUAL ( * 68040 )
    NEW metal4 ( 10830 65520 ) VIRTUAL ( * 65520 )
    NEW metal4 ( 10830 63000 ) VIRTUAL ( * 63000 )
    NEW metal4 ( 10830 60480 ) VIRTUAL ( * 60480 )
    NEW metal4 ( 10830 57960 ) VIRTUAL ( * 57960 )
    NEW metal4 ( 10830 55440 ) VIRTUAL ( * 55440 )
    NEW metal4 ( 10830 52920 ) VIRTUAL ( * 52920 )
    NEW metal4 ( 10830 50400 ) VIRTUAL ( * 50400 )
    NEW metal4 ( 10830 47880 ) VIRTUAL ( * 47880 )
    NEW metal4 ( 10830 45360 ) VIRTUAL ( * 45360 )
    NEW metal4 ( 10830 42840 ) VIRTUAL ( * 42840 )
    NEW metal4 ( 10830 40320 ) VIRTUAL ( * 40320 )
    NEW metal4 ( 10830 37800 ) VIRTUAL ( * 37800 )
    NEW metal4 ( 10830 35280 ) VIRTUAL ( * 35280 )
    NEW metal4 ( 10830 32760 ) VIRTUAL ( * 32760 )
    NEW metal4 ( 10830 30240 ) VIRTUAL ( * 30240 )
    NEW metal4 ( 10830 27720 ) VIRTUAL ( * 27720 )
    NEW metal4 ( 10830 25200 ) VIRTUAL ( * 25200 )
    NEW metal4 ( 10830 22680 ) VIRTUAL ( * 22680 )
    NEW metal4 ( 10830 20160 ) VIRTUAL ( * 20160 )
    NEW metal4 ( 10830 17640 ) VIRTUAL ( * 17640 )
    NEW metal4 ( 10830 15120 ) VIRTUAL ( * 15120 )
 ;
- bl_b<1>
  ( sram.bitcell_0_1 bl_b ) ( sram.bitcell_10_1 bl_b )
  ( sram.bitcell_11_1 bl_b ) ( sram.bitcell_12_1 bl_b )
  ( sram.bitcell_13_1 bl_b ) ( sram.bitcell_14_1 bl_b )
  ( sram.bitcell_15_1 bl_b ) ( sram.bitcell_16_1 bl_b )
  ( sram.bitcell_17_1 bl_b ) ( sram.bitcell_18_1 bl_b )
  ( sram.bitcell_19_1 bl_b ) ( sram.bitcell_1_1 bl_b )
  ( sram.bitcell_20_1 bl_b ) ( sram.bitcell_21_1 bl_b )
  ( sram.bitcell_22_1 bl_b ) ( sram.bitcell_23_1 bl_b )
  ( sram.bitcell_24_1 bl_b ) ( sram.bitcell_25_1 bl_b )
  ( sram.bitcell_26_1 bl_b ) ( sram.bitcell_27_1 bl_b )
  ( sram.bitcell_28_1 bl_b ) ( sram.bitcell_29_1 bl_b )
  ( sram.bitcell_2_1 bl_b ) ( sram.bitcell_30_1 bl_b )
  ( sram.bitcell_31_1 bl_b ) ( sram.bitcell_32_1 bl_b )
  ( sram.bitcell_33_1 bl_b ) ( sram.bitcell_34_1 bl_b )
  ( sram.bitcell_35_1 bl_b ) ( sram.bitcell_36_1 bl_b )
  ( sram.bitcell_37_1 bl_b ) ( sram.bitcell_38_1 bl_b )
  ( sram.bitcell_39_1 bl_b ) ( sram.bitcell_3_1 bl_b )
  ( sram.bitcell_40_1 bl_b ) ( sram.bitcell_41_1 bl_b )
  ( sram.bitcell_42_1 bl_b ) ( sram.bitcell_43_1 bl_b )
  ( sram.bitcell_44_1 bl_b ) ( sram.bitcell_45_1 bl_b )
  ( sram.bitcell_46_1 bl_b ) ( sram.bitcell_47_1 bl_b )
  ( sram.bitcell_48_1 bl_b ) ( sram.bitcell_49_1 bl_b )
  ( sram.bitcell_4_1 bl_b ) ( sram.bitcell_50_1 bl_b )
  ( sram.bitcell_51_1 bl_b ) ( sram.bitcell_52_1 bl_b )
  ( sram.bitcell_53_1 bl_b ) ( sram.bitcell_54_1 bl_b )
  ( sram.bitcell_55_1 bl_b ) ( sram.bitcell_56_1 bl_b )
  ( sram.bitcell_57_1 bl_b ) ( sram.bitcell_58_1 bl_b )
  ( sram.bitcell_59_1 bl_b ) ( sram.bitcell_5_1 bl_b )
  ( sram.bitcell_60_1 bl_b ) ( sram.bitcell_61_1 bl_b )
  ( sram.bitcell_62_1 bl_b ) ( sram.bitcell_63_1 bl_b )
  ( sram.bitcell_6_1 bl_b ) ( sram.bitcell_7_1 bl_b ) ( sram.bitcell_8_1 bl_b )
  ( sram.bitcell_9_1 bl_b ) ( sram_rw.rw_1 bl_b )
  + ROUTED metal4 ( 7790 12600 ) VIRTUAL ( * 12600 )
    NEW metal4 ( 7790 171360 ) VIRTUAL ( * 171360 )
    NEW metal4 ( 7790 168840 ) VIRTUAL ( * 168840 )
    NEW metal4 ( 7790 166320 ) VIRTUAL ( * 166320 )
    NEW metal4 ( 7790 163800 ) VIRTUAL ( * 163800 )
    NEW metal4 ( 7790 161280 ) VIRTUAL ( * 161280 )
    NEW metal4 ( 7790 158760 ) VIRTUAL ( * 158760 )
    NEW metal4 ( 7790 156240 ) VIRTUAL ( * 156240 )
    NEW metal4 ( 7790 153720 ) VIRTUAL ( * 153720 )
    NEW metal4 ( 7790 151200 ) VIRTUAL ( * 151200 )
    NEW metal4 ( 7790 148680 ) VIRTUAL ( * 148680 )
    NEW metal4 ( 7790 146160 ) VIRTUAL ( * 146160 )
    NEW metal4 ( 7790 143640 ) VIRTUAL ( * 143640 )
    NEW metal4 ( 7790 141120 ) VIRTUAL ( * 141120 )
    NEW metal4 ( 7790 138600 ) VIRTUAL ( * 138600 )
    NEW metal4 ( 7790 136080 ) VIRTUAL ( * 136080 )
    NEW metal4 ( 7790 133560 ) VIRTUAL ( * 133560 )
    NEW metal4 ( 7790 131040 ) VIRTUAL ( * 131040 )
    NEW metal4 ( 7790 128520 ) VIRTUAL ( * 128520 )
    NEW metal4 ( 7790 126000 ) VIRTUAL ( * 126000 )
    NEW metal4 ( 7790 123480 ) VIRTUAL ( * 123480 )
    NEW metal4 ( 7790 120960 ) VIRTUAL ( * 120960 )
    NEW metal4 ( 7790 118440 ) VIRTUAL ( * 118440 )
    NEW metal4 ( 7790 115920 ) VIRTUAL ( * 115920 )
    NEW metal4 ( 7790 113400 ) VIRTUAL ( * 113400 )
    NEW metal4 ( 7790 110880 ) VIRTUAL ( * 110880 )
    NEW metal4 ( 7790 108360 ) VIRTUAL ( * 108360 )
    NEW metal4 ( 7790 105840 ) VIRTUAL ( * 105840 )
    NEW metal4 ( 7790 103320 ) VIRTUAL ( * 103320 )
    NEW metal4 ( 7790 100800 ) VIRTUAL ( * 100800 )
    NEW metal4 ( 7790 98280 ) VIRTUAL ( * 98280 )
    NEW metal4 ( 7790 95760 ) VIRTUAL ( * 95760 )
    NEW metal4 ( 7790 93240 ) VIRTUAL ( * 93240 )
    NEW metal4 ( 7790 90720 ) VIRTUAL ( * 90720 )
    NEW metal4 ( 7790 88200 ) VIRTUAL ( * 88200 )
    NEW metal4 ( 7790 85680 ) VIRTUAL ( * 85680 )
    NEW metal4 ( 7790 83160 ) VIRTUAL ( * 83160 )
    NEW metal4 ( 7790 80640 ) VIRTUAL ( * 80640 )
    NEW metal4 ( 7790 78120 ) VIRTUAL ( * 78120 )
    NEW metal4 ( 7790 75600 ) VIRTUAL ( * 75600 )
    NEW metal4 ( 7790 73080 ) VIRTUAL ( * 73080 )
    NEW metal4 ( 7790 70560 ) VIRTUAL ( * 70560 )
    NEW metal4 ( 7790 68040 ) VIRTUAL ( * 68040 )
    NEW metal4 ( 7790 65520 ) VIRTUAL ( * 65520 )
    NEW metal4 ( 7790 63000 ) VIRTUAL ( * 63000 )
    NEW metal4 ( 7790 60480 ) VIRTUAL ( * 60480 )
    NEW metal4 ( 7790 57960 ) VIRTUAL ( * 57960 )
    NEW metal4 ( 7790 55440 ) VIRTUAL ( * 55440 )
    NEW metal4 ( 7790 52920 ) VIRTUAL ( * 52920 )
    NEW metal4 ( 7790 50400 ) VIRTUAL ( * 50400 )
    NEW metal4 ( 7790 47880 ) VIRTUAL ( * 47880 )
    NEW metal4 ( 7790 45360 ) VIRTUAL ( * 45360 )
    NEW metal4 ( 7790 42840 ) VIRTUAL ( * 42840 )
    NEW metal4 ( 7790 40320 ) VIRTUAL ( * 40320 )
    NEW metal4 ( 7790 37800 ) VIRTUAL ( * 37800 )
    NEW metal4 ( 7790 35280 ) VIRTUAL ( * 35280 )
    NEW metal4 ( 7790 32760 ) VIRTUAL ( * 32760 )
    NEW metal4 ( 7790 30240 ) VIRTUAL ( * 30240 )
    NEW metal4 ( 7790 27720 ) VIRTUAL ( * 27720 )
    NEW metal4 ( 7790 25200 ) VIRTUAL ( * 25200 )
    NEW metal4 ( 7790 22680 ) VIRTUAL ( * 22680 )
    NEW metal4 ( 7790 20160 ) VIRTUAL ( * 20160 )
    NEW metal4 ( 7790 17640 ) VIRTUAL ( * 17640 )
    NEW metal4 ( 7790 15120 ) VIRTUAL ( * 15120 )
 ;
- bl_b<2>
  ( sram.bitcell_0_2 bl_b ) ( sram.bitcell_10_2 bl_b )
  ( sram.bitcell_11_2 bl_b ) ( sram.bitcell_12_2 bl_b )
  ( sram.bitcell_13_2 bl_b ) ( sram.bitcell_14_2 bl_b )
  ( sram.bitcell_15_2 bl_b ) ( sram.bitcell_16_2 bl_b )
  ( sram.bitcell_17_2 bl_b ) ( sram.bitcell_18_2 bl_b )
  ( sram.bitcell_19_2 bl_b ) ( sram.bitcell_1_2 bl_b )
  ( sram.bitcell_20_2 bl_b ) ( sram.bitcell_21_2 bl_b )
  ( sram.bitcell_22_2 bl_b ) ( sram.bitcell_23_2 bl_b )
  ( sram.bitcell_24_2 bl_b ) ( sram.bitcell_25_2 bl_b )
  ( sram.bitcell_26_2 bl_b ) ( sram.bitcell_27_2 bl_b )
  ( sram.bitcell_28_2 bl_b ) ( sram.bitcell_29_2 bl_b )
  ( sram.bitcell_2_2 bl_b ) ( sram.bitcell_30_2 bl_b )
  ( sram.bitcell_31_2 bl_b ) ( sram.bitcell_32_2 bl_b )
  ( sram.bitcell_33_2 bl_b ) ( sram.bitcell_34_2 bl_b )
  ( sram.bitcell_35_2 bl_b ) ( sram.bitcell_36_2 bl_b )
  ( sram.bitcell_37_2 bl_b ) ( sram.bitcell_38_2 bl_b )
  ( sram.bitcell_39_2 bl_b ) ( sram.bitcell_3_2 bl_b )
  ( sram.bitcell_40_2 bl_b ) ( sram.bitcell_41_2 bl_b )
  ( sram.bitcell_42_2 bl_b ) ( sram.bitcell_43_2 bl_b )
  ( sram.bitcell_44_2 bl_b ) ( sram.bitcell_45_2 bl_b )
  ( sram.bitcell_46_2 bl_b ) ( sram.bitcell_47_2 bl_b )
  ( sram.bitcell_48_2 bl_b ) ( sram.bitcell_49_2 bl_b )
  ( sram.bitcell_4_2 bl_b ) ( sram.bitcell_50_2 bl_b )
  ( sram.bitcell_51_2 bl_b ) ( sram.bitcell_52_2 bl_b )
  ( sram.bitcell_53_2 bl_b ) ( sram.bitcell_54_2 bl_b )
  ( sram.bitcell_55_2 bl_b ) ( sram.bitcell_56_2 bl_b )
  ( sram.bitcell_57_2 bl_b ) ( sram.bitcell_58_2 bl_b )
  ( sram.bitcell_59_2 bl_b ) ( sram.bitcell_5_2 bl_b )
  ( sram.bitcell_60_2 bl_b ) ( sram.bitcell_61_2 bl_b )
  ( sram.bitcell_62_2 bl_b ) ( sram.bitcell_63_2 bl_b )
  ( sram.bitcell_6_2 bl_b ) ( sram.bitcell_7_2 bl_b ) ( sram.bitcell_8_2 bl_b )
  ( sram.bitcell_9_2 bl_b ) ( sram_rw.rw_2 bl_b )
  + ROUTED metal4 ( 4750 12600 ) VIRTUAL ( * 12600 )
    NEW metal4 ( 4750 171360 ) VIRTUAL ( * 171360 )
    NEW metal4 ( 4750 168840 ) VIRTUAL ( * 168840 )
    NEW metal4 ( 4750 166320 ) VIRTUAL ( * 166320 )
    NEW metal4 ( 4750 163800 ) VIRTUAL ( * 163800 )
    NEW metal4 ( 4750 161280 ) VIRTUAL ( * 161280 )
    NEW metal4 ( 4750 158760 ) VIRTUAL ( * 158760 )
    NEW metal4 ( 4750 156240 ) VIRTUAL ( * 156240 )
    NEW metal4 ( 4750 153720 ) VIRTUAL ( * 153720 )
    NEW metal4 ( 4750 151200 ) VIRTUAL ( * 151200 )
    NEW metal4 ( 4750 148680 ) VIRTUAL ( * 148680 )
    NEW metal4 ( 4750 146160 ) VIRTUAL ( * 146160 )
    NEW metal4 ( 4750 143640 ) VIRTUAL ( * 143640 )
    NEW metal4 ( 4750 141120 ) VIRTUAL ( * 141120 )
    NEW metal4 ( 4750 138600 ) VIRTUAL ( * 138600 )
    NEW metal4 ( 4750 136080 ) VIRTUAL ( * 136080 )
    NEW metal4 ( 4750 133560 ) VIRTUAL ( * 133560 )
    NEW metal4 ( 4750 131040 ) VIRTUAL ( * 131040 )
    NEW metal4 ( 4750 128520 ) VIRTUAL ( * 128520 )
    NEW metal4 ( 4750 126000 ) VIRTUAL ( * 126000 )
    NEW metal4 ( 4750 123480 ) VIRTUAL ( * 123480 )
    NEW metal4 ( 4750 120960 ) VIRTUAL ( * 120960 )
    NEW metal4 ( 4750 118440 ) VIRTUAL ( * 118440 )
    NEW metal4 ( 4750 115920 ) VIRTUAL ( * 115920 )
    NEW metal4 ( 4750 113400 ) VIRTUAL ( * 113400 )
    NEW metal4 ( 4750 110880 ) VIRTUAL ( * 110880 )
    NEW metal4 ( 4750 108360 ) VIRTUAL ( * 108360 )
    NEW metal4 ( 4750 105840 ) VIRTUAL ( * 105840 )
    NEW metal4 ( 4750 103320 ) VIRTUAL ( * 103320 )
    NEW metal4 ( 4750 100800 ) VIRTUAL ( * 100800 )
    NEW metal4 ( 4750 98280 ) VIRTUAL ( * 98280 )
    NEW metal4 ( 4750 95760 ) VIRTUAL ( * 95760 )
    NEW metal4 ( 4750 93240 ) VIRTUAL ( * 93240 )
    NEW metal4 ( 4750 90720 ) VIRTUAL ( * 90720 )
    NEW metal4 ( 4750 88200 ) VIRTUAL ( * 88200 )
    NEW metal4 ( 4750 85680 ) VIRTUAL ( * 85680 )
    NEW metal4 ( 4750 83160 ) VIRTUAL ( * 83160 )
    NEW metal4 ( 4750 80640 ) VIRTUAL ( * 80640 )
    NEW metal4 ( 4750 78120 ) VIRTUAL ( * 78120 )
    NEW metal4 ( 4750 75600 ) VIRTUAL ( * 75600 )
    NEW metal4 ( 4750 73080 ) VIRTUAL ( * 73080 )
    NEW metal4 ( 4750 70560 ) VIRTUAL ( * 70560 )
    NEW metal4 ( 4750 68040 ) VIRTUAL ( * 68040 )
    NEW metal4 ( 4750 65520 ) VIRTUAL ( * 65520 )
    NEW metal4 ( 4750 63000 ) VIRTUAL ( * 63000 )
    NEW metal4 ( 4750 60480 ) VIRTUAL ( * 60480 )
    NEW metal4 ( 4750 57960 ) VIRTUAL ( * 57960 )
    NEW metal4 ( 4750 55440 ) VIRTUAL ( * 55440 )
    NEW metal4 ( 4750 52920 ) VIRTUAL ( * 52920 )
    NEW metal4 ( 4750 50400 ) VIRTUAL ( * 50400 )
    NEW metal4 ( 4750 47880 ) VIRTUAL ( * 47880 )
    NEW metal4 ( 4750 45360 ) VIRTUAL ( * 45360 )
    NEW metal4 ( 4750 42840 ) VIRTUAL ( * 42840 )
    NEW metal4 ( 4750 40320 ) VIRTUAL ( * 40320 )
    NEW metal4 ( 4750 37800 ) VIRTUAL ( * 37800 )
    NEW metal4 ( 4750 35280 ) VIRTUAL ( * 35280 )
    NEW metal4 ( 4750 32760 ) VIRTUAL ( * 32760 )
    NEW metal4 ( 4750 30240 ) VIRTUAL ( * 30240 )
    NEW metal4 ( 4750 27720 ) VIRTUAL ( * 27720 )
    NEW metal4 ( 4750 25200 ) VIRTUAL ( * 25200 )
    NEW metal4 ( 4750 22680 ) VIRTUAL ( * 22680 )
    NEW metal4 ( 4750 20160 ) VIRTUAL ( * 20160 )
    NEW metal4 ( 4750 17640 ) VIRTUAL ( * 17640 )
    NEW metal4 ( 4750 15120 ) VIRTUAL ( * 15120 )
 ;
- bl_b<3>
  ( sram.bitcell_0_3 bl_b ) ( sram.bitcell_10_3 bl_b )
  ( sram.bitcell_11_3 bl_b ) ( sram.bitcell_12_3 bl_b )
  ( sram.bitcell_13_3 bl_b ) ( sram.bitcell_14_3 bl_b )
  ( sram.bitcell_15_3 bl_b ) ( sram.bitcell_16_3 bl_b )
  ( sram.bitcell_17_3 bl_b ) ( sram.bitcell_18_3 bl_b )
  ( sram.bitcell_19_3 bl_b ) ( sram.bitcell_1_3 bl_b )
  ( sram.bitcell_20_3 bl_b ) ( sram.bitcell_21_3 bl_b )
  ( sram.bitcell_22_3 bl_b ) ( sram.bitcell_23_3 bl_b )
  ( sram.bitcell_24_3 bl_b ) ( sram.bitcell_25_3 bl_b )
  ( sram.bitcell_26_3 bl_b ) ( sram.bitcell_27_3 bl_b )
  ( sram.bitcell_28_3 bl_b ) ( sram.bitcell_29_3 bl_b )
  ( sram.bitcell_2_3 bl_b ) ( sram.bitcell_30_3 bl_b )
  ( sram.bitcell_31_3 bl_b ) ( sram.bitcell_32_3 bl_b )
  ( sram.bitcell_33_3 bl_b ) ( sram.bitcell_34_3 bl_b )
  ( sram.bitcell_35_3 bl_b ) ( sram.bitcell_36_3 bl_b )
  ( sram.bitcell_37_3 bl_b ) ( sram.bitcell_38_3 bl_b )
  ( sram.bitcell_39_3 bl_b ) ( sram.bitcell_3_3 bl_b )
  ( sram.bitcell_40_3 bl_b ) ( sram.bitcell_41_3 bl_b )
  ( sram.bitcell_42_3 bl_b ) ( sram.bitcell_43_3 bl_b )
  ( sram.bitcell_44_3 bl_b ) ( sram.bitcell_45_3 bl_b )
  ( sram.bitcell_46_3 bl_b ) ( sram.bitcell_47_3 bl_b )
  ( sram.bitcell_48_3 bl_b ) ( sram.bitcell_49_3 bl_b )
  ( sram.bitcell_4_3 bl_b ) ( sram.bitcell_50_3 bl_b )
  ( sram.bitcell_51_3 bl_b ) ( sram.bitcell_52_3 bl_b )
  ( sram.bitcell_53_3 bl_b ) ( sram.bitcell_54_3 bl_b )
  ( sram.bitcell_55_3 bl_b ) ( sram.bitcell_56_3 bl_b )
  ( sram.bitcell_57_3 bl_b ) ( sram.bitcell_58_3 bl_b )
  ( sram.bitcell_59_3 bl_b ) ( sram.bitcell_5_3 bl_b )
  ( sram.bitcell_60_3 bl_b ) ( sram.bitcell_61_3 bl_b )
  ( sram.bitcell_62_3 bl_b ) ( sram.bitcell_63_3 bl_b )
  ( sram.bitcell_6_3 bl_b ) ( sram.bitcell_7_3 bl_b ) ( sram.bitcell_8_3 bl_b )
  ( sram.bitcell_9_3 bl_b ) ( sram_rw.rw_3 bl_b )
  + ROUTED metal4 ( 1710 12600 ) VIRTUAL ( * 12600 )
    NEW metal4 ( 1710 171360 ) VIRTUAL ( * 171360 )
    NEW metal4 ( 1710 168840 ) VIRTUAL ( * 168840 )
    NEW metal4 ( 1710 166320 ) VIRTUAL ( * 166320 )
    NEW metal4 ( 1710 163800 ) VIRTUAL ( * 163800 )
    NEW metal4 ( 1710 161280 ) VIRTUAL ( * 161280 )
    NEW metal4 ( 1710 158760 ) VIRTUAL ( * 158760 )
    NEW metal4 ( 1710 156240 ) VIRTUAL ( * 156240 )
    NEW metal4 ( 1710 153720 ) VIRTUAL ( * 153720 )
    NEW metal4 ( 1710 151200 ) VIRTUAL ( * 151200 )
    NEW metal4 ( 1710 148680 ) VIRTUAL ( * 148680 )
    NEW metal4 ( 1710 146160 ) VIRTUAL ( * 146160 )
    NEW metal4 ( 1710 143640 ) VIRTUAL ( * 143640 )
    NEW metal4 ( 1710 141120 ) VIRTUAL ( * 141120 )
    NEW metal4 ( 1710 138600 ) VIRTUAL ( * 138600 )
    NEW metal4 ( 1710 136080 ) VIRTUAL ( * 136080 )
    NEW metal4 ( 1710 133560 ) VIRTUAL ( * 133560 )
    NEW metal4 ( 1710 131040 ) VIRTUAL ( * 131040 )
    NEW metal4 ( 1710 128520 ) VIRTUAL ( * 128520 )
    NEW metal4 ( 1710 126000 ) VIRTUAL ( * 126000 )
    NEW metal4 ( 1710 123480 ) VIRTUAL ( * 123480 )
    NEW metal4 ( 1710 120960 ) VIRTUAL ( * 120960 )
    NEW metal4 ( 1710 118440 ) VIRTUAL ( * 118440 )
    NEW metal4 ( 1710 115920 ) VIRTUAL ( * 115920 )
    NEW metal4 ( 1710 113400 ) VIRTUAL ( * 113400 )
    NEW metal4 ( 1710 110880 ) VIRTUAL ( * 110880 )
    NEW metal4 ( 1710 108360 ) VIRTUAL ( * 108360 )
    NEW metal4 ( 1710 105840 ) VIRTUAL ( * 105840 )
    NEW metal4 ( 1710 103320 ) VIRTUAL ( * 103320 )
    NEW metal4 ( 1710 100800 ) VIRTUAL ( * 100800 )
    NEW metal4 ( 1710 98280 ) VIRTUAL ( * 98280 )
    NEW metal4 ( 1710 95760 ) VIRTUAL ( * 95760 )
    NEW metal4 ( 1710 93240 ) VIRTUAL ( * 93240 )
    NEW metal4 ( 1710 90720 ) VIRTUAL ( * 90720 )
    NEW metal4 ( 1710 88200 ) VIRTUAL ( * 88200 )
    NEW metal4 ( 1710 85680 ) VIRTUAL ( * 85680 )
    NEW metal4 ( 1710 83160 ) VIRTUAL ( * 83160 )
    NEW metal4 ( 1710 80640 ) VIRTUAL ( * 80640 )
    NEW metal4 ( 1710 78120 ) VIRTUAL ( * 78120 )
    NEW metal4 ( 1710 75600 ) VIRTUAL ( * 75600 )
    NEW metal4 ( 1710 73080 ) VIRTUAL ( * 73080 )
    NEW metal4 ( 1710 70560 ) VIRTUAL ( * 70560 )
    NEW metal4 ( 1710 68040 ) VIRTUAL ( * 68040 )
    NEW metal4 ( 1710 65520 ) VIRTUAL ( * 65520 )
    NEW metal4 ( 1710 63000 ) VIRTUAL ( * 63000 )
    NEW metal4 ( 1710 60480 ) VIRTUAL ( * 60480 )
    NEW metal4 ( 1710 57960 ) VIRTUAL ( * 57960 )
    NEW metal4 ( 1710 55440 ) VIRTUAL ( * 55440 )
    NEW metal4 ( 1710 52920 ) VIRTUAL ( * 52920 )
    NEW metal4 ( 1710 50400 ) VIRTUAL ( * 50400 )
    NEW metal4 ( 1710 47880 ) VIRTUAL ( * 47880 )
    NEW metal4 ( 1710 45360 ) VIRTUAL ( * 45360 )
    NEW metal4 ( 1710 42840 ) VIRTUAL ( * 42840 )
    NEW metal4 ( 1710 40320 ) VIRTUAL ( * 40320 )
    NEW metal4 ( 1710 37800 ) VIRTUAL ( * 37800 )
    NEW metal4 ( 1710 35280 ) VIRTUAL ( * 35280 )
    NEW metal4 ( 1710 32760 ) VIRTUAL ( * 32760 )
    NEW metal4 ( 1710 30240 ) VIRTUAL ( * 30240 )
    NEW metal4 ( 1710 27720 ) VIRTUAL ( * 27720 )
    NEW metal4 ( 1710 25200 ) VIRTUAL ( * 25200 )
    NEW metal4 ( 1710 22680 ) VIRTUAL ( * 22680 )
    NEW metal4 ( 1710 20160 ) VIRTUAL ( * 20160 )
    NEW metal4 ( 1710 17640 ) VIRTUAL ( * 17640 )
    NEW metal4 ( 1710 15120 ) VIRTUAL ( * 15120 )
 ;
END NETS

END DESIGN
