
*** Running vivado
    with args -log design_LSDNN_DNN_wlo_166_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_LSDNN_DNN_wlo_166_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_LSDNN_DNN_wlo_166_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 354.621 ; gain = 63.910
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IIIT-D/Channel_Estimation/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 517.090 ; gain = 24.844
Command: synth_design -top design_LSDNN_DNN_wlo_166_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 963.852 ; gain = 177.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_LSDNN_DNN_wlo_166_0_0' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_DNN_wlo_166_0_0/synth/design_LSDNN_DNN_wlo_166_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DNN_wlo_166' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166.v:12]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state12 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state13 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166.v:113]
INFO: [Synth 8-6157] synthesizing module 'DNN_wlo_166_std_o_V' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_std_o_V.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_wlo_166_std_o_V_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_std_o_V.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DNN_wlo_166_std_o_V_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_std_o_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_wlo_166_std_o_V_rom' (1#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_std_o_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_wlo_166_std_o_V' (2#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_std_o_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_wlo_166_mean_cZC' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_mean_cZC.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_wlo_166_mean_cZC_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_mean_cZC.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_mean_cZC.v:18]
INFO: [Synth 8-3876] $readmem data file './DNN_wlo_166_mean_cZC_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_mean_cZC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_wlo_166_mean_cZC_rom' (3#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_mean_cZC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_wlo_166_mean_cZC' (4#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_mean_cZC.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_wlo_166_LS_dac0C' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_LS_dac0C.v:56]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_wlo_166_LS_dac0C_ram' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_LS_dac0C.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_LS_dac0C.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DNN_wlo_166_LS_dac0C_ram' (5#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_LS_dac0C.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_wlo_166_LS_dac0C' (6#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_LS_dac0C.v:56]
INFO: [Synth 8-6157] synthesizing module 'DNN_wlo_166_y_L3_V' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_y_L3_V.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_wlo_166_y_L3_V_ram' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_y_L3_V.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_y_L3_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'DNN_wlo_166_y_L3_V_ram' (7#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_y_L3_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_wlo_166_y_L3_V' (8#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_y_L3_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'DNN_wlo_166_denorc1C' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_denorc1C.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_wlo_166_denorc1C_ram' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_denorc1C.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_denorc1C.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_wlo_166_denorc1C_ram' (9#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_denorc1C.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_wlo_166_denorc1C' (10#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_denorc1C.v:52]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_state66 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:349]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_BIAfYi' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_BIAfYi.v:39]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_BIAfYi_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_BIAfYi.v:6]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_BIAfYi.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_BIAfYi_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_BIAfYi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_BIAfYi_rom' (11#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_BIAfYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_BIAfYi' (12#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_BIAfYi.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIg8j' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIg8j.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIg8j_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIg8j.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIg8j.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIg8j_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIg8j.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIg8j_rom' (13#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIg8j.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIg8j' (14#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIg8j.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIhbi' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIhbi.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIhbi_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIhbi.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIhbi.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIhbi_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIhbi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIhbi_rom' (15#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIhbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIhbi' (16#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIhbi.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIibs' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIibs.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIibs_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIibs.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIibs.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIibs_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIibs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIibs_rom' (17#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIibs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIibs' (18#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIibs.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIjbC' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIjbC.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIjbC_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIjbC.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIjbC.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIjbC_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIjbC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIjbC_rom' (19#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIjbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIjbC' (20#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIjbC.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIkbM' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIkbM.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIkbM_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIkbM.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIkbM.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIkbM_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIkbM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIkbM_rom' (21#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIkbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIkbM' (22#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIkbM.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIlbW' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIlbW.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIlbW_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIlbW.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIlbW.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIlbW_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIlbW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIlbW_rom' (23#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIlbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIlbW' (24#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIlbW.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEImb6' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEImb6.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEImb6_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEImb6.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEImb6.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEImb6_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEImb6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEImb6_rom' (25#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEImb6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEImb6' (26#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEImb6.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIncg' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIncg.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIncg_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIncg.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIncg.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIncg_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIncg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIncg_rom' (27#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIncg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIncg' (28#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIncg.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIocq' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIocq.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIocq_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIocq.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIocq.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIocq_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIocq.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIocq_rom' (29#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIocq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIocq' (30#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIocq.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIpcA' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIpcA.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIpcA_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIpcA.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIpcA.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIpcA_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIpcA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIpcA_rom' (31#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIpcA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIpcA' (32#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIpcA.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIqcK' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIqcK.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIqcK_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIqcK.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIqcK.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIqcK_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIqcK.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIqcK_rom' (33#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIqcK.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIqcK' (34#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIqcK.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIrcU' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIrcU.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIrcU_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIrcU.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIrcU.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIrcU_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIrcU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIrcU_rom' (35#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIrcU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIrcU' (36#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIrcU.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIsc4' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIsc4.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIsc4_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIsc4.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIsc4.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIsc4_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIsc4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIsc4_rom' (37#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIsc4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIsc4' (38#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIsc4.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEItde' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEItde.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEItde_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEItde.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEItde.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEItde_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEItde.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEItde_rom' (39#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEItde.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEItde' (40#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEItde.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIudo' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIudo.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIudo_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIudo.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIudo.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIudo_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIudo.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIudo_rom' (41#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIudo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIudo' (42#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIudo.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIvdy' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIvdy.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIvdy_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIvdy.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIvdy.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIvdy_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIvdy.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIvdy_rom' (43#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIvdy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIvdy' (44#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIvdy.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIwdI' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIwdI.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIwdI_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIwdI.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIwdI.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIwdI_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIwdI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIwdI_rom' (45#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIwdI.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIwdI' (46#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIwdI.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIxdS' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIxdS.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIxdS_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIxdS.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIxdS.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIxdS_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIxdS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIxdS_rom' (47#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIxdS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIxdS' (48#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIxdS.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIyd2' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIyd2.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIyd2_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIyd2.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIyd2.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIyd2_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIyd2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIyd2_rom' (49#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIyd2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIyd2' (50#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIyd2.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIzec' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIzec.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIzec_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIzec.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIzec.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIzec_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIzec.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIzec_rom' (51#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIzec.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIzec' (52#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIzec.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIAem' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIAem.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIAem_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIAem.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIAem.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIAem_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIAem.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIAem_rom' (53#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIAem.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIAem' (54#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIAem.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIBew' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIBew.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIBew_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIBew.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIBew.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIBew_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIBew.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIBew_rom' (55#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIBew.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIBew' (56#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIBew.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEICeG' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEICeG.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEICeG_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEICeG.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEICeG.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEICeG_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEICeG.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEICeG_rom' (57#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEICeG.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEICeG' (58#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEICeG.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIDeQ' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIDeQ.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIDeQ_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIDeQ.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIDeQ.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIDeQ_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIDeQ.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIDeQ_rom' (59#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIDeQ.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIDeQ' (60#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIDeQ.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIEe0' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIEe0.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIEe0_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIEe0.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIEe0.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIEe0_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIEe0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIEe0_rom' (61#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIEe0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIEe0' (62#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIEe0.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIFfa' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIFfa.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIFfa_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIFfa.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIFfa.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIFfa_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIFfa.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIFfa_rom' (63#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIFfa.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIFfa' (64#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIFfa.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIGfk' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIGfk.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIGfk_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIGfk.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIGfk.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIGfk_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIGfk.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIGfk_rom' (65#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIGfk.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIGfk' (66#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIGfk.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIHfu' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIHfu.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIHfu_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIHfu.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIHfu.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIHfu_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIHfu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIHfu_rom' (67#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIHfu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIHfu' (68#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIHfu.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIIfE' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIIfE.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIIfE_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIIfE.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIIfE.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIIfE_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIIfE.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIIfE_rom' (69#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIIfE.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIIfE' (70#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIIfE.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIJfO' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIJfO.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIJfO_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIJfO.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIJfO.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIJfO_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIJfO.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIJfO_rom' (71#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIJfO.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIJfO' (72#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIJfO.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIKfY' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIKfY.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIKfY_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIKfY.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIKfY.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIKfY_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIKfY.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIKfY_rom' (73#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIKfY.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIKfY' (74#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIKfY.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEILf8' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEILf8.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEILf8_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEILf8.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEILf8.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEILf8_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEILf8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEILf8_rom' (75#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEILf8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEILf8' (76#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEILf8.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIMgi' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIMgi.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIMgi_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIMgi.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIMgi.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIMgi_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIMgi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIMgi_rom' (77#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIMgi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIMgi' (78#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIMgi.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEINgs' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEINgs.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEINgs_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEINgs.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEINgs.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEINgs_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEINgs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEINgs_rom' (79#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEINgs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEINgs' (80#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEINgs.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIOgC' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIOgC.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIOgC_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIOgC.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIOgC.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIOgC_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIOgC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIOgC_rom' (81#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIOgC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIOgC' (82#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIOgC.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIPgM' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIPgM.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIPgM_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIPgM.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIPgM.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIPgM_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIPgM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIPgM_rom' (83#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIPgM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIPgM' (84#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIPgM.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIQgW' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIQgW.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIQgW_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIQgW.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIQgW.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIQgW_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIQgW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIQgW_rom' (85#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIQgW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIQgW' (86#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIQgW.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIRg6' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIRg6.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIRg6_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIRg6.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIRg6.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIRg6_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIRg6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIRg6_rom' (87#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIRg6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIRg6' (88#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIRg6.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIShg' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIShg.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIShg_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIShg.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIShg.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIShg_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIShg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIShg_rom' (89#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIShg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIShg' (90#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIShg.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIThq' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIThq.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIThq_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIThq.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIThq.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIThq_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIThq.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIThq_rom' (91#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIThq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIThq' (92#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIThq.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIUhA' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIUhA.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIUhA_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIUhA.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIUhA.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIUhA_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIUhA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIUhA_rom' (93#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIUhA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIUhA' (94#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIUhA.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIVhK' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIVhK.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIVhK_rom' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIVhK.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIVhK.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIVhK_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIVhK.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIVhK_rom' (95#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIVhK.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIVhK' (96#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIVhK.v:39]
INFO: [Synth 8-6157] synthesizing module 'L2_wlo_166_L1_WEIWhU' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIWhU.v:39]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIWhU.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIWhU_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIWhU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIWhU_rom' (97#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIWhU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIWhU' (98#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIWhU.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIXh4.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIXh4_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIXh4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIXh4_rom' (99#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIXh4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'L2_wlo_166_L1_WEIXh4' (100#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIXh4.v:39]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIYie.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIYie_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIYie.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIZio.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIZio_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIZio.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI0iy.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEI0iy_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI0iy.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI1iI.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEI1iI_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI1iI.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI2iS.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEI2iS_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI2iS.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI3i2.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEI3i2_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI3i2.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI4jc.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEI4jc_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI4jc.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI5jm.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEI5jm_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI5jm.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI6jw.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEI6jw_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI6jw.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI7jG.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEI7jG_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI7jG.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI8jQ.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEI8jQ_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI8jQ.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI9j0.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEI9j0_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEI9j0.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbak.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbak_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbak.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbbk.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbbk_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbbk.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbck.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbck_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbck.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbdk.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbdk_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbdk.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbek.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbek_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbek.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbfk.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbfk_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbfk.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbgk.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbgk_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbgk.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbhl.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbhl_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbhl.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbil.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbil_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbil.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbjl.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbjl_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbjl.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbkl.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbkl_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbkl.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbll.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbll_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbll.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbml.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbml_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbml.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbnm.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbnm_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbnm.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbom.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbom_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbom.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbpm.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbpm_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbpm.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbqm.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbqm_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbqm.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbrm.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbrm_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbrm.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbsm.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbsm_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbsm.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbtn.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbtn_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbtn.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbun.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbun_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbun.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbvn.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbvn_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbvn.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbwn.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbwn_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbwn.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbxn.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbxn_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbxn.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbyn.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbyn_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbyn.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbzo.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbzo_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbzo.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbAo.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbAo_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbAo.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbBo.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbBo_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbBo.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbCo.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbCo_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbCo.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbDo.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbDo_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbDo.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbEo.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbEo_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbEo.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbFp.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbFp_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbFp.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbGp.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbGp_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbGp.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbHp.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbHp_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbHp.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbIp.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbIp_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbIp.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbJp.v:18]
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbJp_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbJp.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbKp.v:18]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbKp_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbKp.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbLp_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbLp.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbMq_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbMq.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbNq_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbNq.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './L2_wlo_166_L1_WEIbOq_rom.dat' is read successfully [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166_L1_WEIbOq.v:21]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNN_wlo_166_ap_fpext_0_no_dsp_32' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/ip/DNN_wlo_166_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/ip/DNN_wlo_166_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'DNN_wlo_166_ap_fpext_0_no_dsp_32' (231#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/ip/DNN_wlo_166_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'DNN_wlo_166_ap_fcmp_0_no_dsp_32' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/ip/DNN_wlo_166_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/ip/DNN_wlo_166_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'DNN_wlo_166_ap_fcmp_0_no_dsp_32' (237#1) [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/ip/DNN_wlo_166_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7308]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7310]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7322]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7326]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7328]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7330]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7332]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7334]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7346]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7348]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7350]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7356]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7360]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7374]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7378]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7410]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7412]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7414]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7418]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7422]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:7776]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state35 bound to: 3'b100 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 31 - type: integer 
	Parameter din0_WIDTH bound to: 27 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter in0_WIDTH bound to: 27 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter in0_WIDTH bound to: 27 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter cal_WIDTH bound to: 27 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[26].divisor_tmp_reg[27] was removed.  [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:56]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1899]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1907]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1909]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/normalize_wlo_166.v:1965]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_state32 bound to: 6'b100000 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1150.148 ; gain = 363.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 1159.020 ; gain = 372.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 1159.020 ; gain = 372.695
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_DNN_wlo_166_0_0/constraints/DNN_wlo_166_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_DNN_wlo_166_0_0/constraints/DNN_wlo_166_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.runs/design_LSDNN_DNN_wlo_166_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.runs/design_LSDNN_DNN_wlo_166_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1277.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1293.188 ; gain = 15.699
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 1293.188 ; gain = 506.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 1293.188 ; gain = 506.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.runs/design_LSDNN_DNN_wlo_166_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 1293.188 ; gain = 506.863
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Common 17-14] Message 'Synth 8-5542' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'm_s_reg_10189_reg' and it is trimmed from '31' to '23' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:4963]
INFO: [Synth 8-4471] merging register 'trunc_ln943_reg_10168_reg[5:0]' into 'l_reg_10163_reg[5:0]' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L2_wlo_166.v:4875]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '27' to '16' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].dividend_tmp_reg[27]' and it is trimmed from '27' to '16' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '27' to '26' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166_sdiv_eOg.v:55]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln642_reg_3226_pp0_iter7_reg_reg[63:7]' into 'zext_ln642_reg_3226_pp0_iter6_reg_reg[63:7]' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/L3_wlo_166.v:3650]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'm_s_reg_883_reg' and it is trimmed from '31' to '23' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/reconstruct_complex_s.v:373]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_3_reg_893_reg' and it is trimmed from '31' to '23' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/reconstruct_complex_s.v:366]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln944_reg_825_reg' and it is trimmed from '16' to '4' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/reconstruct_complex_s.v:360]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln944_1_reg_857_reg' and it is trimmed from '16' to '4' bits. [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/reconstruct_complex_s.v:349]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln655_reg_2603_pp0_iter1_reg_reg[63:7]' into 'zext_ln655_reg_2603_reg[63:7]' [d:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/ipshared/0f6c/hdl/verilog/DNN_wlo_166.v:1925]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "DNN_wlo_166_LS_dac0C_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:37 . Memory (MB): peak = 1293.188 ; gain = 506.863
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'DNN_wlo_166_fpextbkb:/DNN_wlo_166_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'DNN_wlo_166_fpextbkb:/DNN_wlo_166_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'DNN_wlo_166_fpextbkb:/DNN_wlo_166_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'DNN_wlo_166_fpextbkb:/DNN_wlo_166_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DNN_wlo_166_fpextbkb:/DNN_wlo_166_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'DNN_wlo_166_fpextbkb:/DNN_wlo_166_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_fcmp_bWr_U13/DNN_wlo_166_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_fcmp_bWr_U13/DNN_wlo_166_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_fcmp_bWr_U13/DNN_wlo_166_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_fcmp_bWr_U13/DNN_wlo_166_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_fcmp_bWr_U13/DNN_wlo_166_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_fcmp_bWr_U13/DNN_wlo_166_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_fcmp_bWr_U13/DNN_wlo_166_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_fcmp_bWr_U13/DNN_wlo_166_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal "inst/LS_data_V_U/DNN_wlo_166_LS_dac0C_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/DNN_wlo_166_fpextbkb_U2/ce_r_reg' (FD) to 'inst/grp_separate_complex_wlo_fu_961/DNN_wlo_166_fpextbkb_U1/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[0]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[1]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[2]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[3]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[4]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[5]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[6]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[7]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[8]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[9]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[10]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[11]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[12]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[13]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[14]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_5_reg_812_reg[15]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_1_reg_841_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_7_reg_847_reg[6]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_1_reg_829_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_7_reg_847_reg[7]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_1_reg_829_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_7_reg_847_reg[5]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_1_reg_829_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_7_reg_847_reg[4]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_1_reg_829_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_7_reg_847_reg[3]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_1_reg_829_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_7_reg_847_reg[2]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_1_reg_829_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_7_reg_847_reg[1]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_1_reg_829_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_7_reg_847_reg[0]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_1_reg_829_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[0]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[1]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[2]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[3]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[4]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[5]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[6]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[7]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[8]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[9]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[10]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[11]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[12]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[13]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[14]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/man_V_2_reg_772_reg[15]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/trunc_ln583_reg_801_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_4_reg_807_reg[6]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_reg_789_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_4_reg_807_reg[7]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_reg_789_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_4_reg_807_reg[5]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_reg_789_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_4_reg_807_reg[4]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_reg_789_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_4_reg_807_reg[3]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_reg_789_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_4_reg_807_reg[2]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_reg_789_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_4_reg_807_reg[1]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_reg_789_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_separate_complex_wlo_fu_961/tmp_4_reg_807_reg[0]' (FDE) to 'inst/grp_separate_complex_wlo_fu_961/sh_amt_reg_789_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalize_wlo_166_fu_789/std_in_V_U/normalize_wlo_166dEe_rom_U/q0_reg[9]' (FDE) to 'inst/grp_normalize_wlo_166_fu_789/std_in_V_U/normalize_wlo_166dEe_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalize_wlo_166_fu_789/std_in_V_U/normalize_wlo_166dEe_rom_U/q0_reg[8]' (FDE) to 'inst/grp_normalize_wlo_166_fu_789/std_in_V_U/normalize_wlo_166dEe_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalize_wlo_166_fu_789/std_in_V_U/normalize_wlo_166dEe_rom_U/q0_reg[7]' (FDE) to 'inst/grp_normalize_wlo_166_fu_789/std_in_V_U/normalize_wlo_166dEe_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalize_wlo_166_fu_789/std_in_V_U/normalize_wlo_166dEe_rom_U/q0_reg[6]' (FDE) to 'inst/grp_normalize_wlo_166_fu_789/std_in_V_U/normalize_wlo_166dEe_rom_U/q0_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\std_in_V_U/normalize_wlo_166dEe_rom_U/q0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_normalize_wlo_166_fu_789/\std_in_V_U/normalize_wlo_166dEe_rom_U/q0_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_normalize_wlo_166_fu_789/std_in_V_load_reg_3630_reg[9]' (FDE) to 'inst/grp_normalize_wlo_166_fu_789/std_in_V_load_reg_3630_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalize_wlo_166_fu_789/std_in_V_load_reg_3630_reg[8]' (FDE) to 'inst/grp_normalize_wlo_166_fu_789/std_in_V_load_reg_3630_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalize_wlo_166_fu_789/std_in_V_load_reg_3630_reg[7]' (FDE) to 'inst/grp_normalize_wlo_166_fu_789/std_in_V_load_reg_3630_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalize_wlo_166_fu_789/std_in_V_load_reg_3630_reg[6]' (FDE) to 'inst/grp_normalize_wlo_166_fu_789/std_in_V_load_reg_3630_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/dividend0_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/grp_normalize_wlo_166_fu_789/DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/divisor0_reg[9]' (FDE) to 'inst/grp_normalize_wlo_166_fu_789/DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalize_wlo_166_fu_789/DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/divisor0_reg[8]' (FDE) to 'inst/grp_normalize_wlo_166_fu_789/DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalize_wlo_166_fu_789/DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/divisor0_reg[7]' (FDE) to 'inst/grp_normalize_wlo_166_fu_789/DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalize_wlo_166_fu_789/DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/divisor0_reg[6]' (FDE) to 'inst/grp_normalize_wlo_166_fu_789/DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/divisor0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalize_wlo_166_fu_789/\DNN_wlo_166_sdiv_eOg_U7/DNN_wlo_166_sdiv_eOg_div_U/DNN_wlo_166_sdiv_eOg_div_u_0/remd_tmp_reg[0][25] )
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_reg[5]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_reg[4]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_reg[3]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_reg[2]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_reg[1]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_reg[0]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/trunc_ln203_reg_8822_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter1_reg_reg[5]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter1_reg_reg[4]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter1_reg_reg[3]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter1_reg_reg[2]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter1_reg_reg[1]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter1_reg_reg[0]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/trunc_ln203_reg_8822_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter2_reg_reg[5]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter2_reg_reg[4]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter2_reg_reg[3]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter2_reg_reg[2]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter2_reg_reg[1]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter2_reg_reg[0]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/trunc_ln203_reg_8822_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter3_reg_reg[5]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter3_reg_reg[4]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter3_reg_reg[3]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter3_reg_reg[2]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter3_reg_reg[1]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter3_reg_reg[0]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/trunc_ln203_reg_8822_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter4_reg_reg[5]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter4_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter4_reg_reg[4]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter4_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter4_reg_reg[3]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter4_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter4_reg_reg[2]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter4_reg_reg[1]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter4_reg_reg[0]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/trunc_ln203_reg_8822_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter5_reg_reg[5]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter5_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter5_reg_reg[4]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter5_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter5_reg_reg[3]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter5_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter5_reg_reg[2]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter5_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter5_reg_reg[1]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter5_reg_reg[0]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/trunc_ln203_reg_8822_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter6_reg_reg[5]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter6_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter6_reg_reg[4]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter6_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_L2_wlo_166_fu_471/zext_ln626_reg_8673_pp0_iter6_reg_reg[3]' (FDE) to 'inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_8818_pp0_iter6_reg_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\icmp_ln958_reg_10184_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\or_ln_reg_10179_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_L2_wlo_166_fu_471/\DNN_wlo_166_fcmp_bWr_U13/opcode_buf1_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:34 ; elapsed = 00:04:03 . Memory (MB): peak = 1293.188 ; gain = 506.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_1_0/LS_data_V_U/DNN_wlo_166_LS_dac0C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_2/y_L3_V_U/DNN_wlo_166_y_L3_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_3/denorm_DNN_V_U/DNN_wlo_166_denorc1C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_3/denorm_DNN_V_U/DNN_wlo_166_denorc1C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L3_wlo_166_fu_798/i_1_0/zext_ln642_reg_3226_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:00 ; elapsed = 00:04:30 . Memory (MB): peak = 1295.824 ; gain = 509.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:15 ; elapsed = 00:04:46 . Memory (MB): peak = 1347.133 ; gain = 560.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/LS_data_V_U/DNN_wlo_166_LS_dac0C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/y_L3_V_U/DNN_wlo_166_y_L3_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/denorm_DNN_V_U/DNN_wlo_166_denorc1C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/denorm_DNN_V_U/DNN_wlo_166_denorc1C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_L3_wlo_166_fu_798/zext_ln642_reg_3226_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:43 ; elapsed = 00:05:14 . Memory (MB): peak = 1392.906 ; gain = 606.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_L2_wlo_166_fu_471/sub_ln944_reg_10173_reg[2] is being inverted and renamed to grp_L2_wlo_166_fu_471/sub_ln944_reg_10173_reg[2]_inv.
INFO: [Synth 8-5365] Flop grp_reconstruct_complex_s_fu_970/sub_ln944_reg_819_reg[2] is being inverted and renamed to grp_reconstruct_complex_s_fu_970/sub_ln944_reg_819_reg[2]_inv.
INFO: [Synth 8-5365] Flop grp_reconstruct_complex_s_fu_970/sub_ln944_1_reg_851_reg[2] is being inverted and renamed to grp_reconstruct_complex_s_fu_970/sub_ln944_1_reg_851_reg[2]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:58 ; elapsed = 00:05:30 . Memory (MB): peak = 1392.906 ; gain = 606.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:58 ; elapsed = 00:05:30 . Memory (MB): peak = 1392.906 ; gain = 606.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:08 ; elapsed = 00:05:40 . Memory (MB): peak = 1392.906 ; gain = 606.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:08 ; elapsed = 00:05:40 . Memory (MB): peak = 1392.906 ; gain = 606.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:09 ; elapsed = 00:05:40 . Memory (MB): peak = 1392.906 ; gain = 606.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:09 ; elapsed = 00:05:41 . Memory (MB): peak = 1392.906 ; gain = 606.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   164|
|2     |DSP48E1_3  |     1|
|3     |DSP48E1_4  |    75|
|4     |DSP48E1_5  |    80|
|5     |DSP48E1_6  |     1|
|6     |LUT1       |   339|
|7     |LUT2       |   291|
|8     |LUT3       |   774|
|9     |LUT4       |   202|
|10    |LUT5       |   394|
|11    |LUT6       |  2404|
|12    |MUXCY      |    54|
|13    |MUXF7      |   396|
|14    |RAMB18E1   |     1|
|15    |RAMB18E1_1 |     1|
|16    |RAMB18E1_2 |     1|
|17    |RAMB18E1_3 |     1|
|18    |SRL16E     |    48|
|19    |SRLC32E    |     8|
|20    |FDRE       |  4459|
|21    |FDSE       |     6|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:09 ; elapsed = 00:05:41 . Memory (MB): peak = 1392.906 ; gain = 606.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 175 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:14 ; elapsed = 00:05:20 . Memory (MB): peak = 1392.906 ; gain = 472.414
Synthesis Optimization Complete : Time (s): cpu = 00:05:09 ; elapsed = 00:05:41 . Memory (MB): peak = 1392.906 ; gain = 606.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 775 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1402.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
765 Infos, 234 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:28 ; elapsed = 00:06:16 . Memory (MB): peak = 1402.898 ; gain = 878.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1402.898 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.runs/design_LSDNN_DNN_wlo_166_0_0_synth_1/design_LSDNN_DNN_wlo_166_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1402.898 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_LSDNN_DNN_wlo_166_0_0, cache-ID = 3ebcddeb3129278b
INFO: [Coretcl 2-1174] Renamed 387 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1402.898 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.runs/design_LSDNN_DNN_wlo_166_0_0_synth_1/design_LSDNN_DNN_wlo_166_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_LSDNN_DNN_wlo_166_0_0_utilization_synth.rpt -pb design_LSDNN_DNN_wlo_166_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 17 17:41:55 2022...
