
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae44  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  0800b024  0800b024  0000c024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b174  0800b174  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b174  0800b174  0000c174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b17c  0800b17c  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b17c  0800b17c  0000c17c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b180  0800b180  0000c180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b184  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002060  200001d4  0800b358  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002234  0800b358  0000d234  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017e5b  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003da2  00000000  00000000  0002505f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001158  00000000  00000000  00028e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d0e  00000000  00000000  00029f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005a9c  00000000  00000000  0002ac6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000184a5  00000000  00000000  0003070a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eed33  00000000  00000000  00048baf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001378e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a14  00000000  00000000  00137928  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0013c33c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b00c 	.word	0x0800b00c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800b00c 	.word	0x0800b00c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <io_digital_add_channel>:
 *
 * @param port: Pointer to the port where the digital pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the digital pin is connected.
 * @param dir: Direction of the channel (IO_DIGITAL_INPUT or IO_DIGITAL_OUTPUT)
 */
void io_digital_add_channel(GPIO_TypeDef* port, uint16_t pin, IO_Direction dir) {
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	807b      	strh	r3, [r7, #2]
 8000608:	4613      	mov	r3, r2
 800060a:	707b      	strb	r3, [r7, #1]
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <io_digital_add_channel+0x58>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2b0f      	cmp	r3, #15
 8000612:	dc19      	bgt.n	8000648 <io_digital_add_channel+0x4c>

	io_digital_channels[io_digital_channel_count].port = port;
 8000614:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <io_digital_add_channel+0x58>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	490f      	ldr	r1, [pc, #60]	@ (8000658 <io_digital_add_channel+0x5c>)
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	io_digital_channels[io_digital_channel_count].pin = pin;
 8000620:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <io_digital_add_channel+0x58>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0c      	ldr	r2, [pc, #48]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000626:	00db      	lsls	r3, r3, #3
 8000628:	4413      	add	r3, r2
 800062a:	887a      	ldrh	r2, [r7, #2]
 800062c:	809a      	strh	r2, [r3, #4]
	io_digital_channels[io_digital_channel_count].direction = dir;
 800062e:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <io_digital_add_channel+0x58>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a09      	ldr	r2, [pc, #36]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000634:	00db      	lsls	r3, r3, #3
 8000636:	4413      	add	r3, r2
 8000638:	787a      	ldrb	r2, [r7, #1]
 800063a:	719a      	strb	r2, [r3, #6]
	io_digital_channel_count++;
 800063c:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <io_digital_add_channel+0x58>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	3301      	adds	r3, #1
 8000642:	4a04      	ldr	r2, [pc, #16]	@ (8000654 <io_digital_add_channel+0x58>)
 8000644:	6013      	str	r3, [r2, #0]
 8000646:	e000      	b.n	800064a <io_digital_add_channel+0x4e>
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 8000648:	bf00      	nop
}
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	20000270 	.word	0x20000270
 8000658:	200001f0 	.word	0x200001f0

0800065c <io_digital_write>:
 * This function writes the provided value to a digital output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_digital_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_digital_write(int index, GPIO_PinState value) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	460b      	mov	r3, r1
 8000666:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_DIGITAL_OUTPUT) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b00      	cmp	r3, #0
 800066c:	db18      	blt.n	80006a0 <io_digital_write+0x44>
 800066e:	4b0e      	ldr	r3, [pc, #56]	@ (80006a8 <io_digital_write+0x4c>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	429a      	cmp	r2, r3
 8000676:	da13      	bge.n	80006a0 <io_digital_write+0x44>
 8000678:	4a0c      	ldr	r2, [pc, #48]	@ (80006ac <io_digital_write+0x50>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	00db      	lsls	r3, r3, #3
 800067e:	4413      	add	r3, r2
 8000680:	799b      	ldrb	r3, [r3, #6]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d10c      	bne.n	80006a0 <io_digital_write+0x44>
		HAL_GPIO_WritePin(io_digital_channels[index].port, io_digital_channels[index].pin, value);
 8000686:	4a09      	ldr	r2, [pc, #36]	@ (80006ac <io_digital_write+0x50>)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800068e:	4a07      	ldr	r2, [pc, #28]	@ (80006ac <io_digital_write+0x50>)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	00db      	lsls	r3, r3, #3
 8000694:	4413      	add	r3, r2
 8000696:	889b      	ldrh	r3, [r3, #4]
 8000698:	78fa      	ldrb	r2, [r7, #3]
 800069a:	4619      	mov	r1, r3
 800069c:	f001 fc82 	bl	8001fa4 <HAL_GPIO_WritePin>
	}
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000270 	.word	0x20000270
 80006ac:	200001f0 	.word	0x200001f0

080006b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b6:	f000 fe12 	bl	80012de <HAL_Init>

  /* USER CODE BEGIN Init */
  io_digital_add_channel(GPIOC, GPIO_PIN_6, IO_DIGITAL_OUTPUT);
 80006ba:	2201      	movs	r2, #1
 80006bc:	2140      	movs	r1, #64	@ 0x40
 80006be:	481d      	ldr	r0, [pc, #116]	@ (8000734 <main+0x84>)
 80006c0:	f7ff ff9c 	bl	80005fc <io_digital_add_channel>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c4:	f000 f83a 	bl	800073c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c8:	f000 f904 	bl	80008d4 <MX_GPIO_Init>
  MX_DMA_Init();
 80006cc:	f000 f8d0 	bl	8000870 <MX_DMA_Init>
  MX_USB_Device_Init();
 80006d0:	f009 fade 	bl	8009c90 <MX_USB_Device_Init>
  MX_USART2_UART_Init();
 80006d4:	f000 f87e 	bl	80007d4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  RS485_Setup(GPIOA, GPIO_PIN_4);
 80006d8:	2110      	movs	r1, #16
 80006da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006de:	f000 fce5 	bl	80010ac <RS485_Setup>
  io_digital_write(0, GPIO_PIN_RESET);
 80006e2:	2100      	movs	r1, #0
 80006e4:	2000      	movs	r0, #0
 80006e6:	f7ff ffb9 	bl	800065c <io_digital_write>
  HAL_Delay(5000);
 80006ea:	f241 3088 	movw	r0, #5000	@ 0x1388
 80006ee:	f000 fe67 	bl	80013c0 <HAL_Delay>

  uint8_t modbus_frame[] = {0x01, 0x03, 0x00, 0x10, 0x00, 0x02, 0xC4, 0x0B};
 80006f2:	4a11      	ldr	r2, [pc, #68]	@ (8000738 <main+0x88>)
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006fa:	e883 0003 	stmia.w	r3, {r0, r1}
  uint16_t frame_len = sizeof(modbus_frame) / sizeof(modbus_frame[0]);
 80006fe:	2308      	movs	r3, #8
 8000700:	81fb      	strh	r3, [r7, #14]
	while(1) {
		//uint8_t msg[] = "Hello from STM32!\r\n";
		//RS485_Transmit(msg, sizeof(msg) - 1);

		// Simualate receiving modbus frame
		modbus_handle_frame(modbus_frame, frame_len);
 8000702:	89fa      	ldrh	r2, [r7, #14]
 8000704:	1d3b      	adds	r3, r7, #4
 8000706:	4611      	mov	r1, r2
 8000708:	4618      	mov	r0, r3
 800070a:	f000 fae1 	bl	8000cd0 <modbus_handle_frame>

		// Flash on-board LED to signify non-stuck while loop (was crashing in previous tests trying to implement DMA RS485)
		io_digital_write(0, GPIO_PIN_SET);
 800070e:	2101      	movs	r1, #1
 8000710:	2000      	movs	r0, #0
 8000712:	f7ff ffa3 	bl	800065c <io_digital_write>
		HAL_Delay(1000);
 8000716:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800071a:	f000 fe51 	bl	80013c0 <HAL_Delay>
		io_digital_write(0, GPIO_PIN_RESET);
 800071e:	2100      	movs	r1, #0
 8000720:	2000      	movs	r0, #0
 8000722:	f7ff ff9b 	bl	800065c <io_digital_write>
		HAL_Delay(1000);
 8000726:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800072a:	f000 fe49 	bl	80013c0 <HAL_Delay>
		modbus_handle_frame(modbus_frame, frame_len);
 800072e:	bf00      	nop
 8000730:	e7e7      	b.n	8000702 <main+0x52>
 8000732:	bf00      	nop
 8000734:	48000800 	.word	0x48000800
 8000738:	0800b024 	.word	0x0800b024

0800073c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b094      	sub	sp, #80	@ 0x50
 8000740:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000742:	f107 0318 	add.w	r3, r7, #24
 8000746:	2238      	movs	r2, #56	@ 0x38
 8000748:	2100      	movs	r1, #0
 800074a:	4618      	mov	r0, r3
 800074c:	f009 ffe0 	bl	800a710 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
 8000756:	605a      	str	r2, [r3, #4]
 8000758:	609a      	str	r2, [r3, #8]
 800075a:	60da      	str	r2, [r3, #12]
 800075c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800075e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000762:	f003 f939 	bl	80039d8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000766:	2301      	movs	r3, #1
 8000768:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800076a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800076e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000770:	2302      	movs	r3, #2
 8000772:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000774:	2303      	movs	r3, #3
 8000776:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000778:	2301      	movs	r3, #1
 800077a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 36;
 800077c:	2324      	movs	r3, #36	@ 0x24
 800077e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000780:	2302      	movs	r3, #2
 8000782:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8000784:	2306      	movs	r3, #6
 8000786:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000788:	2302      	movs	r3, #2
 800078a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078c:	f107 0318 	add.w	r3, r7, #24
 8000790:	4618      	mov	r0, r3
 8000792:	f003 f9d5 	bl	8003b40 <HAL_RCC_OscConfig>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800079c:	f000 f8fa 	bl	8000994 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a0:	230f      	movs	r3, #15
 80007a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a4:	2303      	movs	r3, #3
 80007a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80007a8:	2380      	movs	r3, #128	@ 0x80
 80007aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007b2:	2300      	movs	r3, #0
 80007b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007b6:	1d3b      	adds	r3, r7, #4
 80007b8:	2102      	movs	r1, #2
 80007ba:	4618      	mov	r0, r3
 80007bc:	f003 fcd2 	bl	8004164 <HAL_RCC_ClockConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80007c6:	f000 f8e5 	bl	8000994 <Error_Handler>
  }
}
 80007ca:	bf00      	nop
 80007cc:	3750      	adds	r7, #80	@ 0x50
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
	...

080007d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007d8:	4b23      	ldr	r3, [pc, #140]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 80007da:	4a24      	ldr	r2, [pc, #144]	@ (800086c <MX_USART2_UART_Init+0x98>)
 80007dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80007de:	4b22      	ldr	r3, [pc, #136]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 80007e0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80007e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007e6:	4b20      	ldr	r3, [pc, #128]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 80007ec:	4b1e      	ldr	r3, [pc, #120]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 80007ee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80007f2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 80007fc:	220c      	movs	r2, #12
 80007fe:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000800:	4b19      	ldr	r3, [pc, #100]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000802:	2200      	movs	r2, #0
 8000804:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000806:	4b18      	ldr	r3, [pc, #96]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000808:	2200      	movs	r2, #0
 800080a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800080c:	4b16      	ldr	r3, [pc, #88]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 800080e:	2200      	movs	r2, #0
 8000810:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000812:	4b15      	ldr	r3, [pc, #84]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000814:	2200      	movs	r2, #0
 8000816:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000818:	4b13      	ldr	r3, [pc, #76]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 800081a:	2200      	movs	r2, #0
 800081c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800081e:	4812      	ldr	r0, [pc, #72]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000820:	f004 f90a 	bl	8004a38 <HAL_UART_Init>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 800082a:	f000 f8b3 	bl	8000994 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800082e:	2100      	movs	r1, #0
 8000830:	480d      	ldr	r0, [pc, #52]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000832:	f005 fe30 	bl	8006496 <HAL_UARTEx_SetTxFifoThreshold>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 800083c:	f000 f8aa 	bl	8000994 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000840:	2100      	movs	r1, #0
 8000842:	4809      	ldr	r0, [pc, #36]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000844:	f005 fe65 	bl	8006512 <HAL_UARTEx_SetRxFifoThreshold>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 800084e:	f000 f8a1 	bl	8000994 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000852:	4805      	ldr	r0, [pc, #20]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000854:	f005 fde6 	bl	8006424 <HAL_UARTEx_DisableFifoMode>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 800085e:	f000 f899 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	20000274 	.word	0x20000274
 800086c:	40004400 	.word	0x40004400

08000870 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000876:	4b16      	ldr	r3, [pc, #88]	@ (80008d0 <MX_DMA_Init+0x60>)
 8000878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800087a:	4a15      	ldr	r2, [pc, #84]	@ (80008d0 <MX_DMA_Init+0x60>)
 800087c:	f043 0304 	orr.w	r3, r3, #4
 8000880:	6493      	str	r3, [r2, #72]	@ 0x48
 8000882:	4b13      	ldr	r3, [pc, #76]	@ (80008d0 <MX_DMA_Init+0x60>)
 8000884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000886:	f003 0304 	and.w	r3, r3, #4
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800088e:	4b10      	ldr	r3, [pc, #64]	@ (80008d0 <MX_DMA_Init+0x60>)
 8000890:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000892:	4a0f      	ldr	r2, [pc, #60]	@ (80008d0 <MX_DMA_Init+0x60>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6493      	str	r3, [r2, #72]	@ 0x48
 800089a:	4b0d      	ldr	r3, [pc, #52]	@ (80008d0 <MX_DMA_Init+0x60>)
 800089c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	603b      	str	r3, [r7, #0]
 80008a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2101      	movs	r1, #1
 80008aa:	200b      	movs	r0, #11
 80008ac:	f000 fe85 	bl	80015ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80008b0:	200b      	movs	r0, #11
 80008b2:	f000 fe9c 	bl	80015ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2101      	movs	r1, #1
 80008ba:	200c      	movs	r0, #12
 80008bc:	f000 fe7d 	bl	80015ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80008c0:	200c      	movs	r0, #12
 80008c2:	f000 fe94 	bl	80015ee <HAL_NVIC_EnableIRQ>

}
 80008c6:	bf00      	nop
 80008c8:	3708      	adds	r7, #8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40021000 	.word	0x40021000

080008d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b088      	sub	sp, #32
 80008d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008da:	f107 030c 	add.w	r3, r7, #12
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]
 80008e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ea:	4b28      	ldr	r3, [pc, #160]	@ (800098c <MX_GPIO_Init+0xb8>)
 80008ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ee:	4a27      	ldr	r2, [pc, #156]	@ (800098c <MX_GPIO_Init+0xb8>)
 80008f0:	f043 0320 	orr.w	r3, r3, #32
 80008f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f6:	4b25      	ldr	r3, [pc, #148]	@ (800098c <MX_GPIO_Init+0xb8>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fa:	f003 0320 	and.w	r3, r3, #32
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000902:	4b22      	ldr	r3, [pc, #136]	@ (800098c <MX_GPIO_Init+0xb8>)
 8000904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000906:	4a21      	ldr	r2, [pc, #132]	@ (800098c <MX_GPIO_Init+0xb8>)
 8000908:	f043 0301 	orr.w	r3, r3, #1
 800090c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800090e:	4b1f      	ldr	r3, [pc, #124]	@ (800098c <MX_GPIO_Init+0xb8>)
 8000910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	607b      	str	r3, [r7, #4]
 8000918:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800091a:	4b1c      	ldr	r3, [pc, #112]	@ (800098c <MX_GPIO_Init+0xb8>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091e:	4a1b      	ldr	r2, [pc, #108]	@ (800098c <MX_GPIO_Init+0xb8>)
 8000920:	f043 0304 	orr.w	r3, r3, #4
 8000924:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000926:	4b19      	ldr	r3, [pc, #100]	@ (800098c <MX_GPIO_Init+0xb8>)
 8000928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092a:	f003 0304 	and.w	r3, r3, #4
 800092e:	603b      	str	r3, [r7, #0]
 8000930:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	2130      	movs	r1, #48	@ 0x30
 8000936:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800093a:	f001 fb33 	bl	8001fa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	2140      	movs	r1, #64	@ 0x40
 8000942:	4813      	ldr	r0, [pc, #76]	@ (8000990 <MX_GPIO_Init+0xbc>)
 8000944:	f001 fb2e 	bl	8001fa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000948:	2330      	movs	r3, #48	@ 0x30
 800094a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094c:	2301      	movs	r3, #1
 800094e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000954:	2300      	movs	r3, #0
 8000956:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000958:	f107 030c 	add.w	r3, r7, #12
 800095c:	4619      	mov	r1, r3
 800095e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000962:	f001 f99d 	bl	8001ca0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000966:	2340      	movs	r3, #64	@ 0x40
 8000968:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096a:	2301      	movs	r3, #1
 800096c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000972:	2300      	movs	r3, #0
 8000974:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000976:	f107 030c 	add.w	r3, r7, #12
 800097a:	4619      	mov	r1, r3
 800097c:	4804      	ldr	r0, [pc, #16]	@ (8000990 <MX_GPIO_Init+0xbc>)
 800097e:	f001 f98f 	bl	8001ca0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000982:	bf00      	nop
 8000984:	3720      	adds	r7, #32
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40021000 	.word	0x40021000
 8000990:	48000800 	.word	0x48000800

08000994 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000998:	bf00      	nop
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr
	...

080009a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009aa:	4b0f      	ldr	r3, [pc, #60]	@ (80009e8 <HAL_MspInit+0x44>)
 80009ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ae:	4a0e      	ldr	r2, [pc, #56]	@ (80009e8 <HAL_MspInit+0x44>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80009b6:	4b0c      	ldr	r3, [pc, #48]	@ (80009e8 <HAL_MspInit+0x44>)
 80009b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ba:	f003 0301 	and.w	r3, r3, #1
 80009be:	607b      	str	r3, [r7, #4]
 80009c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c2:	4b09      	ldr	r3, [pc, #36]	@ (80009e8 <HAL_MspInit+0x44>)
 80009c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009c6:	4a08      	ldr	r2, [pc, #32]	@ (80009e8 <HAL_MspInit+0x44>)
 80009c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80009ce:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <HAL_MspInit+0x44>)
 80009d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009d6:	603b      	str	r3, [r7, #0]
 80009d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80009da:	f003 f8a1 	bl	8003b20 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	40021000 	.word	0x40021000

080009ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b09e      	sub	sp, #120	@ 0x78
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80009f8:	2200      	movs	r2, #0
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	605a      	str	r2, [r3, #4]
 80009fe:	609a      	str	r2, [r3, #8]
 8000a00:	60da      	str	r2, [r3, #12]
 8000a02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a04:	f107 0310 	add.w	r3, r7, #16
 8000a08:	2254      	movs	r2, #84	@ 0x54
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f009 fe7f 	bl	800a710 <memset>
  if(huart->Instance==USART2)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	4a4e      	ldr	r2, [pc, #312]	@ (8000b50 <HAL_UART_MspInit+0x164>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	f040 8094 	bne.w	8000b46 <HAL_UART_MspInit+0x15a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a22:	2300      	movs	r3, #0
 8000a24:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a26:	f107 0310 	add.w	r3, r7, #16
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f003 fdb6 	bl	800459c <HAL_RCCEx_PeriphCLKConfig>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000a36:	f7ff ffad 	bl	8000994 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a3a:	4b46      	ldr	r3, [pc, #280]	@ (8000b54 <HAL_UART_MspInit+0x168>)
 8000a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a3e:	4a45      	ldr	r2, [pc, #276]	@ (8000b54 <HAL_UART_MspInit+0x168>)
 8000a40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a44:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a46:	4b43      	ldr	r3, [pc, #268]	@ (8000b54 <HAL_UART_MspInit+0x168>)
 8000a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	4b40      	ldr	r3, [pc, #256]	@ (8000b54 <HAL_UART_MspInit+0x168>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	4a3f      	ldr	r2, [pc, #252]	@ (8000b54 <HAL_UART_MspInit+0x168>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5e:	4b3d      	ldr	r3, [pc, #244]	@ (8000b54 <HAL_UART_MspInit+0x168>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a6a:	230c      	movs	r3, #12
 8000a6c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a76:	2300      	movs	r3, #0
 8000a78:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a7a:	2307      	movs	r3, #7
 8000a7c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a82:	4619      	mov	r1, r3
 8000a84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a88:	f001 f90a 	bl	8001ca0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000a8c:	4b32      	ldr	r3, [pc, #200]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000a8e:	4a33      	ldr	r2, [pc, #204]	@ (8000b5c <HAL_UART_MspInit+0x170>)
 8000a90:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000a92:	4b31      	ldr	r3, [pc, #196]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000a94:	221a      	movs	r2, #26
 8000a96:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a98:	4b2f      	ldr	r3, [pc, #188]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a9e:	4b2e      	ldr	r3, [pc, #184]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000aa4:	4b2c      	ldr	r3, [pc, #176]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000aa6:	2280      	movs	r2, #128	@ 0x80
 8000aa8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000aaa:	4b2b      	ldr	r3, [pc, #172]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ab0:	4b29      	ldr	r3, [pc, #164]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000ab6:	4b28      	ldr	r3, [pc, #160]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000abc:	4b26      	ldr	r3, [pc, #152]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000abe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ac2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000ac4:	4824      	ldr	r0, [pc, #144]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000ac6:	f000 fdad 	bl	8001624 <HAL_DMA_Init>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8000ad0:	f7ff ff60 	bl	8000994 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a20      	ldr	r2, [pc, #128]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000ad8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000adc:	4a1e      	ldr	r2, [pc, #120]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8000ae2:	4b1f      	ldr	r3, [pc, #124]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000ae4:	4a1f      	ldr	r2, [pc, #124]	@ (8000b64 <HAL_UART_MspInit+0x178>)
 8000ae6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000ae8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000aea:	221b      	movs	r2, #27
 8000aec:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000aee:	4b1c      	ldr	r3, [pc, #112]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000af0:	2210      	movs	r2, #16
 8000af2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000af4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000afa:	4b19      	ldr	r3, [pc, #100]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000afc:	2280      	movs	r2, #128	@ 0x80
 8000afe:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b00:	4b17      	ldr	r3, [pc, #92]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b06:	4b16      	ldr	r3, [pc, #88]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000b0c:	4b14      	ldr	r3, [pc, #80]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000b12:	4b13      	ldr	r3, [pc, #76]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b18:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000b1a:	4811      	ldr	r0, [pc, #68]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b1c:	f000 fd82 	bl	8001624 <HAL_DMA_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8000b26:	f7ff ff35 	bl	8000994 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4a0c      	ldr	r2, [pc, #48]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b2e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000b30:	4a0b      	ldr	r2, [pc, #44]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000b36:	2200      	movs	r2, #0
 8000b38:	2102      	movs	r1, #2
 8000b3a:	2026      	movs	r0, #38	@ 0x26
 8000b3c:	f000 fd3d 	bl	80015ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b40:	2026      	movs	r0, #38	@ 0x26
 8000b42:	f000 fd54 	bl	80015ee <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b46:	bf00      	nop
 8000b48:	3778      	adds	r7, #120	@ 0x78
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40004400 	.word	0x40004400
 8000b54:	40021000 	.word	0x40021000
 8000b58:	20000308 	.word	0x20000308
 8000b5c:	40020008 	.word	0x40020008
 8000b60:	20000368 	.word	0x20000368
 8000b64:	4002001c 	.word	0x4002001c

08000b68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b6c:	bf00      	nop
 8000b6e:	e7fd      	b.n	8000b6c <NMI_Handler+0x4>

08000b70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <HardFault_Handler+0x4>

08000b78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <MemManage_Handler+0x4>

08000b80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <BusFault_Handler+0x4>

08000b88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <UsageFault_Handler+0x4>

08000b90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr

08000b9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr

08000bac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bb0:	bf00      	nop
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr

08000bba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bbe:	f000 fbe1 	bl	8001384 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
	...

08000bc8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000bcc:	4802      	ldr	r0, [pc, #8]	@ (8000bd8 <DMA1_Channel1_IRQHandler+0x10>)
 8000bce:	f000 ff0c 	bl	80019ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20000308 	.word	0x20000308

08000bdc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000be0:	4802      	ldr	r0, [pc, #8]	@ (8000bec <DMA1_Channel2_IRQHandler+0x10>)
 8000be2:	f000 ff02 	bl	80019ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20000368 	.word	0x20000368

08000bf0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000bf4:	4802      	ldr	r0, [pc, #8]	@ (8000c00 <USB_LP_IRQHandler+0x10>)
 8000bf6:	f001 fadd 	bl	80021b4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20001bf0 	.word	0x20001bf0

08000c04 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c08:	480c      	ldr	r0, [pc, #48]	@ (8000c3c <USART2_IRQHandler+0x38>)
 8000c0a:	f004 f8f3 	bl	8004df4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  // Check if TC interrupt is triggered
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC)) {
 8000c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c3c <USART2_IRQHandler+0x38>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	69db      	ldr	r3, [r3, #28]
 8000c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c18:	2b40      	cmp	r3, #64	@ 0x40
 8000c1a:	d10d      	bne.n	8000c38 <USART2_IRQHandler+0x34>
	  // Clear the TC interrupt flag
	  __HAL_UART_CLEAR_FLAG(&huart2, UART_FLAG_TC);
 8000c1c:	4b07      	ldr	r3, [pc, #28]	@ (8000c3c <USART2_IRQHandler+0x38>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2240      	movs	r2, #64	@ 0x40
 8000c22:	621a      	str	r2, [r3, #32]

	  // Disable TC interrupt (optional, if no longer needed)
	  __HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8000c24:	4b05      	ldr	r3, [pc, #20]	@ (8000c3c <USART2_IRQHandler+0x38>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	4b04      	ldr	r3, [pc, #16]	@ (8000c3c <USART2_IRQHandler+0x38>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000c32:	601a      	str	r2, [r3, #0]

	  // Call the post-transmission function from RS485.c
	  RS485_TCCallback();
 8000c34:	f000 fb14 	bl	8001260 <RS485_TCCallback>
  }

  /* USER CODE END USART2_IRQn 1 */
}
 8000c38:	bf00      	nop
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20000274 	.word	0x20000274

08000c40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b086      	sub	sp, #24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c48:	4a14      	ldr	r2, [pc, #80]	@ (8000c9c <_sbrk+0x5c>)
 8000c4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ca0 <_sbrk+0x60>)
 8000c4c:	1ad3      	subs	r3, r2, r3
 8000c4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c54:	4b13      	ldr	r3, [pc, #76]	@ (8000ca4 <_sbrk+0x64>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d102      	bne.n	8000c62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ca4 <_sbrk+0x64>)
 8000c5e:	4a12      	ldr	r2, [pc, #72]	@ (8000ca8 <_sbrk+0x68>)
 8000c60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c62:	4b10      	ldr	r3, [pc, #64]	@ (8000ca4 <_sbrk+0x64>)
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4413      	add	r3, r2
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d207      	bcs.n	8000c80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c70:	f009 fd56 	bl	800a720 <__errno>
 8000c74:	4603      	mov	r3, r0
 8000c76:	220c      	movs	r2, #12
 8000c78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c7e:	e009      	b.n	8000c94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c80:	4b08      	ldr	r3, [pc, #32]	@ (8000ca4 <_sbrk+0x64>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c86:	4b07      	ldr	r3, [pc, #28]	@ (8000ca4 <_sbrk+0x64>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	4a05      	ldr	r2, [pc, #20]	@ (8000ca4 <_sbrk+0x64>)
 8000c90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c92:	68fb      	ldr	r3, [r7, #12]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3718      	adds	r7, #24
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20020000 	.word	0x20020000
 8000ca0:	00000400 	.word	0x00000400
 8000ca4:	200003c8 	.word	0x200003c8
 8000ca8:	20002238 	.word	0x20002238

08000cac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cb0:	4b06      	ldr	r3, [pc, #24]	@ (8000ccc <SystemInit+0x20>)
 8000cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cb6:	4a05      	ldr	r2, [pc, #20]	@ (8000ccc <SystemInit+0x20>)
 8000cb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000ed00 	.word	0xe000ed00

08000cd0 <modbus_handle_frame>:
static void send_response(uint8_t* frame, uint16_t len);
static void send_exception(uint8_t address, uint8_t function, uint8_t exception);


// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8000cd0:	b590      	push	{r4, r7, lr}
 8000cd2:	b0cd      	sub	sp, #308	@ 0x134
 8000cd4:	af04      	add	r7, sp, #16
 8000cd6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000cda:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000cde:	6018      	str	r0, [r3, #0]
 8000ce0:	460a      	mov	r2, r1
 8000ce2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ce6:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000cea:	801a      	strh	r2, [r3, #0]
	//debug
	static char debug_msg[256];
	snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 8000cec:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000cf0:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000cf4:	881a      	ldrh	r2, [r3, #0]
 8000cf6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000cfa:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	4619      	mov	r1, r3
 8000d04:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000d08:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	4618      	mov	r0, r3
 8000d14:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000d18:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	3302      	adds	r3, #2
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	461c      	mov	r4, r3
 8000d24:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000d28:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	3303      	adds	r3, #3
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	9303      	str	r3, [sp, #12]
 8000d34:	9402      	str	r4, [sp, #8]
 8000d36:	9001      	str	r0, [sp, #4]
 8000d38:	9100      	str	r1, [sp, #0]
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	4ab2      	ldr	r2, [pc, #712]	@ (8001008 <modbus_handle_frame+0x338>)
 8000d3e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d42:	48b2      	ldr	r0, [pc, #712]	@ (800100c <modbus_handle_frame+0x33c>)
 8000d44:	f009 fcae 	bl	800a6a4 <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8000d48:	48b0      	ldr	r0, [pc, #704]	@ (800100c <modbus_handle_frame+0x33c>)
 8000d4a:	f7ff fa69 	bl	8000220 <strlen>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	4619      	mov	r1, r3
 8000d54:	48ad      	ldr	r0, [pc, #692]	@ (800100c <modbus_handle_frame+0x33c>)
 8000d56:	f009 f859 	bl	8009e0c <CDC_Transmit_FS>

	if (len < 6) return;
 8000d5a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000d5e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000d62:	881b      	ldrh	r3, [r3, #0]
 8000d64:	2b05      	cmp	r3, #5
 8000d66:	f240 8148 	bls.w	8000ffa <modbus_handle_frame+0x32a>

	uint8_t address = frame[0];
 8000d6a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000d6e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	uint8_t function = frame[1];
 8000d7a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000d7e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	785b      	ldrb	r3, [r3, #1]
 8000d86:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

	if (address != MODBUS_SLAVE_ADDRESS) return; // Only respond to requests for us
 8000d8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000d8e:	2b01      	cmp	r3, #1
 8000d90:	f040 8135 	bne.w	8000ffe <modbus_handle_frame+0x32e>

	switch (function) {
 8000d94:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8000d98:	2b03      	cmp	r3, #3
 8000d9a:	d003      	beq.n	8000da4 <modbus_handle_frame+0xd4>
 8000d9c:	2b06      	cmp	r3, #6
 8000d9e:	f000 80db 	beq.w	8000f58 <modbus_handle_frame+0x288>
 8000da2:	e121      	b.n	8000fe8 <modbus_handle_frame+0x318>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8000da4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000da8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	3302      	adds	r3, #2
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	b21b      	sxth	r3, r3
 8000db4:	021b      	lsls	r3, r3, #8
 8000db6:	b21a      	sxth	r2, r3
 8000db8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000dbc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	3303      	adds	r3, #3
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	b21b      	sxth	r3, r3
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	b21b      	sxth	r3, r3
 8000dcc:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8000dd0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000dd4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	3304      	adds	r3, #4
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	b21b      	sxth	r3, r3
 8000de0:	021b      	lsls	r3, r3, #8
 8000de2:	b21a      	sxth	r2, r3
 8000de4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000de8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	3305      	adds	r3, #5
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	b21b      	sxth	r3, r3
 8000df4:	4313      	orrs	r3, r2
 8000df6:	b21b      	sxth	r3, r3
 8000df8:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > 125) {
 8000dfc:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d003      	beq.n	8000e0c <modbus_handle_frame+0x13c>
 8000e04:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8000e08:	2b7d      	cmp	r3, #125	@ 0x7d
 8000e0a:	d908      	bls.n	8000e1e <modbus_handle_frame+0x14e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8000e0c:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 8000e10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000e14:	2203      	movs	r2, #3
 8000e16:	4618      	mov	r0, r3
 8000e18:	f000 f90f 	bl	800103a <send_exception>
				return;
 8000e1c:	e0f0      	b.n	8001000 <modbus_handle_frame+0x330>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8000e1e:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 8000e22:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8000e26:	4413      	add	r3, r2
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	3b01      	subs	r3, #1
 8000e2c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112

			// Check if endAddress is outside the stored registers
			if (endAddress > MODBUS_REGISTER_COUNT) {
 8000e30:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8000e34:	2b20      	cmp	r3, #32
 8000e36:	d908      	bls.n	8000e4a <modbus_handle_frame+0x17a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8000e38:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 8000e3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000e40:	2202      	movs	r2, #2
 8000e42:	4618      	mov	r0, r3
 8000e44:	f000 f8f9 	bl	800103a <send_exception>
				return;
 8000e48:	e0da      	b.n	8001000 <modbus_handle_frame+0x330>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 8000e4a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e4e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000e52:	2201      	movs	r2, #1
 8000e54:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8000e56:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e5a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000e5e:	f897 2116 	ldrb.w	r2, [r7, #278]	@ 0x116
 8000e62:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount;
 8000e64:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e6e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000e72:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8000e74:	2303      	movs	r3, #3
 8000e76:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000e80:	e02f      	b.n	8000ee2 <modbus_handle_frame+0x212>
				responseLen++;
 8000e82:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000e86:	3301      	adds	r3, #1
 8000e88:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				responseData[responseLen] = (modbus_holding_registers[startAddress] >> 8) & 0xFF; // Extract the higher byte
 8000e8c:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000e90:	4a5f      	ldr	r2, [pc, #380]	@ (8001010 <modbus_handle_frame+0x340>)
 8000e92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e96:	0a1b      	lsrs	r3, r3, #8
 8000e98:	b29a      	uxth	r2, r3
 8000e9a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000e9e:	b2d1      	uxtb	r1, r2
 8000ea0:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8000ea4:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 8000ea8:	54d1      	strb	r1, [r2, r3]
				responseLen++;
 8000eaa:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000eae:	3301      	adds	r3, #1
 8000eb0:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				responseData[responseLen] = (modbus_holding_registers[startAddress]) & 0xFF; // Extract the lower byte
 8000eb4:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000eb8:	4a55      	ldr	r2, [pc, #340]	@ (8001010 <modbus_handle_frame+0x340>)
 8000eba:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000ebe:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000ec2:	b2d1      	uxtb	r1, r2
 8000ec4:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8000ec8:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 8000ecc:	54d1      	strb	r1, [r2, r3]

				startAddress++;
 8000ece:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
			for (int i = 0; i < regCount; i++) {
 8000ed8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000edc:	3301      	adds	r3, #1
 8000ede:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000ee2:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8000ee6:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8000eea:	429a      	cmp	r2, r3
 8000eec:	dbc9      	blt.n	8000e82 <modbus_handle_frame+0x1b2>
			}

			//debug
			static char debug_msg_response[256];
			snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Response len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", responseLen, responseData[0], responseData[1], responseData[2], responseData[3]);
 8000eee:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8000ef2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ef6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	4619      	mov	r1, r3
 8000efe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f02:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000f06:	785b      	ldrb	r3, [r3, #1]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f0e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000f12:	789b      	ldrb	r3, [r3, #2]
 8000f14:	461c      	mov	r4, r3
 8000f16:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f1a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000f1e:	78db      	ldrb	r3, [r3, #3]
 8000f20:	9303      	str	r3, [sp, #12]
 8000f22:	9402      	str	r4, [sp, #8]
 8000f24:	9001      	str	r0, [sp, #4]
 8000f26:	9100      	str	r1, [sp, #0]
 8000f28:	4613      	mov	r3, r2
 8000f2a:	4a3a      	ldr	r2, [pc, #232]	@ (8001014 <modbus_handle_frame+0x344>)
 8000f2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f30:	4839      	ldr	r0, [pc, #228]	@ (8001018 <modbus_handle_frame+0x348>)
 8000f32:	f009 fbb7 	bl	800a6a4 <sniprintf>
			CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));
 8000f36:	4838      	ldr	r0, [pc, #224]	@ (8001018 <modbus_handle_frame+0x348>)
 8000f38:	f7ff f972 	bl	8000220 <strlen>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	4619      	mov	r1, r3
 8000f42:	4835      	ldr	r0, [pc, #212]	@ (8001018 <modbus_handle_frame+0x348>)
 8000f44:	f008 ff62 	bl	8009e0c <CDC_Transmit_FS>


			send_response(responseData, responseLen);
 8000f48:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8000f4c:	f107 030c 	add.w	r3, r7, #12
 8000f50:	4611      	mov	r1, r2
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 f862 	bl	800101c <send_response>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8000f58:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f5c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	3302      	adds	r3, #2
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	b21b      	sxth	r3, r3
 8000f68:	021b      	lsls	r3, r3, #8
 8000f6a:	b21a      	sxth	r2, r3
 8000f6c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f70:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	3303      	adds	r3, #3
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	b21b      	sxth	r3, r3
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	b21b      	sxth	r3, r3
 8000f80:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8000f84:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f88:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	3304      	adds	r3, #4
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	b21b      	sxth	r3, r3
 8000f94:	021b      	lsls	r3, r3, #8
 8000f96:	b21a      	sxth	r2, r3
 8000f98:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f9c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	3305      	adds	r3, #5
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	b21b      	sxth	r3, r3
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	b21b      	sxth	r3, r3
 8000fac:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			if (regAddress >= MODBUS_REGISTER_COUNT) {
 8000fb0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8000fb4:	2b1f      	cmp	r3, #31
 8000fb6:	d908      	bls.n	8000fca <modbus_handle_frame+0x2fa>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8000fb8:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 8000fbc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000fc0:	2202      	movs	r2, #2
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 f839 	bl	800103a <send_exception>
				return;
 8000fc8:	e01a      	b.n	8001000 <modbus_handle_frame+0x330>
			}

			modbus_holding_registers[regAddress] = writeValue; // write the value to the register
 8000fca:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8000fce:	4910      	ldr	r1, [pc, #64]	@ (8001010 <modbus_handle_frame+0x340>)
 8000fd0:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8000fd4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			send_response(frame, 6); // Echo back the original request (to say it was successful)
 8000fd8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000fdc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000fe0:	2106      	movs	r1, #6
 8000fe2:	6818      	ldr	r0, [r3, #0]
 8000fe4:	f000 f81a 	bl	800101c <send_response>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8000fe8:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 8000fec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f821 	bl	800103a <send_exception>
			break;
 8000ff8:	e002      	b.n	8001000 <modbus_handle_frame+0x330>
	if (len < 6) return;
 8000ffa:	bf00      	nop
 8000ffc:	e000      	b.n	8001000 <modbus_handle_frame+0x330>
	if (address != MODBUS_SLAVE_ADDRESS) return; // Only respond to requests for us
 8000ffe:	bf00      	nop
	}
}
 8001000:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8001004:	46bd      	mov	sp, r7
 8001006:	bd90      	pop	{r4, r7, pc}
 8001008:	0800b02c 	.word	0x0800b02c
 800100c:	2000040c 	.word	0x2000040c
 8001010:	200003cc 	.word	0x200003cc
 8001014:	0800b070 	.word	0x0800b070
 8001018:	2000050c 	.word	0x2000050c

0800101c <send_response>:
uint16_t* modbus_get_holding_registers(void) {
	return modbus_holding_registers;
}

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	460b      	mov	r3, r1
 8001026:	807b      	strh	r3, [r7, #2]
	// Transmit over RS485
	RS485_Transmit(frame, len);
 8001028:	887b      	ldrh	r3, [r7, #2]
 800102a:	4619      	mov	r1, r3
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f000 f863 	bl	80010f8 <RS485_Transmit>
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 800103a:	b580      	push	{r7, lr}
 800103c:	b084      	sub	sp, #16
 800103e:	af00      	add	r7, sp, #0
 8001040:	4603      	mov	r3, r0
 8001042:	71fb      	strb	r3, [r7, #7]
 8001044:	460b      	mov	r3, r1
 8001046:	71bb      	strb	r3, [r7, #6]
 8001048:	4613      	mov	r3, r2
 800104a:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[3]; // length is only 3 bytes (address|function|exception)
	exceptionFrame[0] = address;
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	733b      	strb	r3, [r7, #12]
	exceptionFrame[1] = function;
 8001050:	79bb      	ldrb	r3, [r7, #6]
 8001052:	737b      	strb	r3, [r7, #13]
	exceptionFrame[2] = exception;
 8001054:	797b      	ldrb	r3, [r7, #5]
 8001056:	73bb      	strb	r3, [r7, #14]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 3);
 8001058:	f107 030c 	add.w	r3, r7, #12
 800105c:	2103      	movs	r1, #3
 800105e:	4618      	mov	r0, r3
 8001060:	f000 f84a 	bl	80010f8 <RS485_Transmit>
}
 8001064:	bf00      	nop
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <RS485_SetTransmitMode>:
static volatile uint16_t RS485_ReceivedLength = 0;

static volatile bool RS485_TxInProgress = false;


void RS485_SetTransmitMode(void) {
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8001070:	4b04      	ldr	r3, [pc, #16]	@ (8001084 <RS485_SetTransmitMode+0x18>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a04      	ldr	r2, [pc, #16]	@ (8001088 <RS485_SetTransmitMode+0x1c>)
 8001076:	8811      	ldrh	r1, [r2, #0]
 8001078:	2201      	movs	r2, #1
 800107a:	4618      	mov	r0, r3
 800107c:	f000 ff92 	bl	8001fa4 <HAL_GPIO_WritePin>
}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	2000060c 	.word	0x2000060c
 8001088:	20000610 	.word	0x20000610

0800108c <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8001090:	4b04      	ldr	r3, [pc, #16]	@ (80010a4 <RS485_SetReceiveMode+0x18>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a04      	ldr	r2, [pc, #16]	@ (80010a8 <RS485_SetReceiveMode+0x1c>)
 8001096:	8811      	ldrh	r1, [r2, #0]
 8001098:	2200      	movs	r2, #0
 800109a:	4618      	mov	r0, r3
 800109c:	f000 ff82 	bl	8001fa4 <HAL_GPIO_WritePin>
}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	2000060c 	.word	0x2000060c
 80010a8:	20000610 	.word	0x20000610

080010ac <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	460b      	mov	r3, r1
 80010b6:	807b      	strh	r3, [r7, #2]
	RS485_TxInProgress = false;
 80010b8:	4b0a      	ldr	r3, [pc, #40]	@ (80010e4 <RS485_Setup+0x38>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 80010be:	4a0a      	ldr	r2, [pc, #40]	@ (80010e8 <RS485_Setup+0x3c>)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 80010c4:	4a09      	ldr	r2, [pc, #36]	@ (80010ec <RS485_Setup+0x40>)
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 80010ca:	f7ff ffdf 	bl	800108c <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80010ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010d2:	4907      	ldr	r1, [pc, #28]	@ (80010f0 <RS485_Setup+0x44>)
 80010d4:	4807      	ldr	r0, [pc, #28]	@ (80010f4 <RS485_Setup+0x48>)
 80010d6:	f005 fa5a 	bl	800658e <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	20000716 	.word	0x20000716
 80010e8:	2000060c 	.word	0x2000060c
 80010ec:	20000610 	.word	0x20000610
 80010f0:	20000614 	.word	0x20000614
 80010f4:	20000274 	.word	0x20000274

080010f8 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	460b      	mov	r3, r1
 8001102:	807b      	strh	r3, [r7, #2]
    if (RS485_TxInProgress) {
 8001104:	4b22      	ldr	r3, [pc, #136]	@ (8001190 <RS485_Transmit+0x98>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	b2db      	uxtb	r3, r3
 800110a:	2b00      	cmp	r3, #0
 800110c:	d13b      	bne.n	8001186 <RS485_Transmit+0x8e>
    	// TODO: Implement queue of transmits
    	return;
    }

    if (huart2.gState != HAL_UART_STATE_READY || huart2.ErrorCode != HAL_UART_ERROR_NONE) {
 800110e:	4b21      	ldr	r3, [pc, #132]	@ (8001194 <RS485_Transmit+0x9c>)
 8001110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001114:	2b20      	cmp	r3, #32
 8001116:	d104      	bne.n	8001122 <RS485_Transmit+0x2a>
 8001118:	4b1e      	ldr	r3, [pc, #120]	@ (8001194 <RS485_Transmit+0x9c>)
 800111a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800111e:	2b00      	cmp	r3, #0
 8001120:	d005      	beq.n	800112e <RS485_Transmit+0x36>
    	// Reset UART
		HAL_UART_Abort(&huart2);
 8001122:	481c      	ldr	r0, [pc, #112]	@ (8001194 <RS485_Transmit+0x9c>)
 8001124:	f003 fd58 	bl	8004bd8 <HAL_UART_Abort>
		HAL_UART_Init(&huart2);
 8001128:	481a      	ldr	r0, [pc, #104]	@ (8001194 <RS485_Transmit+0x9c>)
 800112a:	f003 fc85 	bl	8004a38 <HAL_UART_Init>
	}

    RS485_TxInProgress = true;
 800112e:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <RS485_Transmit+0x98>)
 8001130:	2201      	movs	r2, #1
 8001132:	701a      	strb	r2, [r3, #0]
	RS485_SetTransmitMode();
 8001134:	f7ff ff9a 	bl	800106c <RS485_SetTransmitMode>

	// Enable TC interrupt
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 8001138:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <RS485_Transmit+0x9c>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	4b15      	ldr	r3, [pc, #84]	@ (8001194 <RS485_Transmit+0x9c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001146:	601a      	str	r2, [r3, #0]

	// Transmit and store the status of it
	HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart2, data, len);
 8001148:	887b      	ldrh	r3, [r7, #2]
 800114a:	461a      	mov	r2, r3
 800114c:	6879      	ldr	r1, [r7, #4]
 800114e:	4811      	ldr	r0, [pc, #68]	@ (8001194 <RS485_Transmit+0x9c>)
 8001150:	f003 fcc2 	bl	8004ad8 <HAL_UART_Transmit_DMA>
 8001154:	4603      	mov	r3, r0
 8001156:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_OK) {
 8001158:	7bfb      	ldrb	r3, [r7, #15]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d014      	beq.n	8001188 <RS485_Transmit+0x90>
		// UART TX DMA Error - switch back to receiving
		RS485_SetReceiveMode();
 800115e:	f7ff ff95 	bl	800108c <RS485_SetReceiveMode>
		RS485_TxInProgress = false;
 8001162:	4b0b      	ldr	r3, [pc, #44]	@ (8001190 <RS485_Transmit+0x98>)
 8001164:	2200      	movs	r2, #0
 8001166:	701a      	strb	r2, [r3, #0]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8001168:	4b0a      	ldr	r3, [pc, #40]	@ (8001194 <RS485_Transmit+0x9c>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	4b09      	ldr	r3, [pc, #36]	@ (8001194 <RS485_Transmit+0x9c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001176:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001178:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800117c:	4906      	ldr	r1, [pc, #24]	@ (8001198 <RS485_Transmit+0xa0>)
 800117e:	4805      	ldr	r0, [pc, #20]	@ (8001194 <RS485_Transmit+0x9c>)
 8001180:	f005 fa05 	bl	800658e <HAL_UARTEx_ReceiveToIdle_DMA>
 8001184:	e000      	b.n	8001188 <RS485_Transmit+0x90>
    	return;
 8001186:	bf00      	nop
	}
}
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000716 	.word	0x20000716
 8001194:	20000274 	.word	0x20000274
 8001198:	20000614 	.word	0x20000614

0800119c <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 800119c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80011a0:	b085      	sub	sp, #20
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
 80011a6:	460b      	mov	r3, r1
 80011a8:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a23      	ldr	r2, [pc, #140]	@ (800123c <HAL_UARTEx_RxEventCallback+0xa0>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d13d      	bne.n	8001230 <HAL_UARTEx_RxEventCallback+0x94>
 80011b4:	466b      	mov	r3, sp
 80011b6:	461e      	mov	r6, r3
		RS485_ReceivedLength = size;
 80011b8:	4a21      	ldr	r2, [pc, #132]	@ (8001240 <HAL_UARTEx_RxEventCallback+0xa4>)
 80011ba:	887b      	ldrh	r3, [r7, #2]
 80011bc:	8013      	strh	r3, [r2, #0]
			RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
			usb_serial_println((char*)RS485_DMA_BUFFER);
		}*/

		// Copy the received data into a new buffer for safe processing
		uint8_t frame[size];
 80011be:	8879      	ldrh	r1, [r7, #2]
 80011c0:	460b      	mov	r3, r1
 80011c2:	3b01      	subs	r3, #1
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	b28b      	uxth	r3, r1
 80011c8:	2200      	movs	r2, #0
 80011ca:	4698      	mov	r8, r3
 80011cc:	4691      	mov	r9, r2
 80011ce:	f04f 0200 	mov.w	r2, #0
 80011d2:	f04f 0300 	mov.w	r3, #0
 80011d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80011da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80011de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80011e2:	b28b      	uxth	r3, r1
 80011e4:	2200      	movs	r2, #0
 80011e6:	461c      	mov	r4, r3
 80011e8:	4615      	mov	r5, r2
 80011ea:	f04f 0200 	mov.w	r2, #0
 80011ee:	f04f 0300 	mov.w	r3, #0
 80011f2:	00eb      	lsls	r3, r5, #3
 80011f4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80011f8:	00e2      	lsls	r2, r4, #3
 80011fa:	460b      	mov	r3, r1
 80011fc:	3307      	adds	r3, #7
 80011fe:	08db      	lsrs	r3, r3, #3
 8001200:	00db      	lsls	r3, r3, #3
 8001202:	ebad 0d03 	sub.w	sp, sp, r3
 8001206:	466b      	mov	r3, sp
 8001208:	3300      	adds	r3, #0
 800120a:	60bb      	str	r3, [r7, #8]
		memcpy(frame, RS485_DMA_BUFFER, size);
 800120c:	887b      	ldrh	r3, [r7, #2]
 800120e:	461a      	mov	r2, r3
 8001210:	490c      	ldr	r1, [pc, #48]	@ (8001244 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001212:	68b8      	ldr	r0, [r7, #8]
 8001214:	f009 fab0 	bl	800a778 <memcpy>

		// Handle the frame with modbus
		modbus_handle_frame(frame, size);
 8001218:	887b      	ldrh	r3, [r7, #2]
 800121a:	4619      	mov	r1, r3
 800121c:	68b8      	ldr	r0, [r7, #8]
 800121e:	f7ff fd57 	bl	8000cd0 <modbus_handle_frame>

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001222:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001226:	4907      	ldr	r1, [pc, #28]	@ (8001244 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001228:	4807      	ldr	r0, [pc, #28]	@ (8001248 <HAL_UARTEx_RxEventCallback+0xac>)
 800122a:	f005 f9b0 	bl	800658e <HAL_UARTEx_ReceiveToIdle_DMA>
 800122e:	46b5      	mov	sp, r6
	}
}
 8001230:	bf00      	nop
 8001232:	3714      	adds	r7, #20
 8001234:	46bd      	mov	sp, r7
 8001236:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800123a:	bf00      	nop
 800123c:	40004400 	.word	0x40004400
 8001240:	20000714 	.word	0x20000714
 8001244:	20000614 	.word	0x20000614
 8001248:	20000274 	.word	0x20000274

0800124c <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
    		// Restart DMA receive
    		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
    	}*/
    	// DMA Completion (data transferred to UART TDR) does nothing here
    //}
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8001264:	f7ff ff12 	bl	800108c <RS485_SetReceiveMode>
	RS485_TxInProgress = false;
 8001268:	4b05      	ldr	r3, [pc, #20]	@ (8001280 <RS485_TCCallback+0x20>)
 800126a:	2200      	movs	r2, #0
 800126c:	701a      	strb	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800126e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001272:	4904      	ldr	r1, [pc, #16]	@ (8001284 <RS485_TCCallback+0x24>)
 8001274:	4804      	ldr	r0, [pc, #16]	@ (8001288 <RS485_TCCallback+0x28>)
 8001276:	f005 f98a 	bl	800658e <HAL_UARTEx_ReceiveToIdle_DMA>
        RS485_TCCallback();
    }

    // REMEMBER TO INCLUDE RS485.h: #include "rs485/rs485.h"
    */
}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20000716 	.word	0x20000716
 8001284:	20000614 	.word	0x20000614
 8001288:	20000274 	.word	0x20000274

0800128c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800128c:	480d      	ldr	r0, [pc, #52]	@ (80012c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800128e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001290:	f7ff fd0c 	bl	8000cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001294:	480c      	ldr	r0, [pc, #48]	@ (80012c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001296:	490d      	ldr	r1, [pc, #52]	@ (80012cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001298:	4a0d      	ldr	r2, [pc, #52]	@ (80012d0 <LoopForever+0xe>)
  movs r3, #0
 800129a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800129c:	e002      	b.n	80012a4 <LoopCopyDataInit>

0800129e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800129e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012a2:	3304      	adds	r3, #4

080012a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a8:	d3f9      	bcc.n	800129e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012aa:	4a0a      	ldr	r2, [pc, #40]	@ (80012d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012ac:	4c0a      	ldr	r4, [pc, #40]	@ (80012d8 <LoopForever+0x16>)
  movs r3, #0
 80012ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b0:	e001      	b.n	80012b6 <LoopFillZerobss>

080012b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b4:	3204      	adds	r2, #4

080012b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b8:	d3fb      	bcc.n	80012b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012ba:	f009 fa37 	bl	800a72c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012be:	f7ff f9f7 	bl	80006b0 <main>

080012c2 <LoopForever>:

LoopForever:
    b LoopForever
 80012c2:	e7fe      	b.n	80012c2 <LoopForever>
  ldr   r0, =_estack
 80012c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012cc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80012d0:	0800b184 	.word	0x0800b184
  ldr r2, =_sbss
 80012d4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80012d8:	20002234 	.word	0x20002234

080012dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012dc:	e7fe      	b.n	80012dc <ADC1_2_IRQHandler>

080012de <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012e4:	2300      	movs	r3, #0
 80012e6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012e8:	2003      	movs	r0, #3
 80012ea:	f000 f95b 	bl	80015a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012ee:	200f      	movs	r0, #15
 80012f0:	f000 f80e 	bl	8001310 <HAL_InitTick>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d002      	beq.n	8001300 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	71fb      	strb	r3, [r7, #7]
 80012fe:	e001      	b.n	8001304 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001300:	f7ff fb50 	bl	80009a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001304:	79fb      	ldrb	r3, [r7, #7]

}
 8001306:	4618      	mov	r0, r3
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
	...

08001310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001318:	2300      	movs	r3, #0
 800131a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800131c:	4b16      	ldr	r3, [pc, #88]	@ (8001378 <HAL_InitTick+0x68>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d022      	beq.n	800136a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001324:	4b15      	ldr	r3, [pc, #84]	@ (800137c <HAL_InitTick+0x6c>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4b13      	ldr	r3, [pc, #76]	@ (8001378 <HAL_InitTick+0x68>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001330:	fbb1 f3f3 	udiv	r3, r1, r3
 8001334:	fbb2 f3f3 	udiv	r3, r2, r3
 8001338:	4618      	mov	r0, r3
 800133a:	f000 f966 	bl	800160a <HAL_SYSTICK_Config>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d10f      	bne.n	8001364 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b0f      	cmp	r3, #15
 8001348:	d809      	bhi.n	800135e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800134a:	2200      	movs	r2, #0
 800134c:	6879      	ldr	r1, [r7, #4]
 800134e:	f04f 30ff 	mov.w	r0, #4294967295
 8001352:	f000 f932 	bl	80015ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001356:	4a0a      	ldr	r2, [pc, #40]	@ (8001380 <HAL_InitTick+0x70>)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6013      	str	r3, [r2, #0]
 800135c:	e007      	b.n	800136e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	73fb      	strb	r3, [r7, #15]
 8001362:	e004      	b.n	800136e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	73fb      	strb	r3, [r7, #15]
 8001368:	e001      	b.n	800136e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800136e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000008 	.word	0x20000008
 800137c:	20000000 	.word	0x20000000
 8001380:	20000004 	.word	0x20000004

08001384 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001388:	4b05      	ldr	r3, [pc, #20]	@ (80013a0 <HAL_IncTick+0x1c>)
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	4b05      	ldr	r3, [pc, #20]	@ (80013a4 <HAL_IncTick+0x20>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4413      	add	r3, r2
 8001392:	4a03      	ldr	r2, [pc, #12]	@ (80013a0 <HAL_IncTick+0x1c>)
 8001394:	6013      	str	r3, [r2, #0]
}
 8001396:	bf00      	nop
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	20000718 	.word	0x20000718
 80013a4:	20000008 	.word	0x20000008

080013a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return uwTick;
 80013ac:	4b03      	ldr	r3, [pc, #12]	@ (80013bc <HAL_GetTick+0x14>)
 80013ae:	681b      	ldr	r3, [r3, #0]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	20000718 	.word	0x20000718

080013c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013c8:	f7ff ffee 	bl	80013a8 <HAL_GetTick>
 80013cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d8:	d004      	beq.n	80013e4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80013da:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <HAL_Delay+0x40>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	68fa      	ldr	r2, [r7, #12]
 80013e0:	4413      	add	r3, r2
 80013e2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013e4:	bf00      	nop
 80013e6:	f7ff ffdf 	bl	80013a8 <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d8f7      	bhi.n	80013e6 <HAL_Delay+0x26>
  {
  }
}
 80013f6:	bf00      	nop
 80013f8:	bf00      	nop
 80013fa:	3710      	adds	r7, #16
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20000008 	.word	0x20000008

08001404 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f003 0307 	and.w	r3, r3, #7
 8001412:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001414:	4b0c      	ldr	r3, [pc, #48]	@ (8001448 <__NVIC_SetPriorityGrouping+0x44>)
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800141a:	68ba      	ldr	r2, [r7, #8]
 800141c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001420:	4013      	ands	r3, r2
 8001422:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800142c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001430:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001434:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001436:	4a04      	ldr	r2, [pc, #16]	@ (8001448 <__NVIC_SetPriorityGrouping+0x44>)
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	60d3      	str	r3, [r2, #12]
}
 800143c:	bf00      	nop
 800143e:	3714      	adds	r7, #20
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	e000ed00 	.word	0xe000ed00

0800144c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001450:	4b04      	ldr	r3, [pc, #16]	@ (8001464 <__NVIC_GetPriorityGrouping+0x18>)
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	0a1b      	lsrs	r3, r3, #8
 8001456:	f003 0307 	and.w	r3, r3, #7
}
 800145a:	4618      	mov	r0, r3
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr
 8001464:	e000ed00 	.word	0xe000ed00

08001468 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001476:	2b00      	cmp	r3, #0
 8001478:	db0b      	blt.n	8001492 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	f003 021f 	and.w	r2, r3, #31
 8001480:	4907      	ldr	r1, [pc, #28]	@ (80014a0 <__NVIC_EnableIRQ+0x38>)
 8001482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001486:	095b      	lsrs	r3, r3, #5
 8001488:	2001      	movs	r0, #1
 800148a:	fa00 f202 	lsl.w	r2, r0, r2
 800148e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001492:	bf00      	nop
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	e000e100 	.word	0xe000e100

080014a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	6039      	str	r1, [r7, #0]
 80014ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	db0a      	blt.n	80014ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	b2da      	uxtb	r2, r3
 80014bc:	490c      	ldr	r1, [pc, #48]	@ (80014f0 <__NVIC_SetPriority+0x4c>)
 80014be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c2:	0112      	lsls	r2, r2, #4
 80014c4:	b2d2      	uxtb	r2, r2
 80014c6:	440b      	add	r3, r1
 80014c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014cc:	e00a      	b.n	80014e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	b2da      	uxtb	r2, r3
 80014d2:	4908      	ldr	r1, [pc, #32]	@ (80014f4 <__NVIC_SetPriority+0x50>)
 80014d4:	79fb      	ldrb	r3, [r7, #7]
 80014d6:	f003 030f 	and.w	r3, r3, #15
 80014da:	3b04      	subs	r3, #4
 80014dc:	0112      	lsls	r2, r2, #4
 80014de:	b2d2      	uxtb	r2, r2
 80014e0:	440b      	add	r3, r1
 80014e2:	761a      	strb	r2, [r3, #24]
}
 80014e4:	bf00      	nop
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr
 80014f0:	e000e100 	.word	0xe000e100
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b089      	sub	sp, #36	@ 0x24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f003 0307 	and.w	r3, r3, #7
 800150a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	f1c3 0307 	rsb	r3, r3, #7
 8001512:	2b04      	cmp	r3, #4
 8001514:	bf28      	it	cs
 8001516:	2304      	movcs	r3, #4
 8001518:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	3304      	adds	r3, #4
 800151e:	2b06      	cmp	r3, #6
 8001520:	d902      	bls.n	8001528 <NVIC_EncodePriority+0x30>
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	3b03      	subs	r3, #3
 8001526:	e000      	b.n	800152a <NVIC_EncodePriority+0x32>
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800152c:	f04f 32ff 	mov.w	r2, #4294967295
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	fa02 f303 	lsl.w	r3, r2, r3
 8001536:	43da      	mvns	r2, r3
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	401a      	ands	r2, r3
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001540:	f04f 31ff 	mov.w	r1, #4294967295
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	fa01 f303 	lsl.w	r3, r1, r3
 800154a:	43d9      	mvns	r1, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001550:	4313      	orrs	r3, r2
         );
}
 8001552:	4618      	mov	r0, r3
 8001554:	3724      	adds	r7, #36	@ 0x24
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
	...

08001560 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	3b01      	subs	r3, #1
 800156c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001570:	d301      	bcc.n	8001576 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001572:	2301      	movs	r3, #1
 8001574:	e00f      	b.n	8001596 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001576:	4a0a      	ldr	r2, [pc, #40]	@ (80015a0 <SysTick_Config+0x40>)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	3b01      	subs	r3, #1
 800157c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800157e:	210f      	movs	r1, #15
 8001580:	f04f 30ff 	mov.w	r0, #4294967295
 8001584:	f7ff ff8e 	bl	80014a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001588:	4b05      	ldr	r3, [pc, #20]	@ (80015a0 <SysTick_Config+0x40>)
 800158a:	2200      	movs	r2, #0
 800158c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800158e:	4b04      	ldr	r3, [pc, #16]	@ (80015a0 <SysTick_Config+0x40>)
 8001590:	2207      	movs	r2, #7
 8001592:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	e000e010 	.word	0xe000e010

080015a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f7ff ff29 	bl	8001404 <__NVIC_SetPriorityGrouping>
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b086      	sub	sp, #24
 80015be:	af00      	add	r7, sp, #0
 80015c0:	4603      	mov	r3, r0
 80015c2:	60b9      	str	r1, [r7, #8]
 80015c4:	607a      	str	r2, [r7, #4]
 80015c6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015c8:	f7ff ff40 	bl	800144c <__NVIC_GetPriorityGrouping>
 80015cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	68b9      	ldr	r1, [r7, #8]
 80015d2:	6978      	ldr	r0, [r7, #20]
 80015d4:	f7ff ff90 	bl	80014f8 <NVIC_EncodePriority>
 80015d8:	4602      	mov	r2, r0
 80015da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015de:	4611      	mov	r1, r2
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff ff5f 	bl	80014a4 <__NVIC_SetPriority>
}
 80015e6:	bf00      	nop
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b082      	sub	sp, #8
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	4603      	mov	r3, r0
 80015f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff ff33 	bl	8001468 <__NVIC_EnableIRQ>
}
 8001602:	bf00      	nop
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	b082      	sub	sp, #8
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7ff ffa4 	bl	8001560 <SysTick_Config>
 8001618:	4603      	mov	r3, r0
}
 800161a:	4618      	mov	r0, r3
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
	...

08001624 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d101      	bne.n	8001636 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e08d      	b.n	8001752 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	461a      	mov	r2, r3
 800163c:	4b47      	ldr	r3, [pc, #284]	@ (800175c <HAL_DMA_Init+0x138>)
 800163e:	429a      	cmp	r2, r3
 8001640:	d80f      	bhi.n	8001662 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	461a      	mov	r2, r3
 8001648:	4b45      	ldr	r3, [pc, #276]	@ (8001760 <HAL_DMA_Init+0x13c>)
 800164a:	4413      	add	r3, r2
 800164c:	4a45      	ldr	r2, [pc, #276]	@ (8001764 <HAL_DMA_Init+0x140>)
 800164e:	fba2 2303 	umull	r2, r3, r2, r3
 8001652:	091b      	lsrs	r3, r3, #4
 8001654:	009a      	lsls	r2, r3, #2
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a42      	ldr	r2, [pc, #264]	@ (8001768 <HAL_DMA_Init+0x144>)
 800165e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001660:	e00e      	b.n	8001680 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	461a      	mov	r2, r3
 8001668:	4b40      	ldr	r3, [pc, #256]	@ (800176c <HAL_DMA_Init+0x148>)
 800166a:	4413      	add	r3, r2
 800166c:	4a3d      	ldr	r2, [pc, #244]	@ (8001764 <HAL_DMA_Init+0x140>)
 800166e:	fba2 2303 	umull	r2, r3, r2, r3
 8001672:	091b      	lsrs	r3, r3, #4
 8001674:	009a      	lsls	r2, r3, #2
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4a3c      	ldr	r2, [pc, #240]	@ (8001770 <HAL_DMA_Init+0x14c>)
 800167e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2202      	movs	r2, #2
 8001684:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800169a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80016a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	691b      	ldr	r3, [r3, #16]
 80016aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6a1b      	ldr	r3, [r3, #32]
 80016c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80016c4:	68fa      	ldr	r2, [r7, #12]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f000 fa82 	bl	8001bdc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80016e0:	d102      	bne.n	80016e8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2200      	movs	r2, #0
 80016e6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016f0:	b2d2      	uxtb	r2, r2
 80016f2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80016fc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d010      	beq.n	8001728 <HAL_DMA_Init+0x104>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	2b04      	cmp	r3, #4
 800170c:	d80c      	bhi.n	8001728 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f000 faa2 	bl	8001c58 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001724:	605a      	str	r2, [r3, #4]
 8001726:	e008      	b.n	800173a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2200      	movs	r2, #0
 800172c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2200      	movs	r2, #0
 8001732:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2200      	movs	r2, #0
 8001738:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2200      	movs	r2, #0
 800173e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2201      	movs	r2, #1
 8001744:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2200      	movs	r2, #0
 800174c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3710      	adds	r7, #16
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	40020407 	.word	0x40020407
 8001760:	bffdfff8 	.word	0xbffdfff8
 8001764:	cccccccd 	.word	0xcccccccd
 8001768:	40020000 	.word	0x40020000
 800176c:	bffdfbf8 	.word	0xbffdfbf8
 8001770:	40020400 	.word	0x40020400

08001774 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
 8001780:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001782:	2300      	movs	r3, #0
 8001784:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800178c:	2b01      	cmp	r3, #1
 800178e:	d101      	bne.n	8001794 <HAL_DMA_Start_IT+0x20>
 8001790:	2302      	movs	r3, #2
 8001792:	e066      	b.n	8001862 <HAL_DMA_Start_IT+0xee>
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2201      	movs	r2, #1
 8001798:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d155      	bne.n	8001854 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2202      	movs	r2, #2
 80017ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2200      	movs	r2, #0
 80017b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f022 0201 	bic.w	r2, r2, #1
 80017c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	68b9      	ldr	r1, [r7, #8]
 80017cc:	68f8      	ldr	r0, [r7, #12]
 80017ce:	f000 f9c7 	bl	8001b60 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d008      	beq.n	80017ec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f042 020e 	orr.w	r2, r2, #14
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	e00f      	b.n	800180c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f022 0204 	bic.w	r2, r2, #4
 80017fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f042 020a 	orr.w	r2, r2, #10
 800180a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d007      	beq.n	800182a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001824:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001828:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800182e:	2b00      	cmp	r3, #0
 8001830:	d007      	beq.n	8001842 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800183c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001840:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f042 0201 	orr.w	r2, r2, #1
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	e005      	b.n	8001860 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	2200      	movs	r2, #0
 8001858:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800185c:	2302      	movs	r3, #2
 800185e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001860:	7dfb      	ldrb	r3, [r7, #23]
}
 8001862:	4618      	mov	r0, r3
 8001864:	3718      	adds	r7, #24
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800186a:	b480      	push	{r7}
 800186c:	b085      	sub	sp, #20
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001872:	2300      	movs	r3, #0
 8001874:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800187c:	b2db      	uxtb	r3, r3
 800187e:	2b02      	cmp	r3, #2
 8001880:	d005      	beq.n	800188e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2204      	movs	r2, #4
 8001886:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	73fb      	strb	r3, [r7, #15]
 800188c:	e037      	b.n	80018fe <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f022 020e 	bic.w	r2, r2, #14
 800189c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80018ac:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f022 0201 	bic.w	r2, r2, #1
 80018bc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c2:	f003 021f 	and.w	r2, r3, #31
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ca:	2101      	movs	r1, #1
 80018cc:	fa01 f202 	lsl.w	r2, r1, r2
 80018d0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80018da:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d00c      	beq.n	80018fe <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80018f2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80018fc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2201      	movs	r2, #1
 8001902:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2200      	movs	r2, #0
 800190a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800190e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001910:	4618      	mov	r0, r3
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001924:	2300      	movs	r3, #0
 8001926:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d00d      	beq.n	8001950 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2204      	movs	r2, #4
 8001938:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2201      	movs	r2, #1
 800193e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2200      	movs	r2, #0
 8001946:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	73fb      	strb	r3, [r7, #15]
 800194e:	e047      	b.n	80019e0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f022 020e 	bic.w	r2, r2, #14
 800195e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f022 0201 	bic.w	r2, r2, #1
 800196e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800197a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800197e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001984:	f003 021f 	and.w	r2, r3, #31
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198c:	2101      	movs	r1, #1
 800198e:	fa01 f202 	lsl.w	r2, r1, r2
 8001992:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800199c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d00c      	beq.n	80019c0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019b4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80019be:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2200      	movs	r2, #0
 80019cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d003      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	4798      	blx	r3
    }
  }
  return status;
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b084      	sub	sp, #16
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a06:	f003 031f 	and.w	r3, r3, #31
 8001a0a:	2204      	movs	r2, #4
 8001a0c:	409a      	lsls	r2, r3
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	4013      	ands	r3, r2
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d026      	beq.n	8001a64 <HAL_DMA_IRQHandler+0x7a>
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	f003 0304 	and.w	r3, r3, #4
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d021      	beq.n	8001a64 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0320 	and.w	r3, r3, #32
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d107      	bne.n	8001a3e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f022 0204 	bic.w	r2, r2, #4
 8001a3c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a42:	f003 021f 	and.w	r2, r3, #31
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4a:	2104      	movs	r1, #4
 8001a4c:	fa01 f202 	lsl.w	r2, r1, r2
 8001a50:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d071      	beq.n	8001b3e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001a62:	e06c      	b.n	8001b3e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a68:	f003 031f 	and.w	r3, r3, #31
 8001a6c:	2202      	movs	r2, #2
 8001a6e:	409a      	lsls	r2, r3
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	4013      	ands	r3, r2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d02e      	beq.n	8001ad6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d029      	beq.n	8001ad6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0320 	and.w	r3, r3, #32
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d10b      	bne.n	8001aa8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f022 020a 	bic.w	r2, r2, #10
 8001a9e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aac:	f003 021f 	and.w	r2, r3, #31
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab4:	2102      	movs	r1, #2
 8001ab6:	fa01 f202 	lsl.w	r2, r1, r2
 8001aba:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d038      	beq.n	8001b3e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001ad4:	e033      	b.n	8001b3e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ada:	f003 031f 	and.w	r3, r3, #31
 8001ade:	2208      	movs	r2, #8
 8001ae0:	409a      	lsls	r2, r3
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d02a      	beq.n	8001b40 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	f003 0308 	and.w	r3, r3, #8
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d025      	beq.n	8001b40 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f022 020e 	bic.w	r2, r2, #14
 8001b02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b08:	f003 021f 	and.w	r2, r3, #31
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b10:	2101      	movs	r1, #1
 8001b12:	fa01 f202 	lsl.w	r2, r1, r2
 8001b16:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d004      	beq.n	8001b40 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001b3e:	bf00      	nop
 8001b40:	bf00      	nop
}
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	60b9      	str	r1, [r7, #8]
 8001b6a:	607a      	str	r2, [r7, #4]
 8001b6c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001b76:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d004      	beq.n	8001b8a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b84:	68fa      	ldr	r2, [r7, #12]
 8001b86:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001b88:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b8e:	f003 021f 	and.w	r2, r3, #31
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b96:	2101      	movs	r1, #1
 8001b98:	fa01 f202 	lsl.w	r2, r1, r2
 8001b9c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	683a      	ldr	r2, [r7, #0]
 8001ba4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	2b10      	cmp	r3, #16
 8001bac:	d108      	bne.n	8001bc0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	68ba      	ldr	r2, [r7, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001bbe:	e007      	b.n	8001bd0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	68ba      	ldr	r2, [r7, #8]
 8001bc6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	60da      	str	r2, [r3, #12]
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b087      	sub	sp, #28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	461a      	mov	r2, r3
 8001bea:	4b16      	ldr	r3, [pc, #88]	@ (8001c44 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d802      	bhi.n	8001bf6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001bf0:	4b15      	ldr	r3, [pc, #84]	@ (8001c48 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001bf2:	617b      	str	r3, [r7, #20]
 8001bf4:	e001      	b.n	8001bfa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001bf6:	4b15      	ldr	r3, [pc, #84]	@ (8001c4c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001bf8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	3b08      	subs	r3, #8
 8001c06:	4a12      	ldr	r2, [pc, #72]	@ (8001c50 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001c08:	fba2 2303 	umull	r2, r3, r2, r3
 8001c0c:	091b      	lsrs	r3, r3, #4
 8001c0e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c14:	089b      	lsrs	r3, r3, #2
 8001c16:	009a      	lsls	r2, r3, #2
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a0b      	ldr	r2, [pc, #44]	@ (8001c54 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001c26:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f003 031f 	and.w	r3, r3, #31
 8001c2e:	2201      	movs	r2, #1
 8001c30:	409a      	lsls	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001c36:	bf00      	nop
 8001c38:	371c      	adds	r7, #28
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	40020407 	.word	0x40020407
 8001c48:	40020800 	.word	0x40020800
 8001c4c:	40020820 	.word	0x40020820
 8001c50:	cccccccd 	.word	0xcccccccd
 8001c54:	40020880 	.word	0x40020880

08001c58 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001c68:	68fa      	ldr	r2, [r7, #12]
 8001c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001c6c:	4413      	add	r3, r2
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	461a      	mov	r2, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a08      	ldr	r2, [pc, #32]	@ (8001c9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001c7a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	3b01      	subs	r3, #1
 8001c80:	f003 031f 	and.w	r3, r3, #31
 8001c84:	2201      	movs	r2, #1
 8001c86:	409a      	lsls	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001c8c:	bf00      	nop
 8001c8e:	3714      	adds	r7, #20
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr
 8001c98:	1000823f 	.word	0x1000823f
 8001c9c:	40020940 	.word	0x40020940

08001ca0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b087      	sub	sp, #28
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001cae:	e15a      	b.n	8001f66 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	2101      	movs	r1, #1
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	f000 814c 	beq.w	8001f60 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f003 0303 	and.w	r3, r3, #3
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d005      	beq.n	8001ce0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d130      	bne.n	8001d42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	2203      	movs	r2, #3
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	68da      	ldr	r2, [r3, #12]
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d16:	2201      	movs	r2, #1
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	43db      	mvns	r3, r3
 8001d20:	693a      	ldr	r2, [r7, #16]
 8001d22:	4013      	ands	r3, r2
 8001d24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	091b      	lsrs	r3, r3, #4
 8001d2c:	f003 0201 	and.w	r2, r3, #1
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	2b03      	cmp	r3, #3
 8001d4c:	d017      	beq.n	8001d7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	2203      	movs	r2, #3
 8001d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	4013      	ands	r3, r2
 8001d64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	689a      	ldr	r2, [r3, #8]
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f003 0303 	and.w	r3, r3, #3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d123      	bne.n	8001dd2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	08da      	lsrs	r2, r3, #3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	3208      	adds	r2, #8
 8001d92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	220f      	movs	r2, #15
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	43db      	mvns	r3, r3
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	4013      	ands	r3, r2
 8001dac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	691a      	ldr	r2, [r3, #16]
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	f003 0307 	and.w	r3, r3, #7
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	08da      	lsrs	r2, r3, #3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3208      	adds	r2, #8
 8001dcc:	6939      	ldr	r1, [r7, #16]
 8001dce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	2203      	movs	r2, #3
 8001dde:	fa02 f303 	lsl.w	r3, r2, r3
 8001de2:	43db      	mvns	r3, r3
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	4013      	ands	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f003 0203 	and.w	r2, r3, #3
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	f000 80a6 	beq.w	8001f60 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e14:	4b5b      	ldr	r3, [pc, #364]	@ (8001f84 <HAL_GPIO_Init+0x2e4>)
 8001e16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e18:	4a5a      	ldr	r2, [pc, #360]	@ (8001f84 <HAL_GPIO_Init+0x2e4>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e20:	4b58      	ldr	r3, [pc, #352]	@ (8001f84 <HAL_GPIO_Init+0x2e4>)
 8001e22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e24:	f003 0301 	and.w	r3, r3, #1
 8001e28:	60bb      	str	r3, [r7, #8]
 8001e2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e2c:	4a56      	ldr	r2, [pc, #344]	@ (8001f88 <HAL_GPIO_Init+0x2e8>)
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	089b      	lsrs	r3, r3, #2
 8001e32:	3302      	adds	r3, #2
 8001e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	f003 0303 	and.w	r3, r3, #3
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	220f      	movs	r2, #15
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e56:	d01f      	beq.n	8001e98 <HAL_GPIO_Init+0x1f8>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4a4c      	ldr	r2, [pc, #304]	@ (8001f8c <HAL_GPIO_Init+0x2ec>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d019      	beq.n	8001e94 <HAL_GPIO_Init+0x1f4>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a4b      	ldr	r2, [pc, #300]	@ (8001f90 <HAL_GPIO_Init+0x2f0>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d013      	beq.n	8001e90 <HAL_GPIO_Init+0x1f0>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a4a      	ldr	r2, [pc, #296]	@ (8001f94 <HAL_GPIO_Init+0x2f4>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d00d      	beq.n	8001e8c <HAL_GPIO_Init+0x1ec>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	4a49      	ldr	r2, [pc, #292]	@ (8001f98 <HAL_GPIO_Init+0x2f8>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d007      	beq.n	8001e88 <HAL_GPIO_Init+0x1e8>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4a48      	ldr	r2, [pc, #288]	@ (8001f9c <HAL_GPIO_Init+0x2fc>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d101      	bne.n	8001e84 <HAL_GPIO_Init+0x1e4>
 8001e80:	2305      	movs	r3, #5
 8001e82:	e00a      	b.n	8001e9a <HAL_GPIO_Init+0x1fa>
 8001e84:	2306      	movs	r3, #6
 8001e86:	e008      	b.n	8001e9a <HAL_GPIO_Init+0x1fa>
 8001e88:	2304      	movs	r3, #4
 8001e8a:	e006      	b.n	8001e9a <HAL_GPIO_Init+0x1fa>
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e004      	b.n	8001e9a <HAL_GPIO_Init+0x1fa>
 8001e90:	2302      	movs	r3, #2
 8001e92:	e002      	b.n	8001e9a <HAL_GPIO_Init+0x1fa>
 8001e94:	2301      	movs	r3, #1
 8001e96:	e000      	b.n	8001e9a <HAL_GPIO_Init+0x1fa>
 8001e98:	2300      	movs	r3, #0
 8001e9a:	697a      	ldr	r2, [r7, #20]
 8001e9c:	f002 0203 	and.w	r2, r2, #3
 8001ea0:	0092      	lsls	r2, r2, #2
 8001ea2:	4093      	lsls	r3, r2
 8001ea4:	693a      	ldr	r2, [r7, #16]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001eaa:	4937      	ldr	r1, [pc, #220]	@ (8001f88 <HAL_GPIO_Init+0x2e8>)
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	089b      	lsrs	r3, r3, #2
 8001eb0:	3302      	adds	r3, #2
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001eb8:	4b39      	ldr	r3, [pc, #228]	@ (8001fa0 <HAL_GPIO_Init+0x300>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	693a      	ldr	r2, [r7, #16]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d003      	beq.n	8001edc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001ed4:	693a      	ldr	r2, [r7, #16]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001edc:	4a30      	ldr	r2, [pc, #192]	@ (8001fa0 <HAL_GPIO_Init+0x300>)
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ee2:	4b2f      	ldr	r3, [pc, #188]	@ (8001fa0 <HAL_GPIO_Init+0x300>)
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	43db      	mvns	r3, r3
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d003      	beq.n	8001f06 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f06:	4a26      	ldr	r2, [pc, #152]	@ (8001fa0 <HAL_GPIO_Init+0x300>)
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001f0c:	4b24      	ldr	r3, [pc, #144]	@ (8001fa0 <HAL_GPIO_Init+0x300>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	43db      	mvns	r3, r3
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d003      	beq.n	8001f30 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f30:	4a1b      	ldr	r2, [pc, #108]	@ (8001fa0 <HAL_GPIO_Init+0x300>)
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001f36:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa0 <HAL_GPIO_Init+0x300>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	4013      	ands	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001f52:	693a      	ldr	r2, [r7, #16]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f5a:	4a11      	ldr	r2, [pc, #68]	@ (8001fa0 <HAL_GPIO_Init+0x300>)
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	3301      	adds	r3, #1
 8001f64:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f47f ae9d 	bne.w	8001cb0 <HAL_GPIO_Init+0x10>
  }
}
 8001f76:	bf00      	nop
 8001f78:	bf00      	nop
 8001f7a:	371c      	adds	r7, #28
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	40021000 	.word	0x40021000
 8001f88:	40010000 	.word	0x40010000
 8001f8c:	48000400 	.word	0x48000400
 8001f90:	48000800 	.word	0x48000800
 8001f94:	48000c00 	.word	0x48000c00
 8001f98:	48001000 	.word	0x48001000
 8001f9c:	48001400 	.word	0x48001400
 8001fa0:	40010400 	.word	0x40010400

08001fa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	460b      	mov	r3, r1
 8001fae:	807b      	strh	r3, [r7, #2]
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fb4:	787b      	ldrb	r3, [r7, #1]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d003      	beq.n	8001fc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fba:	887a      	ldrh	r2, [r7, #2]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fc0:	e002      	b.n	8001fc8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fc2:	887a      	ldrh	r2, [r7, #2]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e0c0      	b.n	8002168 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d106      	bne.n	8002000 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f008 f84e 	bl	800a09c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2203      	movs	r2, #3
 8002004:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4618      	mov	r0, r3
 800200e:	f004 fb78 	bl	8006702 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002012:	2300      	movs	r3, #0
 8002014:	73fb      	strb	r3, [r7, #15]
 8002016:	e03e      	b.n	8002096 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002018:	7bfa      	ldrb	r2, [r7, #15]
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	4613      	mov	r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	4413      	add	r3, r2
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	440b      	add	r3, r1
 8002026:	3311      	adds	r3, #17
 8002028:	2201      	movs	r2, #1
 800202a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800202c:	7bfa      	ldrb	r2, [r7, #15]
 800202e:	6879      	ldr	r1, [r7, #4]
 8002030:	4613      	mov	r3, r2
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	4413      	add	r3, r2
 8002036:	00db      	lsls	r3, r3, #3
 8002038:	440b      	add	r3, r1
 800203a:	3310      	adds	r3, #16
 800203c:	7bfa      	ldrb	r2, [r7, #15]
 800203e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002040:	7bfa      	ldrb	r2, [r7, #15]
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	4613      	mov	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4413      	add	r3, r2
 800204a:	00db      	lsls	r3, r3, #3
 800204c:	440b      	add	r3, r1
 800204e:	3313      	adds	r3, #19
 8002050:	2200      	movs	r2, #0
 8002052:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002054:	7bfa      	ldrb	r2, [r7, #15]
 8002056:	6879      	ldr	r1, [r7, #4]
 8002058:	4613      	mov	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	440b      	add	r3, r1
 8002062:	3320      	adds	r3, #32
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002068:	7bfa      	ldrb	r2, [r7, #15]
 800206a:	6879      	ldr	r1, [r7, #4]
 800206c:	4613      	mov	r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	4413      	add	r3, r2
 8002072:	00db      	lsls	r3, r3, #3
 8002074:	440b      	add	r3, r1
 8002076:	3324      	adds	r3, #36	@ 0x24
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	1c5a      	adds	r2, r3, #1
 8002082:	4613      	mov	r3, r2
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	4413      	add	r3, r2
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	440b      	add	r3, r1
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002090:	7bfb      	ldrb	r3, [r7, #15]
 8002092:	3301      	adds	r3, #1
 8002094:	73fb      	strb	r3, [r7, #15]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	791b      	ldrb	r3, [r3, #4]
 800209a:	7bfa      	ldrb	r2, [r7, #15]
 800209c:	429a      	cmp	r2, r3
 800209e:	d3bb      	bcc.n	8002018 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020a0:	2300      	movs	r3, #0
 80020a2:	73fb      	strb	r3, [r7, #15]
 80020a4:	e044      	b.n	8002130 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80020a6:	7bfa      	ldrb	r2, [r7, #15]
 80020a8:	6879      	ldr	r1, [r7, #4]
 80020aa:	4613      	mov	r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	4413      	add	r3, r2
 80020b0:	00db      	lsls	r3, r3, #3
 80020b2:	440b      	add	r3, r1
 80020b4:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80020b8:	2200      	movs	r2, #0
 80020ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80020bc:	7bfa      	ldrb	r2, [r7, #15]
 80020be:	6879      	ldr	r1, [r7, #4]
 80020c0:	4613      	mov	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	4413      	add	r3, r2
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	440b      	add	r3, r1
 80020ca:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80020ce:	7bfa      	ldrb	r2, [r7, #15]
 80020d0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80020d2:	7bfa      	ldrb	r2, [r7, #15]
 80020d4:	6879      	ldr	r1, [r7, #4]
 80020d6:	4613      	mov	r3, r2
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	4413      	add	r3, r2
 80020dc:	00db      	lsls	r3, r3, #3
 80020de:	440b      	add	r3, r1
 80020e0:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80020e4:	2200      	movs	r2, #0
 80020e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80020e8:	7bfa      	ldrb	r2, [r7, #15]
 80020ea:	6879      	ldr	r1, [r7, #4]
 80020ec:	4613      	mov	r3, r2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4413      	add	r3, r2
 80020f2:	00db      	lsls	r3, r3, #3
 80020f4:	440b      	add	r3, r1
 80020f6:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80020fe:	7bfa      	ldrb	r2, [r7, #15]
 8002100:	6879      	ldr	r1, [r7, #4]
 8002102:	4613      	mov	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	00db      	lsls	r3, r3, #3
 800210a:	440b      	add	r3, r1
 800210c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002114:	7bfa      	ldrb	r2, [r7, #15]
 8002116:	6879      	ldr	r1, [r7, #4]
 8002118:	4613      	mov	r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	4413      	add	r3, r2
 800211e:	00db      	lsls	r3, r3, #3
 8002120:	440b      	add	r3, r1
 8002122:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002126:	2200      	movs	r2, #0
 8002128:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800212a:	7bfb      	ldrb	r3, [r7, #15]
 800212c:	3301      	adds	r3, #1
 800212e:	73fb      	strb	r3, [r7, #15]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	791b      	ldrb	r3, [r3, #4]
 8002134:	7bfa      	ldrb	r2, [r7, #15]
 8002136:	429a      	cmp	r2, r3
 8002138:	d3b5      	bcc.n	80020a6 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6818      	ldr	r0, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	3304      	adds	r3, #4
 8002142:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002146:	f004 faf7 	bl	8006738 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	7a9b      	ldrb	r3, [r3, #10]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d102      	bne.n	8002166 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f001 fc0e 	bl	8003982 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	3710      	adds	r7, #16
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800217e:	2b01      	cmp	r3, #1
 8002180:	d101      	bne.n	8002186 <HAL_PCD_Start+0x16>
 8002182:	2302      	movs	r3, #2
 8002184:	e012      	b.n	80021ac <HAL_PCD_Start+0x3c>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2201      	movs	r2, #1
 800218a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f004 fa9e 	bl	80066d4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4618      	mov	r0, r3
 800219e:	f006 f87b 	bl	8008298 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f006 f880 	bl	80082c6 <USB_ReadInterrupts>
 80021c6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d003      	beq.n	80021da <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f000 fb06 	bl	80027e4 <PCD_EP_ISR_Handler>

    return;
 80021d8:	e110      	b.n	80023fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d013      	beq.n	800220c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021f6:	b292      	uxth	r2, r2
 80021f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f007 ffde 	bl	800a1be <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002202:	2100      	movs	r1, #0
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f000 f8fc 	bl	8002402 <HAL_PCD_SetAddress>

    return;
 800220a:	e0f7      	b.n	80023fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d00c      	beq.n	8002230 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800221e:	b29a      	uxth	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002228:	b292      	uxth	r2, r2
 800222a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800222e:	e0e5      	b.n	80023fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00c      	beq.n	8002254 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002242:	b29a      	uxth	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800224c:	b292      	uxth	r2, r2
 800224e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002252:	e0d3      	b.n	80023fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d034      	beq.n	80022c8 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002266:	b29a      	uxth	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f022 0204 	bic.w	r2, r2, #4
 8002270:	b292      	uxth	r2, r2
 8002272:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800227e:	b29a      	uxth	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f022 0208 	bic.w	r2, r2, #8
 8002288:	b292      	uxth	r2, r2
 800228a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002294:	2b01      	cmp	r3, #1
 8002296:	d107      	bne.n	80022a8 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80022a0:	2100      	movs	r1, #0
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f008 f97e 	bl	800a5a4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f007 ffc1 	bl	800a230 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80022c0:	b292      	uxth	r2, r2
 80022c2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80022c6:	e099      	b.n	80023fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d027      	beq.n	8002322 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80022da:	b29a      	uxth	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f042 0208 	orr.w	r2, r2, #8
 80022e4:	b292      	uxth	r2, r2
 80022e6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022fc:	b292      	uxth	r2, r2
 80022fe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800230a:	b29a      	uxth	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f042 0204 	orr.w	r2, r2, #4
 8002314:	b292      	uxth	r2, r2
 8002316:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f007 ff6e 	bl	800a1fc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002320:	e06c      	b.n	80023fc <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002328:	2b00      	cmp	r3, #0
 800232a:	d040      	beq.n	80023ae <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002334:	b29a      	uxth	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800233e:	b292      	uxth	r2, r2
 8002340:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800234a:	2b00      	cmp	r3, #0
 800234c:	d12b      	bne.n	80023a6 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002356:	b29a      	uxth	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f042 0204 	orr.w	r2, r2, #4
 8002360:	b292      	uxth	r2, r2
 8002362:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800236e:	b29a      	uxth	r2, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f042 0208 	orr.w	r2, r2, #8
 8002378:	b292      	uxth	r2, r2
 800237a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2201      	movs	r2, #1
 8002382:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800238e:	b29b      	uxth	r3, r3
 8002390:	089b      	lsrs	r3, r3, #2
 8002392:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800239c:	2101      	movs	r1, #1
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f008 f900 	bl	800a5a4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80023a4:	e02a      	b.n	80023fc <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f007 ff28 	bl	800a1fc <HAL_PCD_SuspendCallback>
    return;
 80023ac:	e026      	b.n	80023fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d00f      	beq.n	80023d8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80023ca:	b292      	uxth	r2, r2
 80023cc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f007 fee6 	bl	800a1a2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80023d6:	e011      	b.n	80023fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00c      	beq.n	80023fc <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80023ea:	b29a      	uxth	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023f4:	b292      	uxth	r2, r2
 80023f6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80023fa:	bf00      	nop
  }
}
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b082      	sub	sp, #8
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
 800240a:	460b      	mov	r3, r1
 800240c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002414:	2b01      	cmp	r3, #1
 8002416:	d101      	bne.n	800241c <HAL_PCD_SetAddress+0x1a>
 8002418:	2302      	movs	r3, #2
 800241a:	e012      	b.n	8002442 <HAL_PCD_SetAddress+0x40>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2201      	movs	r2, #1
 8002420:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	78fa      	ldrb	r2, [r7, #3]
 8002428:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	78fa      	ldrb	r2, [r7, #3]
 8002430:	4611      	mov	r1, r2
 8002432:	4618      	mov	r0, r3
 8002434:	f005 ff1c 	bl	8008270 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b084      	sub	sp, #16
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
 8002452:	4608      	mov	r0, r1
 8002454:	4611      	mov	r1, r2
 8002456:	461a      	mov	r2, r3
 8002458:	4603      	mov	r3, r0
 800245a:	70fb      	strb	r3, [r7, #3]
 800245c:	460b      	mov	r3, r1
 800245e:	803b      	strh	r3, [r7, #0]
 8002460:	4613      	mov	r3, r2
 8002462:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002464:	2300      	movs	r3, #0
 8002466:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002468:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800246c:	2b00      	cmp	r3, #0
 800246e:	da0e      	bge.n	800248e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002470:	78fb      	ldrb	r3, [r7, #3]
 8002472:	f003 0207 	and.w	r2, r3, #7
 8002476:	4613      	mov	r3, r2
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	4413      	add	r3, r2
 800247c:	00db      	lsls	r3, r3, #3
 800247e:	3310      	adds	r3, #16
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	4413      	add	r3, r2
 8002484:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2201      	movs	r2, #1
 800248a:	705a      	strb	r2, [r3, #1]
 800248c:	e00e      	b.n	80024ac <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800248e:	78fb      	ldrb	r3, [r7, #3]
 8002490:	f003 0207 	and.w	r2, r3, #7
 8002494:	4613      	mov	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	4413      	add	r3, r2
 800249a:	00db      	lsls	r3, r3, #3
 800249c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	4413      	add	r3, r2
 80024a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2200      	movs	r2, #0
 80024aa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80024ac:	78fb      	ldrb	r3, [r7, #3]
 80024ae:	f003 0307 	and.w	r3, r3, #7
 80024b2:	b2da      	uxtb	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80024b8:	883b      	ldrh	r3, [r7, #0]
 80024ba:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	78ba      	ldrb	r2, [r7, #2]
 80024c6:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80024c8:	78bb      	ldrb	r3, [r7, #2]
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d102      	bne.n	80024d4 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2200      	movs	r2, #0
 80024d2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d101      	bne.n	80024e2 <HAL_PCD_EP_Open+0x98>
 80024de:	2302      	movs	r3, #2
 80024e0:	e00e      	b.n	8002500 <HAL_PCD_EP_Open+0xb6>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2201      	movs	r2, #1
 80024e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68f9      	ldr	r1, [r7, #12]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f004 f93f 	bl	8006774 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80024fe:	7afb      	ldrb	r3, [r7, #11]
}
 8002500:	4618      	mov	r0, r3
 8002502:	3710      	adds	r7, #16
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	460b      	mov	r3, r1
 8002512:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002514:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002518:	2b00      	cmp	r3, #0
 800251a:	da0e      	bge.n	800253a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800251c:	78fb      	ldrb	r3, [r7, #3]
 800251e:	f003 0207 	and.w	r2, r3, #7
 8002522:	4613      	mov	r3, r2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4413      	add	r3, r2
 8002528:	00db      	lsls	r3, r3, #3
 800252a:	3310      	adds	r3, #16
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	4413      	add	r3, r2
 8002530:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2201      	movs	r2, #1
 8002536:	705a      	strb	r2, [r3, #1]
 8002538:	e00e      	b.n	8002558 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800253a:	78fb      	ldrb	r3, [r7, #3]
 800253c:	f003 0207 	and.w	r2, r3, #7
 8002540:	4613      	mov	r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	4413      	add	r3, r2
 8002546:	00db      	lsls	r3, r3, #3
 8002548:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	4413      	add	r3, r2
 8002550:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002558:	78fb      	ldrb	r3, [r7, #3]
 800255a:	f003 0307 	and.w	r3, r3, #7
 800255e:	b2da      	uxtb	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800256a:	2b01      	cmp	r3, #1
 800256c:	d101      	bne.n	8002572 <HAL_PCD_EP_Close+0x6a>
 800256e:	2302      	movs	r3, #2
 8002570:	e00e      	b.n	8002590 <HAL_PCD_EP_Close+0x88>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2201      	movs	r2, #1
 8002576:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	68f9      	ldr	r1, [r7, #12]
 8002580:	4618      	mov	r0, r3
 8002582:	f004 fddf 	bl	8007144 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	3710      	adds	r7, #16
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	607a      	str	r2, [r7, #4]
 80025a2:	603b      	str	r3, [r7, #0]
 80025a4:	460b      	mov	r3, r1
 80025a6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80025a8:	7afb      	ldrb	r3, [r7, #11]
 80025aa:	f003 0207 	and.w	r2, r3, #7
 80025ae:	4613      	mov	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	00db      	lsls	r3, r3, #3
 80025b6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80025ba:	68fa      	ldr	r2, [r7, #12]
 80025bc:	4413      	add	r3, r2
 80025be:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	683a      	ldr	r2, [r7, #0]
 80025ca:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	2200      	movs	r2, #0
 80025d0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	2200      	movs	r2, #0
 80025d6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80025d8:	7afb      	ldrb	r3, [r7, #11]
 80025da:	f003 0307 	and.w	r3, r3, #7
 80025de:	b2da      	uxtb	r2, r3
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6979      	ldr	r1, [r7, #20]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f004 ff97 	bl	800751e <USB_EPStartXfer>

  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80025fa:	b480      	push	{r7}
 80025fc:	b083      	sub	sp, #12
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
 8002602:	460b      	mov	r3, r1
 8002604:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002606:	78fb      	ldrb	r3, [r7, #3]
 8002608:	f003 0207 	and.w	r2, r3, #7
 800260c:	6879      	ldr	r1, [r7, #4]
 800260e:	4613      	mov	r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	4413      	add	r3, r2
 8002614:	00db      	lsls	r3, r3, #3
 8002616:	440b      	add	r3, r1
 8002618:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800261c:	681b      	ldr	r3, [r3, #0]
}
 800261e:	4618      	mov	r0, r3
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr

0800262a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b086      	sub	sp, #24
 800262e:	af00      	add	r7, sp, #0
 8002630:	60f8      	str	r0, [r7, #12]
 8002632:	607a      	str	r2, [r7, #4]
 8002634:	603b      	str	r3, [r7, #0]
 8002636:	460b      	mov	r3, r1
 8002638:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800263a:	7afb      	ldrb	r3, [r7, #11]
 800263c:	f003 0207 	and.w	r2, r3, #7
 8002640:	4613      	mov	r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4413      	add	r3, r2
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	3310      	adds	r3, #16
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	4413      	add	r3, r2
 800264e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	683a      	ldr	r2, [r7, #0]
 8002668:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	2200      	movs	r2, #0
 800266e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	2201      	movs	r2, #1
 8002674:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002676:	7afb      	ldrb	r3, [r7, #11]
 8002678:	f003 0307 	and.w	r3, r3, #7
 800267c:	b2da      	uxtb	r2, r3
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6979      	ldr	r1, [r7, #20]
 8002688:	4618      	mov	r0, r3
 800268a:	f004 ff48 	bl	800751e <USB_EPStartXfer>

  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	460b      	mov	r3, r1
 80026a2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80026a4:	78fb      	ldrb	r3, [r7, #3]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	7912      	ldrb	r2, [r2, #4]
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d901      	bls.n	80026b6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e03e      	b.n	8002734 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80026b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	da0e      	bge.n	80026dc <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026be:	78fb      	ldrb	r3, [r7, #3]
 80026c0:	f003 0207 	and.w	r2, r3, #7
 80026c4:	4613      	mov	r3, r2
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	4413      	add	r3, r2
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	3310      	adds	r3, #16
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	4413      	add	r3, r2
 80026d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2201      	movs	r2, #1
 80026d8:	705a      	strb	r2, [r3, #1]
 80026da:	e00c      	b.n	80026f6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80026dc:	78fa      	ldrb	r2, [r7, #3]
 80026de:	4613      	mov	r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	4413      	add	r3, r2
 80026e4:	00db      	lsls	r3, r3, #3
 80026e6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	4413      	add	r3, r2
 80026ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2200      	movs	r2, #0
 80026f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2201      	movs	r2, #1
 80026fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026fc:	78fb      	ldrb	r3, [r7, #3]
 80026fe:	f003 0307 	and.w	r3, r3, #7
 8002702:	b2da      	uxtb	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800270e:	2b01      	cmp	r3, #1
 8002710:	d101      	bne.n	8002716 <HAL_PCD_EP_SetStall+0x7e>
 8002712:	2302      	movs	r3, #2
 8002714:	e00e      	b.n	8002734 <HAL_PCD_EP_SetStall+0x9c>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2201      	movs	r2, #1
 800271a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68f9      	ldr	r1, [r7, #12]
 8002724:	4618      	mov	r0, r3
 8002726:	f005 fca9 	bl	800807c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002732:	2300      	movs	r3, #0
}
 8002734:	4618      	mov	r0, r3
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	460b      	mov	r3, r1
 8002746:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002748:	78fb      	ldrb	r3, [r7, #3]
 800274a:	f003 030f 	and.w	r3, r3, #15
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	7912      	ldrb	r2, [r2, #4]
 8002752:	4293      	cmp	r3, r2
 8002754:	d901      	bls.n	800275a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e040      	b.n	80027dc <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800275a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800275e:	2b00      	cmp	r3, #0
 8002760:	da0e      	bge.n	8002780 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002762:	78fb      	ldrb	r3, [r7, #3]
 8002764:	f003 0207 	and.w	r2, r3, #7
 8002768:	4613      	mov	r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	4413      	add	r3, r2
 800276e:	00db      	lsls	r3, r3, #3
 8002770:	3310      	adds	r3, #16
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	4413      	add	r3, r2
 8002776:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2201      	movs	r2, #1
 800277c:	705a      	strb	r2, [r3, #1]
 800277e:	e00e      	b.n	800279e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002780:	78fb      	ldrb	r3, [r7, #3]
 8002782:	f003 0207 	and.w	r2, r3, #7
 8002786:	4613      	mov	r3, r2
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	4413      	add	r3, r2
 800278c:	00db      	lsls	r3, r3, #3
 800278e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	4413      	add	r3, r2
 8002796:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2200      	movs	r2, #0
 800279c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2200      	movs	r2, #0
 80027a2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027a4:	78fb      	ldrb	r3, [r7, #3]
 80027a6:	f003 0307 	and.w	r3, r3, #7
 80027aa:	b2da      	uxtb	r2, r3
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <HAL_PCD_EP_ClrStall+0x82>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e00e      	b.n	80027dc <HAL_PCD_EP_ClrStall+0xa0>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	68f9      	ldr	r1, [r7, #12]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f005 fca6 	bl	800811e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3710      	adds	r7, #16
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b092      	sub	sp, #72	@ 0x48
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80027ec:	e333      	b.n	8002e56 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80027f6:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80027f8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	f003 030f 	and.w	r3, r3, #15
 8002800:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8002804:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002808:	2b00      	cmp	r3, #0
 800280a:	f040 8108 	bne.w	8002a1e <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800280e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002810:	f003 0310 	and.w	r3, r3, #16
 8002814:	2b00      	cmp	r3, #0
 8002816:	d14c      	bne.n	80028b2 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	881b      	ldrh	r3, [r3, #0]
 800281e:	b29b      	uxth	r3, r3
 8002820:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002824:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002828:	813b      	strh	r3, [r7, #8]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	893b      	ldrh	r3, [r7, #8]
 8002830:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002834:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002838:	b29b      	uxth	r3, r3
 800283a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	3310      	adds	r3, #16
 8002840:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800284a:	b29b      	uxth	r3, r3
 800284c:	461a      	mov	r2, r3
 800284e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	4413      	add	r3, r2
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	6812      	ldr	r2, [r2, #0]
 800285a:	4413      	add	r3, r2
 800285c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002860:	881b      	ldrh	r3, [r3, #0]
 8002862:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002866:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002868:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800286a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800286c:	695a      	ldr	r2, [r3, #20]
 800286e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	441a      	add	r2, r3
 8002874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002876:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002878:	2100      	movs	r1, #0
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f007 fc77 	bl	800a16e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	7b1b      	ldrb	r3, [r3, #12]
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b00      	cmp	r3, #0
 8002888:	f000 82e5 	beq.w	8002e56 <PCD_EP_ISR_Handler+0x672>
 800288c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	2b00      	cmp	r3, #0
 8002892:	f040 82e0 	bne.w	8002e56 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	7b1b      	ldrb	r3, [r3, #12]
 800289a:	b2db      	uxtb	r3, r3
 800289c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80028a0:	b2da      	uxtb	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	731a      	strb	r2, [r3, #12]
 80028b0:	e2d1      	b.n	8002e56 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80028b8:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80028c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80028c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d032      	beq.n	8002932 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	461a      	mov	r2, r3
 80028d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	00db      	lsls	r3, r3, #3
 80028de:	4413      	add	r3, r2
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	6812      	ldr	r2, [r2, #0]
 80028e4:	4413      	add	r3, r2
 80028e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80028ea:	881b      	ldrh	r3, [r3, #0]
 80028ec:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80028f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028f2:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6818      	ldr	r0, [r3, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80028fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002900:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002902:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002904:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002906:	b29b      	uxth	r3, r3
 8002908:	f005 fd30 	bl	800836c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	881b      	ldrh	r3, [r3, #0]
 8002912:	b29a      	uxth	r2, r3
 8002914:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002918:	4013      	ands	r3, r2
 800291a:	817b      	strh	r3, [r7, #10]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	897a      	ldrh	r2, [r7, #10]
 8002922:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002926:	b292      	uxth	r2, r2
 8002928:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f007 fbf2 	bl	800a114 <HAL_PCD_SetupStageCallback>
 8002930:	e291      	b.n	8002e56 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002932:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002936:	2b00      	cmp	r3, #0
 8002938:	f280 828d 	bge.w	8002e56 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	b29a      	uxth	r2, r3
 8002944:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002948:	4013      	ands	r3, r2
 800294a:	81fb      	strh	r3, [r7, #14]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	89fa      	ldrh	r2, [r7, #14]
 8002952:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002956:	b292      	uxth	r2, r2
 8002958:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002962:	b29b      	uxth	r3, r3
 8002964:	461a      	mov	r2, r3
 8002966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	00db      	lsls	r3, r3, #3
 800296c:	4413      	add	r3, r2
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	6812      	ldr	r2, [r2, #0]
 8002972:	4413      	add	r3, r2
 8002974:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002978:	881b      	ldrh	r3, [r3, #0]
 800297a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800297e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002980:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002984:	69db      	ldr	r3, [r3, #28]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d019      	beq.n	80029be <PCD_EP_ISR_Handler+0x1da>
 800298a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d015      	beq.n	80029be <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6818      	ldr	r0, [r3, #0]
 8002996:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002998:	6959      	ldr	r1, [r3, #20]
 800299a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800299c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800299e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029a0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	f005 fce2 	bl	800836c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80029a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029aa:	695a      	ldr	r2, [r3, #20]
 80029ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029ae:	69db      	ldr	r3, [r3, #28]
 80029b0:	441a      	add	r2, r3
 80029b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029b4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80029b6:	2100      	movs	r1, #0
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f007 fbbd 	bl	800a138 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	881b      	ldrh	r3, [r3, #0]
 80029c4:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80029c6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80029c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	f040 8242 	bne.w	8002e56 <PCD_EP_ISR_Handler+0x672>
 80029d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80029d4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80029d8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80029dc:	f000 823b 	beq.w	8002e56 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	b29b      	uxth	r3, r3
 80029e8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80029ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029f0:	81bb      	strh	r3, [r7, #12]
 80029f2:	89bb      	ldrh	r3, [r7, #12]
 80029f4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80029f8:	81bb      	strh	r3, [r7, #12]
 80029fa:	89bb      	ldrh	r3, [r7, #12]
 80029fc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002a00:	81bb      	strh	r3, [r7, #12]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	89bb      	ldrh	r3, [r7, #12]
 8002a08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	8013      	strh	r3, [r2, #0]
 8002a1c:	e21b      	b.n	8002e56 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4413      	add	r3, r2
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002a30:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f280 80f1 	bge.w	8002c1c <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	461a      	mov	r2, r3
 8002a40:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	881b      	ldrh	r3, [r3, #0]
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002a50:	4013      	ands	r3, r2
 8002a52:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	461a      	mov	r2, r3
 8002a5a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	4413      	add	r3, r2
 8002a62:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002a64:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a68:	b292      	uxth	r2, r2
 8002a6a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002a6c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8002a70:	4613      	mov	r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	4413      	add	r3, r2
 8002a76:	00db      	lsls	r3, r3, #3
 8002a78:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	4413      	add	r3, r2
 8002a80:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002a82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a84:	7b1b      	ldrb	r3, [r3, #12]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d123      	bne.n	8002ad2 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a92:	b29b      	uxth	r3, r3
 8002a94:	461a      	mov	r2, r3
 8002a96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	4413      	add	r3, r2
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	6812      	ldr	r2, [r2, #0]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002aa8:	881b      	ldrh	r3, [r3, #0]
 8002aaa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002aae:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8002ab2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	f000 808b 	beq.w	8002bd2 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6818      	ldr	r0, [r3, #0]
 8002ac0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ac2:	6959      	ldr	r1, [r3, #20]
 8002ac4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ac6:	88da      	ldrh	r2, [r3, #6]
 8002ac8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002acc:	f005 fc4e 	bl	800836c <USB_ReadPMA>
 8002ad0:	e07f      	b.n	8002bd2 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002ad2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ad4:	78db      	ldrb	r3, [r3, #3]
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d109      	bne.n	8002aee <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002ada:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002adc:	461a      	mov	r2, r3
 8002ade:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f000 f9c6 	bl	8002e72 <HAL_PCD_EP_DB_Receive>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8002aec:	e071      	b.n	8002bd2 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	461a      	mov	r2, r3
 8002af4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	4413      	add	r3, r2
 8002afc:	881b      	ldrh	r3, [r3, #0]
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b08:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	441a      	add	r2, r3
 8002b18:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002b1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b26:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	461a      	mov	r2, r3
 8002b34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	881b      	ldrh	r3, [r3, #0]
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d022      	beq.n	8002b8e <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	461a      	mov	r2, r3
 8002b54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	00db      	lsls	r3, r3, #3
 8002b5a:	4413      	add	r3, r2
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	6812      	ldr	r2, [r2, #0]
 8002b60:	4413      	add	r3, r2
 8002b62:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002b66:	881b      	ldrh	r3, [r3, #0]
 8002b68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b6c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8002b70:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d02c      	beq.n	8002bd2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6818      	ldr	r0, [r3, #0]
 8002b7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b7e:	6959      	ldr	r1, [r3, #20]
 8002b80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b82:	891a      	ldrh	r2, [r3, #8]
 8002b84:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002b88:	f005 fbf0 	bl	800836c <USB_ReadPMA>
 8002b8c:	e021      	b.n	8002bd2 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	461a      	mov	r2, r3
 8002b9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	4413      	add	r3, r2
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	6812      	ldr	r2, [r2, #0]
 8002ba6:	4413      	add	r3, r2
 8002ba8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002bac:	881b      	ldrh	r3, [r3, #0]
 8002bae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bb2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8002bb6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d009      	beq.n	8002bd2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6818      	ldr	r0, [r3, #0]
 8002bc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bc4:	6959      	ldr	r1, [r3, #20]
 8002bc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bc8:	895a      	ldrh	r2, [r3, #10]
 8002bca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002bce:	f005 fbcd 	bl	800836c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002bd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bd4:	69da      	ldr	r2, [r3, #28]
 8002bd6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002bda:	441a      	add	r2, r3
 8002bdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bde:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002be0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002be2:	695a      	ldr	r2, [r3, #20]
 8002be4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002be8:	441a      	add	r2, r3
 8002bea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bec:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002bee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bf0:	699b      	ldr	r3, [r3, #24]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d005      	beq.n	8002c02 <PCD_EP_ISR_Handler+0x41e>
 8002bf6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8002bfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d206      	bcs.n	8002c10 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002c02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	4619      	mov	r1, r3
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	f007 fa95 	bl	800a138 <HAL_PCD_DataOutStageCallback>
 8002c0e:	e005      	b.n	8002c1c <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002c16:	4618      	mov	r0, r3
 8002c18:	f004 fc81 	bl	800751e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002c1c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	f000 8117 	beq.w	8002e56 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8002c28:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4413      	add	r3, r2
 8002c32:	00db      	lsls	r3, r3, #3
 8002c34:	3310      	adds	r3, #16
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	4413      	add	r3, r2
 8002c3a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	461a      	mov	r2, r3
 8002c42:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	4413      	add	r3, r2
 8002c4a:	881b      	ldrh	r3, [r3, #0]
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002c52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c56:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	441a      	add	r2, r3
 8002c66:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002c68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002c74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c76:	78db      	ldrb	r3, [r3, #3]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	f040 80a1 	bne.w	8002dc0 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8002c7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c80:	2200      	movs	r2, #0
 8002c82:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002c84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c86:	7b1b      	ldrb	r3, [r3, #12]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f000 8092 	beq.w	8002db2 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002c8e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d046      	beq.n	8002d26 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002c98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c9a:	785b      	ldrb	r3, [r3, #1]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d126      	bne.n	8002cee <PCD_EP_ISR_Handler+0x50a>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	617b      	str	r3, [r7, #20]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	4413      	add	r3, r2
 8002cb6:	617b      	str	r3, [r7, #20]
 8002cb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	00da      	lsls	r2, r3, #3
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002cc6:	613b      	str	r3, [r7, #16]
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	881b      	ldrh	r3, [r3, #0]
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	801a      	strh	r2, [r3, #0]
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	881b      	ldrh	r3, [r3, #0]
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ce2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ce6:	b29a      	uxth	r2, r3
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	801a      	strh	r2, [r3, #0]
 8002cec:	e061      	b.n	8002db2 <PCD_EP_ISR_Handler+0x5ce>
 8002cee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cf0:	785b      	ldrb	r3, [r3, #1]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d15d      	bne.n	8002db2 <PCD_EP_ISR_Handler+0x5ce>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	61fb      	str	r3, [r7, #28]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	461a      	mov	r2, r3
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	61fb      	str	r3, [r7, #28]
 8002d0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	00da      	lsls	r2, r3, #3
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	4413      	add	r3, r2
 8002d18:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002d1c:	61bb      	str	r3, [r7, #24]
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	2200      	movs	r2, #0
 8002d22:	801a      	strh	r2, [r3, #0]
 8002d24:	e045      	b.n	8002db2 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d2e:	785b      	ldrb	r3, [r3, #1]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d126      	bne.n	8002d82 <PCD_EP_ISR_Handler+0x59e>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	461a      	mov	r2, r3
 8002d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d48:	4413      	add	r3, r2
 8002d4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	00da      	lsls	r2, r3, #3
 8002d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d54:	4413      	add	r3, r2
 8002d56:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002d5a:	623b      	str	r3, [r7, #32]
 8002d5c:	6a3b      	ldr	r3, [r7, #32]
 8002d5e:	881b      	ldrh	r3, [r3, #0]
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	6a3b      	ldr	r3, [r7, #32]
 8002d6a:	801a      	strh	r2, [r3, #0]
 8002d6c:	6a3b      	ldr	r3, [r7, #32]
 8002d6e:	881b      	ldrh	r3, [r3, #0]
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d7a:	b29a      	uxth	r2, r3
 8002d7c:	6a3b      	ldr	r3, [r7, #32]
 8002d7e:	801a      	strh	r2, [r3, #0]
 8002d80:	e017      	b.n	8002db2 <PCD_EP_ISR_Handler+0x5ce>
 8002d82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d84:	785b      	ldrb	r3, [r3, #1]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d113      	bne.n	8002db2 <PCD_EP_ISR_Handler+0x5ce>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	461a      	mov	r2, r3
 8002d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d98:	4413      	add	r3, r2
 8002d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	00da      	lsls	r2, r3, #3
 8002da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002da4:	4413      	add	r3, r2
 8002da6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002daa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dae:	2200      	movs	r2, #0
 8002db0:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002db2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	4619      	mov	r1, r3
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f007 f9d8 	bl	800a16e <HAL_PCD_DataInStageCallback>
 8002dbe:	e04a      	b.n	8002e56 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002dc0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002dc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d13f      	bne.n	8002e4a <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	4413      	add	r3, r2
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	6812      	ldr	r2, [r2, #0]
 8002de2:	4413      	add	r3, r2
 8002de4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002de8:	881b      	ldrh	r3, [r3, #0]
 8002dea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002dee:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8002df0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002df2:	699a      	ldr	r2, [r3, #24]
 8002df4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d906      	bls.n	8002e08 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8002dfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002dfc:	699a      	ldr	r2, [r3, #24]
 8002dfe:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002e00:	1ad2      	subs	r2, r2, r3
 8002e02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e04:	619a      	str	r2, [r3, #24]
 8002e06:	e002      	b.n	8002e0e <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8002e08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002e0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d106      	bne.n	8002e24 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002e16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f007 f9a6 	bl	800a16e <HAL_PCD_DataInStageCallback>
 8002e22:	e018      	b.n	8002e56 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002e24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e26:	695a      	ldr	r2, [r3, #20]
 8002e28:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002e2a:	441a      	add	r2, r3
 8002e2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e2e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002e30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e32:	69da      	ldr	r2, [r3, #28]
 8002e34:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002e36:	441a      	add	r2, r3
 8002e38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e3a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002e42:	4618      	mov	r0, r3
 8002e44:	f004 fb6b 	bl	800751e <USB_EPStartXfer>
 8002e48:	e005      	b.n	8002e56 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002e4a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f000 f917 	bl	8003084 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	b21b      	sxth	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	f6ff acc3 	blt.w	80027ee <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3748      	adds	r7, #72	@ 0x48
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}

08002e72 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002e72:	b580      	push	{r7, lr}
 8002e74:	b088      	sub	sp, #32
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	60f8      	str	r0, [r7, #12]
 8002e7a:	60b9      	str	r1, [r7, #8]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002e80:	88fb      	ldrh	r3, [r7, #6]
 8002e82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d07c      	beq.n	8002f84 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	461a      	mov	r2, r3
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	4413      	add	r3, r2
 8002e9e:	68fa      	ldr	r2, [r7, #12]
 8002ea0:	6812      	ldr	r2, [r2, #0]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002ea8:	881b      	ldrh	r3, [r3, #0]
 8002eaa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002eae:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	699a      	ldr	r2, [r3, #24]
 8002eb4:	8b7b      	ldrh	r3, [r7, #26]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d306      	bcc.n	8002ec8 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	699a      	ldr	r2, [r3, #24]
 8002ebe:	8b7b      	ldrh	r3, [r7, #26]
 8002ec0:	1ad2      	subs	r2, r2, r3
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	619a      	str	r2, [r3, #24]
 8002ec6:	e002      	b.n	8002ece <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d123      	bne.n	8002f1e <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	461a      	mov	r2, r3
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	881b      	ldrh	r3, [r3, #0]
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002eec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ef0:	833b      	strh	r3, [r7, #24]
 8002ef2:	8b3b      	ldrh	r3, [r7, #24]
 8002ef4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002ef8:	833b      	strh	r3, [r7, #24]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	461a      	mov	r2, r3
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	441a      	add	r2, r3
 8002f08:	8b3b      	ldrh	r3, [r7, #24]
 8002f0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002f0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002f1e:	88fb      	ldrh	r3, [r7, #6]
 8002f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d01f      	beq.n	8002f68 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4413      	add	r3, r2
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f42:	82fb      	strh	r3, [r7, #22]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	461a      	mov	r2, r3
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	441a      	add	r2, r3
 8002f52:	8afb      	ldrh	r3, [r7, #22]
 8002f54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002f58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f60:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002f68:	8b7b      	ldrh	r3, [r7, #26]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f000 8085 	beq.w	800307a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6818      	ldr	r0, [r3, #0]
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	6959      	ldr	r1, [r3, #20]
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	891a      	ldrh	r2, [r3, #8]
 8002f7c:	8b7b      	ldrh	r3, [r7, #26]
 8002f7e:	f005 f9f5 	bl	800836c <USB_ReadPMA>
 8002f82:	e07a      	b.n	800307a <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	461a      	mov	r2, r3
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	00db      	lsls	r3, r3, #3
 8002f96:	4413      	add	r3, r2
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	6812      	ldr	r2, [r2, #0]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002fa2:	881b      	ldrh	r3, [r3, #0]
 8002fa4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002fa8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	699a      	ldr	r2, [r3, #24]
 8002fae:	8b7b      	ldrh	r3, [r7, #26]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d306      	bcc.n	8002fc2 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	699a      	ldr	r2, [r3, #24]
 8002fb8:	8b7b      	ldrh	r3, [r7, #26]
 8002fba:	1ad2      	subs	r2, r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	619a      	str	r2, [r3, #24]
 8002fc0:	e002      	b.n	8002fc8 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	699b      	ldr	r3, [r3, #24]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d123      	bne.n	8003018 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	4413      	add	r3, r2
 8002fde:	881b      	ldrh	r3, [r3, #0]
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fea:	83fb      	strh	r3, [r7, #30]
 8002fec:	8bfb      	ldrh	r3, [r7, #30]
 8002fee:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002ff2:	83fb      	strh	r3, [r7, #30]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	441a      	add	r2, r3
 8003002:	8bfb      	ldrh	r3, [r7, #30]
 8003004:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003008:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800300c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003010:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003014:	b29b      	uxth	r3, r3
 8003016:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003018:	88fb      	ldrh	r3, [r7, #6]
 800301a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800301e:	2b00      	cmp	r3, #0
 8003020:	d11f      	bne.n	8003062 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	461a      	mov	r2, r3
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	4413      	add	r3, r2
 8003030:	881b      	ldrh	r3, [r3, #0]
 8003032:	b29b      	uxth	r3, r3
 8003034:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003038:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800303c:	83bb      	strh	r3, [r7, #28]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	461a      	mov	r2, r3
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	441a      	add	r2, r3
 800304c:	8bbb      	ldrh	r3, [r7, #28]
 800304e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003052:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003056:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800305a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800305e:	b29b      	uxth	r3, r3
 8003060:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003062:	8b7b      	ldrh	r3, [r7, #26]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d008      	beq.n	800307a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6818      	ldr	r0, [r3, #0]
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	6959      	ldr	r1, [r3, #20]
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	895a      	ldrh	r2, [r3, #10]
 8003074:	8b7b      	ldrh	r3, [r7, #26]
 8003076:	f005 f979 	bl	800836c <USB_ReadPMA>
    }
  }

  return count;
 800307a:	8b7b      	ldrh	r3, [r7, #26]
}
 800307c:	4618      	mov	r0, r3
 800307e:	3720      	adds	r7, #32
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b0a6      	sub	sp, #152	@ 0x98
 8003088:	af00      	add	r7, sp, #0
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	4613      	mov	r3, r2
 8003090:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003092:	88fb      	ldrh	r3, [r7, #6]
 8003094:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003098:	2b00      	cmp	r3, #0
 800309a:	f000 81f7 	beq.w	800348c <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	461a      	mov	r2, r3
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	00db      	lsls	r3, r3, #3
 80030b0:	4413      	add	r3, r2
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	6812      	ldr	r2, [r2, #0]
 80030b6:	4413      	add	r3, r2
 80030b8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80030bc:	881b      	ldrh	r3, [r3, #0]
 80030be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030c2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	699a      	ldr	r2, [r3, #24]
 80030ca:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d907      	bls.n	80030e2 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	699a      	ldr	r2, [r3, #24]
 80030d6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80030da:	1ad2      	subs	r2, r2, r3
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	619a      	str	r2, [r3, #24]
 80030e0:	e002      	b.n	80030e8 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	2200      	movs	r2, #0
 80030e6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f040 80e1 	bne.w	80032b4 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	785b      	ldrb	r3, [r3, #1]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d126      	bne.n	8003148 <HAL_PCD_EP_DB_Transmit+0xc4>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003108:	b29b      	uxth	r3, r3
 800310a:	461a      	mov	r2, r3
 800310c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800310e:	4413      	add	r3, r2
 8003110:	633b      	str	r3, [r7, #48]	@ 0x30
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	00da      	lsls	r2, r3, #3
 8003118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800311a:	4413      	add	r3, r2
 800311c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003120:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003124:	881b      	ldrh	r3, [r3, #0]
 8003126:	b29b      	uxth	r3, r3
 8003128:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800312c:	b29a      	uxth	r2, r3
 800312e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003130:	801a      	strh	r2, [r3, #0]
 8003132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003134:	881b      	ldrh	r3, [r3, #0]
 8003136:	b29b      	uxth	r3, r3
 8003138:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800313c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003140:	b29a      	uxth	r2, r3
 8003142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003144:	801a      	strh	r2, [r3, #0]
 8003146:	e01a      	b.n	800317e <HAL_PCD_EP_DB_Transmit+0xfa>
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	785b      	ldrb	r3, [r3, #1]
 800314c:	2b01      	cmp	r3, #1
 800314e:	d116      	bne.n	800317e <HAL_PCD_EP_DB_Transmit+0xfa>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800315e:	b29b      	uxth	r3, r3
 8003160:	461a      	mov	r2, r3
 8003162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003164:	4413      	add	r3, r2
 8003166:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	00da      	lsls	r2, r3, #3
 800316e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003170:	4413      	add	r3, r2
 8003172:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003176:	637b      	str	r3, [r7, #52]	@ 0x34
 8003178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800317a:	2200      	movs	r2, #0
 800317c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	785b      	ldrb	r3, [r3, #1]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d126      	bne.n	80031da <HAL_PCD_EP_DB_Transmit+0x156>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	623b      	str	r3, [r7, #32]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800319a:	b29b      	uxth	r3, r3
 800319c:	461a      	mov	r2, r3
 800319e:	6a3b      	ldr	r3, [r7, #32]
 80031a0:	4413      	add	r3, r2
 80031a2:	623b      	str	r3, [r7, #32]
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	00da      	lsls	r2, r3, #3
 80031aa:	6a3b      	ldr	r3, [r7, #32]
 80031ac:	4413      	add	r3, r2
 80031ae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80031b2:	61fb      	str	r3, [r7, #28]
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	881b      	ldrh	r3, [r3, #0]
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031be:	b29a      	uxth	r2, r3
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	801a      	strh	r2, [r3, #0]
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	881b      	ldrh	r3, [r3, #0]
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80031ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80031d2:	b29a      	uxth	r2, r3
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	801a      	strh	r2, [r3, #0]
 80031d8:	e017      	b.n	800320a <HAL_PCD_EP_DB_Transmit+0x186>
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	785b      	ldrb	r3, [r3, #1]
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d113      	bne.n	800320a <HAL_PCD_EP_DB_Transmit+0x186>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	461a      	mov	r2, r3
 80031ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031f0:	4413      	add	r3, r2
 80031f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	00da      	lsls	r2, r3, #3
 80031fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031fc:	4413      	add	r3, r2
 80031fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003202:	627b      	str	r3, [r7, #36]	@ 0x24
 8003204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003206:	2200      	movs	r2, #0
 8003208:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	78db      	ldrb	r3, [r3, #3]
 800320e:	2b02      	cmp	r3, #2
 8003210:	d123      	bne.n	800325a <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	461a      	mov	r2, r3
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	4413      	add	r3, r2
 8003220:	881b      	ldrh	r3, [r3, #0]
 8003222:	b29b      	uxth	r3, r3
 8003224:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003228:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800322c:	837b      	strh	r3, [r7, #26]
 800322e:	8b7b      	ldrh	r3, [r7, #26]
 8003230:	f083 0320 	eor.w	r3, r3, #32
 8003234:	837b      	strh	r3, [r7, #26]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	461a      	mov	r2, r3
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	441a      	add	r2, r3
 8003244:	8b7b      	ldrh	r3, [r7, #26]
 8003246:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800324a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800324e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003252:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003256:	b29b      	uxth	r3, r3
 8003258:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	4619      	mov	r1, r3
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f006 ff84 	bl	800a16e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003266:	88fb      	ldrh	r3, [r7, #6]
 8003268:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d01f      	beq.n	80032b0 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	461a      	mov	r2, r3
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	4413      	add	r3, r2
 800327e:	881b      	ldrh	r3, [r3, #0]
 8003280:	b29b      	uxth	r3, r3
 8003282:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003286:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800328a:	833b      	strh	r3, [r7, #24]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	461a      	mov	r2, r3
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	441a      	add	r2, r3
 800329a:	8b3b      	ldrh	r3, [r7, #24]
 800329c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80032a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80032a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80032a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80032b0:	2300      	movs	r3, #0
 80032b2:	e31f      	b.n	80038f4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80032b4:	88fb      	ldrh	r3, [r7, #6]
 80032b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d021      	beq.n	8003302 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	461a      	mov	r2, r3
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	4413      	add	r3, r2
 80032cc:	881b      	ldrh	r3, [r3, #0]
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032d8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	461a      	mov	r2, r3
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	441a      	add	r2, r3
 80032ea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80032ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80032f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80032f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80032fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032fe:	b29b      	uxth	r3, r3
 8003300:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003308:	2b01      	cmp	r3, #1
 800330a:	f040 82ca 	bne.w	80038a2 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	695a      	ldr	r2, [r3, #20]
 8003312:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003316:	441a      	add	r2, r3
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	69da      	ldr	r2, [r3, #28]
 8003320:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003324:	441a      	add	r2, r3
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	6a1a      	ldr	r2, [r3, #32]
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	691b      	ldr	r3, [r3, #16]
 8003332:	429a      	cmp	r2, r3
 8003334:	d309      	bcc.n	800334a <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	6a1a      	ldr	r2, [r3, #32]
 8003340:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003342:	1ad2      	subs	r2, r2, r3
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	621a      	str	r2, [r3, #32]
 8003348:	e015      	b.n	8003376 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d107      	bne.n	8003362 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8003352:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003356:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2200      	movs	r2, #0
 800335c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003360:	e009      	b.n	8003376 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	6a1b      	ldr	r3, [r3, #32]
 800336e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	2200      	movs	r2, #0
 8003374:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	785b      	ldrb	r3, [r3, #1]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d15f      	bne.n	800343e <HAL_PCD_EP_DB_Transmit+0x3ba>
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	643b      	str	r3, [r7, #64]	@ 0x40
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800338c:	b29b      	uxth	r3, r3
 800338e:	461a      	mov	r2, r3
 8003390:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003392:	4413      	add	r3, r2
 8003394:	643b      	str	r3, [r7, #64]	@ 0x40
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	00da      	lsls	r2, r3, #3
 800339c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800339e:	4413      	add	r3, r2
 80033a0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80033a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033a8:	881b      	ldrh	r3, [r3, #0]
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033b0:	b29a      	uxth	r2, r3
 80033b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033b4:	801a      	strh	r2, [r3, #0]
 80033b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10a      	bne.n	80033d2 <HAL_PCD_EP_DB_Transmit+0x34e>
 80033bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033be:	881b      	ldrh	r3, [r3, #0]
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80033c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033ce:	801a      	strh	r2, [r3, #0]
 80033d0:	e051      	b.n	8003476 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80033d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033d4:	2b3e      	cmp	r3, #62	@ 0x3e
 80033d6:	d816      	bhi.n	8003406 <HAL_PCD_EP_DB_Transmit+0x382>
 80033d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033da:	085b      	lsrs	r3, r3, #1
 80033dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80033de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033e0:	f003 0301 	and.w	r3, r3, #1
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d002      	beq.n	80033ee <HAL_PCD_EP_DB_Transmit+0x36a>
 80033e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033ea:	3301      	adds	r3, #1
 80033ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80033ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033f0:	881b      	ldrh	r3, [r3, #0]
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	029b      	lsls	r3, r3, #10
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	4313      	orrs	r3, r2
 80033fe:	b29a      	uxth	r2, r3
 8003400:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003402:	801a      	strh	r2, [r3, #0]
 8003404:	e037      	b.n	8003476 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003406:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003408:	095b      	lsrs	r3, r3, #5
 800340a:	653b      	str	r3, [r7, #80]	@ 0x50
 800340c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800340e:	f003 031f 	and.w	r3, r3, #31
 8003412:	2b00      	cmp	r3, #0
 8003414:	d102      	bne.n	800341c <HAL_PCD_EP_DB_Transmit+0x398>
 8003416:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003418:	3b01      	subs	r3, #1
 800341a:	653b      	str	r3, [r7, #80]	@ 0x50
 800341c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800341e:	881b      	ldrh	r3, [r3, #0]
 8003420:	b29a      	uxth	r2, r3
 8003422:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003424:	b29b      	uxth	r3, r3
 8003426:	029b      	lsls	r3, r3, #10
 8003428:	b29b      	uxth	r3, r3
 800342a:	4313      	orrs	r3, r2
 800342c:	b29b      	uxth	r3, r3
 800342e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003432:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003436:	b29a      	uxth	r2, r3
 8003438:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800343a:	801a      	strh	r2, [r3, #0]
 800343c:	e01b      	b.n	8003476 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	785b      	ldrb	r3, [r3, #1]
 8003442:	2b01      	cmp	r3, #1
 8003444:	d117      	bne.n	8003476 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003454:	b29b      	uxth	r3, r3
 8003456:	461a      	mov	r2, r3
 8003458:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800345a:	4413      	add	r3, r2
 800345c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	00da      	lsls	r2, r3, #3
 8003464:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003466:	4413      	add	r3, r2
 8003468:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800346c:	647b      	str	r3, [r7, #68]	@ 0x44
 800346e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003470:	b29a      	uxth	r2, r3
 8003472:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003474:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6818      	ldr	r0, [r3, #0]
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	6959      	ldr	r1, [r3, #20]
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	891a      	ldrh	r2, [r3, #8]
 8003482:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003484:	b29b      	uxth	r3, r3
 8003486:	f004 ff2e 	bl	80082e6 <USB_WritePMA>
 800348a:	e20a      	b.n	80038a2 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003494:	b29b      	uxth	r3, r3
 8003496:	461a      	mov	r2, r3
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	00db      	lsls	r3, r3, #3
 800349e:	4413      	add	r3, r2
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	6812      	ldr	r2, [r2, #0]
 80034a4:	4413      	add	r3, r2
 80034a6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80034aa:	881b      	ldrh	r3, [r3, #0]
 80034ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034b0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	699a      	ldr	r2, [r3, #24]
 80034b8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80034bc:	429a      	cmp	r2, r3
 80034be:	d307      	bcc.n	80034d0 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	699a      	ldr	r2, [r3, #24]
 80034c4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80034c8:	1ad2      	subs	r2, r2, r3
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	619a      	str	r2, [r3, #24]
 80034ce:	e002      	b.n	80034d6 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	2200      	movs	r2, #0
 80034d4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f040 80f6 	bne.w	80036cc <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	785b      	ldrb	r3, [r3, #1]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d126      	bne.n	8003536 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	677b      	str	r3, [r7, #116]	@ 0x74
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	461a      	mov	r2, r3
 80034fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034fc:	4413      	add	r3, r2
 80034fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	00da      	lsls	r2, r3, #3
 8003506:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003508:	4413      	add	r3, r2
 800350a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800350e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003510:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003512:	881b      	ldrh	r3, [r3, #0]
 8003514:	b29b      	uxth	r3, r3
 8003516:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800351a:	b29a      	uxth	r2, r3
 800351c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800351e:	801a      	strh	r2, [r3, #0]
 8003520:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003522:	881b      	ldrh	r3, [r3, #0]
 8003524:	b29b      	uxth	r3, r3
 8003526:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800352a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800352e:	b29a      	uxth	r2, r3
 8003530:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003532:	801a      	strh	r2, [r3, #0]
 8003534:	e01a      	b.n	800356c <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	785b      	ldrb	r3, [r3, #1]
 800353a:	2b01      	cmp	r3, #1
 800353c:	d116      	bne.n	800356c <HAL_PCD_EP_DB_Transmit+0x4e8>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800354c:	b29b      	uxth	r3, r3
 800354e:	461a      	mov	r2, r3
 8003550:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003552:	4413      	add	r3, r2
 8003554:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	00da      	lsls	r2, r3, #3
 800355c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800355e:	4413      	add	r3, r2
 8003560:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003564:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003566:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003568:	2200      	movs	r2, #0
 800356a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	785b      	ldrb	r3, [r3, #1]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d12f      	bne.n	80035dc <HAL_PCD_EP_DB_Transmit+0x558>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800358c:	b29b      	uxth	r3, r3
 800358e:	461a      	mov	r2, r3
 8003590:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003594:	4413      	add	r3, r2
 8003596:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	00da      	lsls	r2, r3, #3
 80035a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035a4:	4413      	add	r3, r2
 80035a6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80035aa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80035ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80035b2:	881b      	ldrh	r3, [r3, #0]
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035ba:	b29a      	uxth	r2, r3
 80035bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80035c0:	801a      	strh	r2, [r3, #0]
 80035c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80035c6:	881b      	ldrh	r3, [r3, #0]
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80035d8:	801a      	strh	r2, [r3, #0]
 80035da:	e01c      	b.n	8003616 <HAL_PCD_EP_DB_Transmit+0x592>
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	785b      	ldrb	r3, [r3, #1]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d118      	bne.n	8003616 <HAL_PCD_EP_DB_Transmit+0x592>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	461a      	mov	r2, r3
 80035f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80035f4:	4413      	add	r3, r2
 80035f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	00da      	lsls	r2, r3, #3
 8003600:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003604:	4413      	add	r3, r2
 8003606:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800360a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800360e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003612:	2200      	movs	r2, #0
 8003614:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	78db      	ldrb	r3, [r3, #3]
 800361a:	2b02      	cmp	r3, #2
 800361c:	d127      	bne.n	800366e <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	461a      	mov	r2, r3
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4413      	add	r3, r2
 800362c:	881b      	ldrh	r3, [r3, #0]
 800362e:	b29b      	uxth	r3, r3
 8003630:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003634:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003638:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800363c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003640:	f083 0320 	eor.w	r3, r3, #32
 8003644:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	461a      	mov	r2, r3
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	441a      	add	r2, r3
 8003656:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800365a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800365e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003662:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003666:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800366a:	b29b      	uxth	r3, r3
 800366c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	4619      	mov	r1, r3
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f006 fd7a 	bl	800a16e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800367a:	88fb      	ldrh	r3, [r7, #6]
 800367c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d121      	bne.n	80036c8 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	461a      	mov	r2, r3
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	4413      	add	r3, r2
 8003692:	881b      	ldrh	r3, [r3, #0]
 8003694:	b29b      	uxth	r3, r3
 8003696:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800369a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800369e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	461a      	mov	r2, r3
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	441a      	add	r2, r3
 80036b0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80036b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80036b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80036bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80036c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80036c8:	2300      	movs	r3, #0
 80036ca:	e113      	b.n	80038f4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80036cc:	88fb      	ldrh	r3, [r7, #6]
 80036ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d121      	bne.n	800371a <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	461a      	mov	r2, r3
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	4413      	add	r3, r2
 80036e4:	881b      	ldrh	r3, [r3, #0]
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80036ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036f0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	461a      	mov	r2, r3
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	441a      	add	r2, r3
 8003702:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8003706:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800370a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800370e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003712:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003716:	b29b      	uxth	r3, r3
 8003718:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003720:	2b01      	cmp	r3, #1
 8003722:	f040 80be 	bne.w	80038a2 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	695a      	ldr	r2, [r3, #20]
 800372a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800372e:	441a      	add	r2, r3
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	69da      	ldr	r2, [r3, #28]
 8003738:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800373c:	441a      	add	r2, r3
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	6a1a      	ldr	r2, [r3, #32]
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	429a      	cmp	r2, r3
 800374c:	d309      	bcc.n	8003762 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	6a1a      	ldr	r2, [r3, #32]
 8003758:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800375a:	1ad2      	subs	r2, r2, r3
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	621a      	str	r2, [r3, #32]
 8003760:	e015      	b.n	800378e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	6a1b      	ldr	r3, [r3, #32]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d107      	bne.n	800377a <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800376a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800376e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003778:	e009      	b.n	800378e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	6a1b      	ldr	r3, [r3, #32]
 800377e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	2200      	movs	r2, #0
 8003784:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	785b      	ldrb	r3, [r3, #1]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d15f      	bne.n	800385c <HAL_PCD_EP_DB_Transmit+0x7d8>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	461a      	mov	r2, r3
 80037ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80037b0:	4413      	add	r3, r2
 80037b2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	00da      	lsls	r2, r3, #3
 80037ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80037bc:	4413      	add	r3, r2
 80037be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80037c2:	667b      	str	r3, [r7, #100]	@ 0x64
 80037c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037c6:	881b      	ldrh	r3, [r3, #0]
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037d2:	801a      	strh	r2, [r3, #0]
 80037d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d10a      	bne.n	80037f0 <HAL_PCD_EP_DB_Transmit+0x76c>
 80037da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037dc:	881b      	ldrh	r3, [r3, #0]
 80037de:	b29b      	uxth	r3, r3
 80037e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80037e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80037e8:	b29a      	uxth	r2, r3
 80037ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037ec:	801a      	strh	r2, [r3, #0]
 80037ee:	e04e      	b.n	800388e <HAL_PCD_EP_DB_Transmit+0x80a>
 80037f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80037f2:	2b3e      	cmp	r3, #62	@ 0x3e
 80037f4:	d816      	bhi.n	8003824 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80037f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80037f8:	085b      	lsrs	r3, r3, #1
 80037fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80037fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b00      	cmp	r3, #0
 8003804:	d002      	beq.n	800380c <HAL_PCD_EP_DB_Transmit+0x788>
 8003806:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003808:	3301      	adds	r3, #1
 800380a:	663b      	str	r3, [r7, #96]	@ 0x60
 800380c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800380e:	881b      	ldrh	r3, [r3, #0]
 8003810:	b29a      	uxth	r2, r3
 8003812:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003814:	b29b      	uxth	r3, r3
 8003816:	029b      	lsls	r3, r3, #10
 8003818:	b29b      	uxth	r3, r3
 800381a:	4313      	orrs	r3, r2
 800381c:	b29a      	uxth	r2, r3
 800381e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003820:	801a      	strh	r2, [r3, #0]
 8003822:	e034      	b.n	800388e <HAL_PCD_EP_DB_Transmit+0x80a>
 8003824:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003826:	095b      	lsrs	r3, r3, #5
 8003828:	663b      	str	r3, [r7, #96]	@ 0x60
 800382a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800382c:	f003 031f 	and.w	r3, r3, #31
 8003830:	2b00      	cmp	r3, #0
 8003832:	d102      	bne.n	800383a <HAL_PCD_EP_DB_Transmit+0x7b6>
 8003834:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003836:	3b01      	subs	r3, #1
 8003838:	663b      	str	r3, [r7, #96]	@ 0x60
 800383a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800383c:	881b      	ldrh	r3, [r3, #0]
 800383e:	b29a      	uxth	r2, r3
 8003840:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003842:	b29b      	uxth	r3, r3
 8003844:	029b      	lsls	r3, r3, #10
 8003846:	b29b      	uxth	r3, r3
 8003848:	4313      	orrs	r3, r2
 800384a:	b29b      	uxth	r3, r3
 800384c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003850:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003854:	b29a      	uxth	r2, r3
 8003856:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003858:	801a      	strh	r2, [r3, #0]
 800385a:	e018      	b.n	800388e <HAL_PCD_EP_DB_Transmit+0x80a>
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	785b      	ldrb	r3, [r3, #1]
 8003860:	2b01      	cmp	r3, #1
 8003862:	d114      	bne.n	800388e <HAL_PCD_EP_DB_Transmit+0x80a>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800386c:	b29b      	uxth	r3, r3
 800386e:	461a      	mov	r2, r3
 8003870:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003872:	4413      	add	r3, r2
 8003874:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	00da      	lsls	r2, r3, #3
 800387c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800387e:	4413      	add	r3, r2
 8003880:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003884:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003886:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003888:	b29a      	uxth	r2, r3
 800388a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800388c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6818      	ldr	r0, [r3, #0]
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	6959      	ldr	r1, [r3, #20]
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	895a      	ldrh	r2, [r3, #10]
 800389a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800389c:	b29b      	uxth	r3, r3
 800389e:	f004 fd22 	bl	80082e6 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	461a      	mov	r2, r3
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	4413      	add	r3, r2
 80038b0:	881b      	ldrh	r3, [r3, #0]
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80038b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80038bc:	82fb      	strh	r3, [r7, #22]
 80038be:	8afb      	ldrh	r3, [r7, #22]
 80038c0:	f083 0310 	eor.w	r3, r3, #16
 80038c4:	82fb      	strh	r3, [r7, #22]
 80038c6:	8afb      	ldrh	r3, [r7, #22]
 80038c8:	f083 0320 	eor.w	r3, r3, #32
 80038cc:	82fb      	strh	r3, [r7, #22]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	461a      	mov	r2, r3
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	441a      	add	r2, r3
 80038dc:	8afb      	ldrh	r3, [r7, #22]
 80038de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80038e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80038e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80038f2:	2300      	movs	r3, #0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3798      	adds	r7, #152	@ 0x98
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}

080038fc <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b087      	sub	sp, #28
 8003900:	af00      	add	r7, sp, #0
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	607b      	str	r3, [r7, #4]
 8003906:	460b      	mov	r3, r1
 8003908:	817b      	strh	r3, [r7, #10]
 800390a:	4613      	mov	r3, r2
 800390c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800390e:	897b      	ldrh	r3, [r7, #10]
 8003910:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003914:	b29b      	uxth	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d00b      	beq.n	8003932 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800391a:	897b      	ldrh	r3, [r7, #10]
 800391c:	f003 0207 	and.w	r2, r3, #7
 8003920:	4613      	mov	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	3310      	adds	r3, #16
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	4413      	add	r3, r2
 800392e:	617b      	str	r3, [r7, #20]
 8003930:	e009      	b.n	8003946 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003932:	897a      	ldrh	r2, [r7, #10]
 8003934:	4613      	mov	r3, r2
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	4413      	add	r3, r2
 800393a:	00db      	lsls	r3, r3, #3
 800393c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003940:	68fa      	ldr	r2, [r7, #12]
 8003942:	4413      	add	r3, r2
 8003944:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003946:	893b      	ldrh	r3, [r7, #8]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d107      	bne.n	800395c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	2200      	movs	r2, #0
 8003950:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	b29a      	uxth	r2, r3
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	80da      	strh	r2, [r3, #6]
 800395a:	e00b      	b.n	8003974 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	2201      	movs	r2, #1
 8003960:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	b29a      	uxth	r2, r3
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	0c1b      	lsrs	r3, r3, #16
 800396e:	b29a      	uxth	r2, r3
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	371c      	adds	r7, #28
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003982:	b480      	push	{r7}
 8003984:	b085      	sub	sp, #20
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	f043 0301 	orr.w	r3, r3, #1
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	f043 0302 	orr.w	r3, r3, #2
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3714      	adds	r7, #20
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
	...

080039d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d141      	bne.n	8003a6a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80039e6:	4b4b      	ldr	r3, [pc, #300]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80039ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039f2:	d131      	bne.n	8003a58 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80039f4:	4b47      	ldr	r3, [pc, #284]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039fa:	4a46      	ldr	r2, [pc, #280]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a00:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a04:	4b43      	ldr	r3, [pc, #268]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a0c:	4a41      	ldr	r2, [pc, #260]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a12:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a14:	4b40      	ldr	r3, [pc, #256]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2232      	movs	r2, #50	@ 0x32
 8003a1a:	fb02 f303 	mul.w	r3, r2, r3
 8003a1e:	4a3f      	ldr	r2, [pc, #252]	@ (8003b1c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a20:	fba2 2303 	umull	r2, r3, r2, r3
 8003a24:	0c9b      	lsrs	r3, r3, #18
 8003a26:	3301      	adds	r3, #1
 8003a28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a2a:	e002      	b.n	8003a32 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	3b01      	subs	r3, #1
 8003a30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a32:	4b38      	ldr	r3, [pc, #224]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a3e:	d102      	bne.n	8003a46 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1f2      	bne.n	8003a2c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a46:	4b33      	ldr	r3, [pc, #204]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a52:	d158      	bne.n	8003b06 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e057      	b.n	8003b08 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a58:	4b2e      	ldr	r3, [pc, #184]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a5e:	4a2d      	ldr	r2, [pc, #180]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a64:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003a68:	e04d      	b.n	8003b06 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a70:	d141      	bne.n	8003af6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a72:	4b28      	ldr	r3, [pc, #160]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003a7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a7e:	d131      	bne.n	8003ae4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a80:	4b24      	ldr	r3, [pc, #144]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a86:	4a23      	ldr	r2, [pc, #140]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a8c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a90:	4b20      	ldr	r3, [pc, #128]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a98:	4a1e      	ldr	r2, [pc, #120]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a9e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2232      	movs	r2, #50	@ 0x32
 8003aa6:	fb02 f303 	mul.w	r3, r2, r3
 8003aaa:	4a1c      	ldr	r2, [pc, #112]	@ (8003b1c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003aac:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab0:	0c9b      	lsrs	r3, r3, #18
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ab6:	e002      	b.n	8003abe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	3b01      	subs	r3, #1
 8003abc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003abe:	4b15      	ldr	r3, [pc, #84]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ac6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003aca:	d102      	bne.n	8003ad2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1f2      	bne.n	8003ab8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ad2:	4b10      	ldr	r3, [pc, #64]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ada:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ade:	d112      	bne.n	8003b06 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e011      	b.n	8003b08 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003aea:	4a0a      	ldr	r2, [pc, #40]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003af0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003af4:	e007      	b.n	8003b06 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003af6:	4b07      	ldr	r3, [pc, #28]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003afe:	4a05      	ldr	r2, [pc, #20]	@ (8003b14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b00:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003b04:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3714      	adds	r7, #20
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr
 8003b14:	40007000 	.word	0x40007000
 8003b18:	20000000 	.word	0x20000000
 8003b1c:	431bde83 	.word	0x431bde83

08003b20 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003b24:	4b05      	ldr	r3, [pc, #20]	@ (8003b3c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	4a04      	ldr	r2, [pc, #16]	@ (8003b3c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003b2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b2e:	6093      	str	r3, [r2, #8]
}
 8003b30:	bf00      	nop
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	40007000 	.word	0x40007000

08003b40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b088      	sub	sp, #32
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e2fe      	b.n	8004150 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d075      	beq.n	8003c4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b5e:	4b97      	ldr	r3, [pc, #604]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	f003 030c 	and.w	r3, r3, #12
 8003b66:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b68:	4b94      	ldr	r3, [pc, #592]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	f003 0303 	and.w	r3, r3, #3
 8003b70:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	2b0c      	cmp	r3, #12
 8003b76:	d102      	bne.n	8003b7e <HAL_RCC_OscConfig+0x3e>
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	2b03      	cmp	r3, #3
 8003b7c:	d002      	beq.n	8003b84 <HAL_RCC_OscConfig+0x44>
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	2b08      	cmp	r3, #8
 8003b82:	d10b      	bne.n	8003b9c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b84:	4b8d      	ldr	r3, [pc, #564]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d05b      	beq.n	8003c48 <HAL_RCC_OscConfig+0x108>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d157      	bne.n	8003c48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e2d9      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ba4:	d106      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x74>
 8003ba6:	4b85      	ldr	r3, [pc, #532]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a84      	ldr	r2, [pc, #528]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003bac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bb0:	6013      	str	r3, [r2, #0]
 8003bb2:	e01d      	b.n	8003bf0 <HAL_RCC_OscConfig+0xb0>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bbc:	d10c      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x98>
 8003bbe:	4b7f      	ldr	r3, [pc, #508]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a7e      	ldr	r2, [pc, #504]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003bc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bc8:	6013      	str	r3, [r2, #0]
 8003bca:	4b7c      	ldr	r3, [pc, #496]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a7b      	ldr	r2, [pc, #492]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003bd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bd4:	6013      	str	r3, [r2, #0]
 8003bd6:	e00b      	b.n	8003bf0 <HAL_RCC_OscConfig+0xb0>
 8003bd8:	4b78      	ldr	r3, [pc, #480]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a77      	ldr	r2, [pc, #476]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003bde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003be2:	6013      	str	r3, [r2, #0]
 8003be4:	4b75      	ldr	r3, [pc, #468]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a74      	ldr	r2, [pc, #464]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003bea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d013      	beq.n	8003c20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf8:	f7fd fbd6 	bl	80013a8 <HAL_GetTick>
 8003bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bfe:	e008      	b.n	8003c12 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c00:	f7fd fbd2 	bl	80013a8 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	2b64      	cmp	r3, #100	@ 0x64
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e29e      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c12:	4b6a      	ldr	r3, [pc, #424]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d0f0      	beq.n	8003c00 <HAL_RCC_OscConfig+0xc0>
 8003c1e:	e014      	b.n	8003c4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c20:	f7fd fbc2 	bl	80013a8 <HAL_GetTick>
 8003c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c26:	e008      	b.n	8003c3a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c28:	f7fd fbbe 	bl	80013a8 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b64      	cmp	r3, #100	@ 0x64
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e28a      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c3a:	4b60      	ldr	r3, [pc, #384]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d1f0      	bne.n	8003c28 <HAL_RCC_OscConfig+0xe8>
 8003c46:	e000      	b.n	8003c4a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d075      	beq.n	8003d42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c56:	4b59      	ldr	r3, [pc, #356]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	f003 030c 	and.w	r3, r3, #12
 8003c5e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c60:	4b56      	ldr	r3, [pc, #344]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	f003 0303 	and.w	r3, r3, #3
 8003c68:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003c6a:	69bb      	ldr	r3, [r7, #24]
 8003c6c:	2b0c      	cmp	r3, #12
 8003c6e:	d102      	bne.n	8003c76 <HAL_RCC_OscConfig+0x136>
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d002      	beq.n	8003c7c <HAL_RCC_OscConfig+0x13c>
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	2b04      	cmp	r3, #4
 8003c7a:	d11f      	bne.n	8003cbc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c7c:	4b4f      	ldr	r3, [pc, #316]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d005      	beq.n	8003c94 <HAL_RCC_OscConfig+0x154>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d101      	bne.n	8003c94 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e25d      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c94:	4b49      	ldr	r3, [pc, #292]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	061b      	lsls	r3, r3, #24
 8003ca2:	4946      	ldr	r1, [pc, #280]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003ca8:	4b45      	ldr	r3, [pc, #276]	@ (8003dc0 <HAL_RCC_OscConfig+0x280>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7fd fb2f 	bl	8001310 <HAL_InitTick>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d043      	beq.n	8003d40 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e249      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d023      	beq.n	8003d0c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cc4:	4b3d      	ldr	r3, [pc, #244]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a3c      	ldr	r2, [pc, #240]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003cca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd0:	f7fd fb6a 	bl	80013a8 <HAL_GetTick>
 8003cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cd6:	e008      	b.n	8003cea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cd8:	f7fd fb66 	bl	80013a8 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e232      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cea:	4b34      	ldr	r3, [pc, #208]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d0f0      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cf6:	4b31      	ldr	r3, [pc, #196]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	061b      	lsls	r3, r3, #24
 8003d04:	492d      	ldr	r1, [pc, #180]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	604b      	str	r3, [r1, #4]
 8003d0a:	e01a      	b.n	8003d42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d0c:	4b2b      	ldr	r3, [pc, #172]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a2a      	ldr	r2, [pc, #168]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003d12:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d18:	f7fd fb46 	bl	80013a8 <HAL_GetTick>
 8003d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d1e:	e008      	b.n	8003d32 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d20:	f7fd fb42 	bl	80013a8 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d901      	bls.n	8003d32 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e20e      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d32:	4b22      	ldr	r3, [pc, #136]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1f0      	bne.n	8003d20 <HAL_RCC_OscConfig+0x1e0>
 8003d3e:	e000      	b.n	8003d42 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d40:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0308 	and.w	r3, r3, #8
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d041      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d01c      	beq.n	8003d90 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d56:	4b19      	ldr	r3, [pc, #100]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003d58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d5c:	4a17      	ldr	r2, [pc, #92]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003d5e:	f043 0301 	orr.w	r3, r3, #1
 8003d62:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d66:	f7fd fb1f 	bl	80013a8 <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d6c:	e008      	b.n	8003d80 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d6e:	f7fd fb1b 	bl	80013a8 <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d901      	bls.n	8003d80 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e1e7      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d80:	4b0e      	ldr	r3, [pc, #56]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003d82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d86:	f003 0302 	and.w	r3, r3, #2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0ef      	beq.n	8003d6e <HAL_RCC_OscConfig+0x22e>
 8003d8e:	e020      	b.n	8003dd2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d90:	4b0a      	ldr	r3, [pc, #40]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003d92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d96:	4a09      	ldr	r2, [pc, #36]	@ (8003dbc <HAL_RCC_OscConfig+0x27c>)
 8003d98:	f023 0301 	bic.w	r3, r3, #1
 8003d9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da0:	f7fd fb02 	bl	80013a8 <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003da6:	e00d      	b.n	8003dc4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003da8:	f7fd fafe 	bl	80013a8 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d906      	bls.n	8003dc4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e1ca      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
 8003dba:	bf00      	nop
 8003dbc:	40021000 	.word	0x40021000
 8003dc0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003dc4:	4b8c      	ldr	r3, [pc, #560]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003dc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1ea      	bne.n	8003da8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0304 	and.w	r3, r3, #4
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	f000 80a6 	beq.w	8003f2c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003de0:	2300      	movs	r3, #0
 8003de2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003de4:	4b84      	ldr	r3, [pc, #528]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003de8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d101      	bne.n	8003df4 <HAL_RCC_OscConfig+0x2b4>
 8003df0:	2301      	movs	r3, #1
 8003df2:	e000      	b.n	8003df6 <HAL_RCC_OscConfig+0x2b6>
 8003df4:	2300      	movs	r3, #0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00d      	beq.n	8003e16 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dfa:	4b7f      	ldr	r3, [pc, #508]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dfe:	4a7e      	ldr	r2, [pc, #504]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003e00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e04:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e06:	4b7c      	ldr	r3, [pc, #496]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003e12:	2301      	movs	r3, #1
 8003e14:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e16:	4b79      	ldr	r3, [pc, #484]	@ (8003ffc <HAL_RCC_OscConfig+0x4bc>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d118      	bne.n	8003e54 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e22:	4b76      	ldr	r3, [pc, #472]	@ (8003ffc <HAL_RCC_OscConfig+0x4bc>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a75      	ldr	r2, [pc, #468]	@ (8003ffc <HAL_RCC_OscConfig+0x4bc>)
 8003e28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e2e:	f7fd fabb 	bl	80013a8 <HAL_GetTick>
 8003e32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e34:	e008      	b.n	8003e48 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e36:	f7fd fab7 	bl	80013a8 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d901      	bls.n	8003e48 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e183      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e48:	4b6c      	ldr	r3, [pc, #432]	@ (8003ffc <HAL_RCC_OscConfig+0x4bc>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0f0      	beq.n	8003e36 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d108      	bne.n	8003e6e <HAL_RCC_OscConfig+0x32e>
 8003e5c:	4b66      	ldr	r3, [pc, #408]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e62:	4a65      	ldr	r2, [pc, #404]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003e64:	f043 0301 	orr.w	r3, r3, #1
 8003e68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e6c:	e024      	b.n	8003eb8 <HAL_RCC_OscConfig+0x378>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	2b05      	cmp	r3, #5
 8003e74:	d110      	bne.n	8003e98 <HAL_RCC_OscConfig+0x358>
 8003e76:	4b60      	ldr	r3, [pc, #384]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e7c:	4a5e      	ldr	r2, [pc, #376]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003e7e:	f043 0304 	orr.w	r3, r3, #4
 8003e82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e86:	4b5c      	ldr	r3, [pc, #368]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e8c:	4a5a      	ldr	r2, [pc, #360]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003e8e:	f043 0301 	orr.w	r3, r3, #1
 8003e92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e96:	e00f      	b.n	8003eb8 <HAL_RCC_OscConfig+0x378>
 8003e98:	4b57      	ldr	r3, [pc, #348]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e9e:	4a56      	ldr	r2, [pc, #344]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003ea0:	f023 0301 	bic.w	r3, r3, #1
 8003ea4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ea8:	4b53      	ldr	r3, [pc, #332]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eae:	4a52      	ldr	r2, [pc, #328]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003eb0:	f023 0304 	bic.w	r3, r3, #4
 8003eb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d016      	beq.n	8003eee <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ec0:	f7fd fa72 	bl	80013a8 <HAL_GetTick>
 8003ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ec6:	e00a      	b.n	8003ede <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ec8:	f7fd fa6e 	bl	80013a8 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d901      	bls.n	8003ede <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e138      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ede:	4b46      	ldr	r3, [pc, #280]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d0ed      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x388>
 8003eec:	e015      	b.n	8003f1a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eee:	f7fd fa5b 	bl	80013a8 <HAL_GetTick>
 8003ef2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ef4:	e00a      	b.n	8003f0c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ef6:	f7fd fa57 	bl	80013a8 <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d901      	bls.n	8003f0c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e121      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f0c:	4b3a      	ldr	r3, [pc, #232]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d1ed      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f1a:	7ffb      	ldrb	r3, [r7, #31]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d105      	bne.n	8003f2c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f20:	4b35      	ldr	r3, [pc, #212]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f24:	4a34      	ldr	r2, [pc, #208]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003f26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f2a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0320 	and.w	r3, r3, #32
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d03c      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d01c      	beq.n	8003f7a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003f40:	4b2d      	ldr	r3, [pc, #180]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003f42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f46:	4a2c      	ldr	r2, [pc, #176]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003f48:	f043 0301 	orr.w	r3, r3, #1
 8003f4c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f50:	f7fd fa2a 	bl	80013a8 <HAL_GetTick>
 8003f54:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003f56:	e008      	b.n	8003f6a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f58:	f7fd fa26 	bl	80013a8 <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d901      	bls.n	8003f6a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e0f2      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003f6a:	4b23      	ldr	r3, [pc, #140]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003f6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f70:	f003 0302 	and.w	r3, r3, #2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d0ef      	beq.n	8003f58 <HAL_RCC_OscConfig+0x418>
 8003f78:	e01b      	b.n	8003fb2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003f7a:	4b1f      	ldr	r3, [pc, #124]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003f7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f80:	4a1d      	ldr	r2, [pc, #116]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003f82:	f023 0301 	bic.w	r3, r3, #1
 8003f86:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f8a:	f7fd fa0d 	bl	80013a8 <HAL_GetTick>
 8003f8e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f90:	e008      	b.n	8003fa4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f92:	f7fd fa09 	bl	80013a8 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d901      	bls.n	8003fa4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e0d5      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003fa4:	4b14      	ldr	r3, [pc, #80]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003fa6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1ef      	bne.n	8003f92 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	69db      	ldr	r3, [r3, #28]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	f000 80c9 	beq.w	800414e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 030c 	and.w	r3, r3, #12
 8003fc4:	2b0c      	cmp	r3, #12
 8003fc6:	f000 8083 	beq.w	80040d0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	69db      	ldr	r3, [r3, #28]
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d15e      	bne.n	8004090 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fd2:	4b09      	ldr	r3, [pc, #36]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a08      	ldr	r2, [pc, #32]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b8>)
 8003fd8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fde:	f7fd f9e3 	bl	80013a8 <HAL_GetTick>
 8003fe2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fe4:	e00c      	b.n	8004000 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fe6:	f7fd f9df 	bl	80013a8 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	2b02      	cmp	r3, #2
 8003ff2:	d905      	bls.n	8004000 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e0ab      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
 8003ff8:	40021000 	.word	0x40021000
 8003ffc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004000:	4b55      	ldr	r3, [pc, #340]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1ec      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800400c:	4b52      	ldr	r3, [pc, #328]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 800400e:	68da      	ldr	r2, [r3, #12]
 8004010:	4b52      	ldr	r3, [pc, #328]	@ (800415c <HAL_RCC_OscConfig+0x61c>)
 8004012:	4013      	ands	r3, r2
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	6a11      	ldr	r1, [r2, #32]
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800401c:	3a01      	subs	r2, #1
 800401e:	0112      	lsls	r2, r2, #4
 8004020:	4311      	orrs	r1, r2
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004026:	0212      	lsls	r2, r2, #8
 8004028:	4311      	orrs	r1, r2
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800402e:	0852      	lsrs	r2, r2, #1
 8004030:	3a01      	subs	r2, #1
 8004032:	0552      	lsls	r2, r2, #21
 8004034:	4311      	orrs	r1, r2
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800403a:	0852      	lsrs	r2, r2, #1
 800403c:	3a01      	subs	r2, #1
 800403e:	0652      	lsls	r2, r2, #25
 8004040:	4311      	orrs	r1, r2
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004046:	06d2      	lsls	r2, r2, #27
 8004048:	430a      	orrs	r2, r1
 800404a:	4943      	ldr	r1, [pc, #268]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 800404c:	4313      	orrs	r3, r2
 800404e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004050:	4b41      	ldr	r3, [pc, #260]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a40      	ldr	r2, [pc, #256]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 8004056:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800405a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800405c:	4b3e      	ldr	r3, [pc, #248]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	4a3d      	ldr	r2, [pc, #244]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 8004062:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004066:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004068:	f7fd f99e 	bl	80013a8 <HAL_GetTick>
 800406c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800406e:	e008      	b.n	8004082 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004070:	f7fd f99a 	bl	80013a8 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b02      	cmp	r3, #2
 800407c:	d901      	bls.n	8004082 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e066      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004082:	4b35      	ldr	r3, [pc, #212]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d0f0      	beq.n	8004070 <HAL_RCC_OscConfig+0x530>
 800408e:	e05e      	b.n	800414e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004090:	4b31      	ldr	r3, [pc, #196]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a30      	ldr	r2, [pc, #192]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 8004096:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800409a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800409c:	f7fd f984 	bl	80013a8 <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040a4:	f7fd f980 	bl	80013a8 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e04c      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040b6:	4b28      	ldr	r3, [pc, #160]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1f0      	bne.n	80040a4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80040c2:	4b25      	ldr	r3, [pc, #148]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 80040c4:	68da      	ldr	r2, [r3, #12]
 80040c6:	4924      	ldr	r1, [pc, #144]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 80040c8:	4b25      	ldr	r3, [pc, #148]	@ (8004160 <HAL_RCC_OscConfig+0x620>)
 80040ca:	4013      	ands	r3, r2
 80040cc:	60cb      	str	r3, [r1, #12]
 80040ce:	e03e      	b.n	800414e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	69db      	ldr	r3, [r3, #28]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d101      	bne.n	80040dc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e039      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80040dc:	4b1e      	ldr	r3, [pc, #120]	@ (8004158 <HAL_RCC_OscConfig+0x618>)
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	f003 0203 	and.w	r2, r3, #3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a1b      	ldr	r3, [r3, #32]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d12c      	bne.n	800414a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fa:	3b01      	subs	r3, #1
 80040fc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040fe:	429a      	cmp	r2, r3
 8004100:	d123      	bne.n	800414a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800410e:	429a      	cmp	r2, r3
 8004110:	d11b      	bne.n	800414a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800411c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800411e:	429a      	cmp	r2, r3
 8004120:	d113      	bne.n	800414a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412c:	085b      	lsrs	r3, r3, #1
 800412e:	3b01      	subs	r3, #1
 8004130:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004132:	429a      	cmp	r2, r3
 8004134:	d109      	bne.n	800414a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004140:	085b      	lsrs	r3, r3, #1
 8004142:	3b01      	subs	r3, #1
 8004144:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004146:	429a      	cmp	r2, r3
 8004148:	d001      	beq.n	800414e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e000      	b.n	8004150 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800414e:	2300      	movs	r3, #0
}
 8004150:	4618      	mov	r0, r3
 8004152:	3720      	adds	r7, #32
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	40021000 	.word	0x40021000
 800415c:	019f800c 	.word	0x019f800c
 8004160:	feeefffc 	.word	0xfeeefffc

08004164 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b086      	sub	sp, #24
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800416e:	2300      	movs	r3, #0
 8004170:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d101      	bne.n	800417c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e11e      	b.n	80043ba <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800417c:	4b91      	ldr	r3, [pc, #580]	@ (80043c4 <HAL_RCC_ClockConfig+0x260>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 030f 	and.w	r3, r3, #15
 8004184:	683a      	ldr	r2, [r7, #0]
 8004186:	429a      	cmp	r2, r3
 8004188:	d910      	bls.n	80041ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800418a:	4b8e      	ldr	r3, [pc, #568]	@ (80043c4 <HAL_RCC_ClockConfig+0x260>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f023 020f 	bic.w	r2, r3, #15
 8004192:	498c      	ldr	r1, [pc, #560]	@ (80043c4 <HAL_RCC_ClockConfig+0x260>)
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	4313      	orrs	r3, r2
 8004198:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800419a:	4b8a      	ldr	r3, [pc, #552]	@ (80043c4 <HAL_RCC_ClockConfig+0x260>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 030f 	and.w	r3, r3, #15
 80041a2:	683a      	ldr	r2, [r7, #0]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d001      	beq.n	80041ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e106      	b.n	80043ba <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d073      	beq.n	80042a0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	2b03      	cmp	r3, #3
 80041be:	d129      	bne.n	8004214 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041c0:	4b81      	ldr	r3, [pc, #516]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d101      	bne.n	80041d0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e0f4      	b.n	80043ba <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80041d0:	f000 f99e 	bl	8004510 <RCC_GetSysClockFreqFromPLLSource>
 80041d4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	4a7c      	ldr	r2, [pc, #496]	@ (80043cc <HAL_RCC_ClockConfig+0x268>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d93f      	bls.n	800425e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80041de:	4b7a      	ldr	r3, [pc, #488]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d009      	beq.n	80041fe <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d033      	beq.n	800425e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d12f      	bne.n	800425e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80041fe:	4b72      	ldr	r3, [pc, #456]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004206:	4a70      	ldr	r2, [pc, #448]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 8004208:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800420c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800420e:	2380      	movs	r3, #128	@ 0x80
 8004210:	617b      	str	r3, [r7, #20]
 8004212:	e024      	b.n	800425e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	2b02      	cmp	r3, #2
 800421a:	d107      	bne.n	800422c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800421c:	4b6a      	ldr	r3, [pc, #424]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d109      	bne.n	800423c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e0c6      	b.n	80043ba <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800422c:	4b66      	ldr	r3, [pc, #408]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004234:	2b00      	cmp	r3, #0
 8004236:	d101      	bne.n	800423c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e0be      	b.n	80043ba <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800423c:	f000 f8ce 	bl	80043dc <HAL_RCC_GetSysClockFreq>
 8004240:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	4a61      	ldr	r2, [pc, #388]	@ (80043cc <HAL_RCC_ClockConfig+0x268>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d909      	bls.n	800425e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800424a:	4b5f      	ldr	r3, [pc, #380]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004252:	4a5d      	ldr	r2, [pc, #372]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 8004254:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004258:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800425a:	2380      	movs	r3, #128	@ 0x80
 800425c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800425e:	4b5a      	ldr	r3, [pc, #360]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f023 0203 	bic.w	r2, r3, #3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	4957      	ldr	r1, [pc, #348]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 800426c:	4313      	orrs	r3, r2
 800426e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004270:	f7fd f89a 	bl	80013a8 <HAL_GetTick>
 8004274:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004276:	e00a      	b.n	800428e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004278:	f7fd f896 	bl	80013a8 <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004286:	4293      	cmp	r3, r2
 8004288:	d901      	bls.n	800428e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e095      	b.n	80043ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800428e:	4b4e      	ldr	r3, [pc, #312]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f003 020c 	and.w	r2, r3, #12
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	429a      	cmp	r2, r3
 800429e:	d1eb      	bne.n	8004278 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d023      	beq.n	80042f4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0304 	and.w	r3, r3, #4
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d005      	beq.n	80042c4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042b8:	4b43      	ldr	r3, [pc, #268]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	4a42      	ldr	r2, [pc, #264]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 80042be:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80042c2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0308 	and.w	r3, r3, #8
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d007      	beq.n	80042e0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80042d0:	4b3d      	ldr	r3, [pc, #244]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80042d8:	4a3b      	ldr	r2, [pc, #236]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 80042da:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80042de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042e0:	4b39      	ldr	r3, [pc, #228]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	4936      	ldr	r1, [pc, #216]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	608b      	str	r3, [r1, #8]
 80042f2:	e008      	b.n	8004306 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	2b80      	cmp	r3, #128	@ 0x80
 80042f8:	d105      	bne.n	8004306 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80042fa:	4b33      	ldr	r3, [pc, #204]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	4a32      	ldr	r2, [pc, #200]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 8004300:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004304:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004306:	4b2f      	ldr	r3, [pc, #188]	@ (80043c4 <HAL_RCC_ClockConfig+0x260>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 030f 	and.w	r3, r3, #15
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	429a      	cmp	r2, r3
 8004312:	d21d      	bcs.n	8004350 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004314:	4b2b      	ldr	r3, [pc, #172]	@ (80043c4 <HAL_RCC_ClockConfig+0x260>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f023 020f 	bic.w	r2, r3, #15
 800431c:	4929      	ldr	r1, [pc, #164]	@ (80043c4 <HAL_RCC_ClockConfig+0x260>)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	4313      	orrs	r3, r2
 8004322:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004324:	f7fd f840 	bl	80013a8 <HAL_GetTick>
 8004328:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800432a:	e00a      	b.n	8004342 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800432c:	f7fd f83c 	bl	80013a8 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	f241 3288 	movw	r2, #5000	@ 0x1388
 800433a:	4293      	cmp	r3, r2
 800433c:	d901      	bls.n	8004342 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e03b      	b.n	80043ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004342:	4b20      	ldr	r3, [pc, #128]	@ (80043c4 <HAL_RCC_ClockConfig+0x260>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 030f 	and.w	r3, r3, #15
 800434a:	683a      	ldr	r2, [r7, #0]
 800434c:	429a      	cmp	r2, r3
 800434e:	d1ed      	bne.n	800432c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0304 	and.w	r3, r3, #4
 8004358:	2b00      	cmp	r3, #0
 800435a:	d008      	beq.n	800436e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800435c:	4b1a      	ldr	r3, [pc, #104]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	4917      	ldr	r1, [pc, #92]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 800436a:	4313      	orrs	r3, r2
 800436c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0308 	and.w	r3, r3, #8
 8004376:	2b00      	cmp	r3, #0
 8004378:	d009      	beq.n	800438e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800437a:	4b13      	ldr	r3, [pc, #76]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	691b      	ldr	r3, [r3, #16]
 8004386:	00db      	lsls	r3, r3, #3
 8004388:	490f      	ldr	r1, [pc, #60]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 800438a:	4313      	orrs	r3, r2
 800438c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800438e:	f000 f825 	bl	80043dc <HAL_RCC_GetSysClockFreq>
 8004392:	4602      	mov	r2, r0
 8004394:	4b0c      	ldr	r3, [pc, #48]	@ (80043c8 <HAL_RCC_ClockConfig+0x264>)
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	091b      	lsrs	r3, r3, #4
 800439a:	f003 030f 	and.w	r3, r3, #15
 800439e:	490c      	ldr	r1, [pc, #48]	@ (80043d0 <HAL_RCC_ClockConfig+0x26c>)
 80043a0:	5ccb      	ldrb	r3, [r1, r3]
 80043a2:	f003 031f 	and.w	r3, r3, #31
 80043a6:	fa22 f303 	lsr.w	r3, r2, r3
 80043aa:	4a0a      	ldr	r2, [pc, #40]	@ (80043d4 <HAL_RCC_ClockConfig+0x270>)
 80043ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80043ae:	4b0a      	ldr	r3, [pc, #40]	@ (80043d8 <HAL_RCC_ClockConfig+0x274>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4618      	mov	r0, r3
 80043b4:	f7fc ffac 	bl	8001310 <HAL_InitTick>
 80043b8:	4603      	mov	r3, r0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3718      	adds	r7, #24
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	40022000 	.word	0x40022000
 80043c8:	40021000 	.word	0x40021000
 80043cc:	04c4b400 	.word	0x04c4b400
 80043d0:	0800b100 	.word	0x0800b100
 80043d4:	20000000 	.word	0x20000000
 80043d8:	20000004 	.word	0x20000004

080043dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043dc:	b480      	push	{r7}
 80043de:	b087      	sub	sp, #28
 80043e0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80043e2:	4b2c      	ldr	r3, [pc, #176]	@ (8004494 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f003 030c 	and.w	r3, r3, #12
 80043ea:	2b04      	cmp	r3, #4
 80043ec:	d102      	bne.n	80043f4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80043ee:	4b2a      	ldr	r3, [pc, #168]	@ (8004498 <HAL_RCC_GetSysClockFreq+0xbc>)
 80043f0:	613b      	str	r3, [r7, #16]
 80043f2:	e047      	b.n	8004484 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80043f4:	4b27      	ldr	r3, [pc, #156]	@ (8004494 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	f003 030c 	and.w	r3, r3, #12
 80043fc:	2b08      	cmp	r3, #8
 80043fe:	d102      	bne.n	8004406 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004400:	4b26      	ldr	r3, [pc, #152]	@ (800449c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004402:	613b      	str	r3, [r7, #16]
 8004404:	e03e      	b.n	8004484 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004406:	4b23      	ldr	r3, [pc, #140]	@ (8004494 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	f003 030c 	and.w	r3, r3, #12
 800440e:	2b0c      	cmp	r3, #12
 8004410:	d136      	bne.n	8004480 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004412:	4b20      	ldr	r3, [pc, #128]	@ (8004494 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	f003 0303 	and.w	r3, r3, #3
 800441a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800441c:	4b1d      	ldr	r3, [pc, #116]	@ (8004494 <HAL_RCC_GetSysClockFreq+0xb8>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	091b      	lsrs	r3, r3, #4
 8004422:	f003 030f 	and.w	r3, r3, #15
 8004426:	3301      	adds	r3, #1
 8004428:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2b03      	cmp	r3, #3
 800442e:	d10c      	bne.n	800444a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004430:	4a1a      	ldr	r2, [pc, #104]	@ (800449c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	fbb2 f3f3 	udiv	r3, r2, r3
 8004438:	4a16      	ldr	r2, [pc, #88]	@ (8004494 <HAL_RCC_GetSysClockFreq+0xb8>)
 800443a:	68d2      	ldr	r2, [r2, #12]
 800443c:	0a12      	lsrs	r2, r2, #8
 800443e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004442:	fb02 f303 	mul.w	r3, r2, r3
 8004446:	617b      	str	r3, [r7, #20]
      break;
 8004448:	e00c      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800444a:	4a13      	ldr	r2, [pc, #76]	@ (8004498 <HAL_RCC_GetSysClockFreq+0xbc>)
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004452:	4a10      	ldr	r2, [pc, #64]	@ (8004494 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004454:	68d2      	ldr	r2, [r2, #12]
 8004456:	0a12      	lsrs	r2, r2, #8
 8004458:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800445c:	fb02 f303 	mul.w	r3, r2, r3
 8004460:	617b      	str	r3, [r7, #20]
      break;
 8004462:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004464:	4b0b      	ldr	r3, [pc, #44]	@ (8004494 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	0e5b      	lsrs	r3, r3, #25
 800446a:	f003 0303 	and.w	r3, r3, #3
 800446e:	3301      	adds	r3, #1
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004474:	697a      	ldr	r2, [r7, #20]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	fbb2 f3f3 	udiv	r3, r2, r3
 800447c:	613b      	str	r3, [r7, #16]
 800447e:	e001      	b.n	8004484 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004480:	2300      	movs	r3, #0
 8004482:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004484:	693b      	ldr	r3, [r7, #16]
}
 8004486:	4618      	mov	r0, r3
 8004488:	371c      	adds	r7, #28
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	40021000 	.word	0x40021000
 8004498:	00f42400 	.word	0x00f42400
 800449c:	007a1200 	.word	0x007a1200

080044a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044a0:	b480      	push	{r7}
 80044a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044a4:	4b03      	ldr	r3, [pc, #12]	@ (80044b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80044a6:	681b      	ldr	r3, [r3, #0]
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	20000000 	.word	0x20000000

080044b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80044bc:	f7ff fff0 	bl	80044a0 <HAL_RCC_GetHCLKFreq>
 80044c0:	4602      	mov	r2, r0
 80044c2:	4b06      	ldr	r3, [pc, #24]	@ (80044dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	0a1b      	lsrs	r3, r3, #8
 80044c8:	f003 0307 	and.w	r3, r3, #7
 80044cc:	4904      	ldr	r1, [pc, #16]	@ (80044e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80044ce:	5ccb      	ldrb	r3, [r1, r3]
 80044d0:	f003 031f 	and.w	r3, r3, #31
 80044d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044d8:	4618      	mov	r0, r3
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	40021000 	.word	0x40021000
 80044e0:	0800b110 	.word	0x0800b110

080044e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80044e8:	f7ff ffda 	bl	80044a0 <HAL_RCC_GetHCLKFreq>
 80044ec:	4602      	mov	r2, r0
 80044ee:	4b06      	ldr	r3, [pc, #24]	@ (8004508 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	0adb      	lsrs	r3, r3, #11
 80044f4:	f003 0307 	and.w	r3, r3, #7
 80044f8:	4904      	ldr	r1, [pc, #16]	@ (800450c <HAL_RCC_GetPCLK2Freq+0x28>)
 80044fa:	5ccb      	ldrb	r3, [r1, r3]
 80044fc:	f003 031f 	and.w	r3, r3, #31
 8004500:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004504:	4618      	mov	r0, r3
 8004506:	bd80      	pop	{r7, pc}
 8004508:	40021000 	.word	0x40021000
 800450c:	0800b110 	.word	0x0800b110

08004510 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004510:	b480      	push	{r7}
 8004512:	b087      	sub	sp, #28
 8004514:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004516:	4b1e      	ldr	r3, [pc, #120]	@ (8004590 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	f003 0303 	and.w	r3, r3, #3
 800451e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004520:	4b1b      	ldr	r3, [pc, #108]	@ (8004590 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	091b      	lsrs	r3, r3, #4
 8004526:	f003 030f 	and.w	r3, r3, #15
 800452a:	3301      	adds	r3, #1
 800452c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	2b03      	cmp	r3, #3
 8004532:	d10c      	bne.n	800454e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004534:	4a17      	ldr	r2, [pc, #92]	@ (8004594 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	fbb2 f3f3 	udiv	r3, r2, r3
 800453c:	4a14      	ldr	r2, [pc, #80]	@ (8004590 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800453e:	68d2      	ldr	r2, [r2, #12]
 8004540:	0a12      	lsrs	r2, r2, #8
 8004542:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004546:	fb02 f303 	mul.w	r3, r2, r3
 800454a:	617b      	str	r3, [r7, #20]
    break;
 800454c:	e00c      	b.n	8004568 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800454e:	4a12      	ldr	r2, [pc, #72]	@ (8004598 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	fbb2 f3f3 	udiv	r3, r2, r3
 8004556:	4a0e      	ldr	r2, [pc, #56]	@ (8004590 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004558:	68d2      	ldr	r2, [r2, #12]
 800455a:	0a12      	lsrs	r2, r2, #8
 800455c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004560:	fb02 f303 	mul.w	r3, r2, r3
 8004564:	617b      	str	r3, [r7, #20]
    break;
 8004566:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004568:	4b09      	ldr	r3, [pc, #36]	@ (8004590 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	0e5b      	lsrs	r3, r3, #25
 800456e:	f003 0303 	and.w	r3, r3, #3
 8004572:	3301      	adds	r3, #1
 8004574:	005b      	lsls	r3, r3, #1
 8004576:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004578:	697a      	ldr	r2, [r7, #20]
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004580:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004582:	687b      	ldr	r3, [r7, #4]
}
 8004584:	4618      	mov	r0, r3
 8004586:	371c      	adds	r7, #28
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr
 8004590:	40021000 	.word	0x40021000
 8004594:	007a1200 	.word	0x007a1200
 8004598:	00f42400 	.word	0x00f42400

0800459c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80045a4:	2300      	movs	r3, #0
 80045a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80045a8:	2300      	movs	r3, #0
 80045aa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 8098 	beq.w	80046ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045ba:	2300      	movs	r3, #0
 80045bc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045be:	4b43      	ldr	r3, [pc, #268]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d10d      	bne.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045ca:	4b40      	ldr	r3, [pc, #256]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ce:	4a3f      	ldr	r2, [pc, #252]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80045d6:	4b3d      	ldr	r3, [pc, #244]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045de:	60bb      	str	r3, [r7, #8]
 80045e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045e2:	2301      	movs	r3, #1
 80045e4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045e6:	4b3a      	ldr	r3, [pc, #232]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a39      	ldr	r2, [pc, #228]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80045ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045f2:	f7fc fed9 	bl	80013a8 <HAL_GetTick>
 80045f6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045f8:	e009      	b.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045fa:	f7fc fed5 	bl	80013a8 <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	2b02      	cmp	r3, #2
 8004606:	d902      	bls.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	74fb      	strb	r3, [r7, #19]
        break;
 800460c:	e005      	b.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800460e:	4b30      	ldr	r3, [pc, #192]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004616:	2b00      	cmp	r3, #0
 8004618:	d0ef      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800461a:	7cfb      	ldrb	r3, [r7, #19]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d159      	bne.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004620:	4b2a      	ldr	r3, [pc, #168]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004622:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004626:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800462a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d01e      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	429a      	cmp	r2, r3
 800463a:	d019      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800463c:	4b23      	ldr	r3, [pc, #140]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800463e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004642:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004646:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004648:	4b20      	ldr	r3, [pc, #128]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800464a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800464e:	4a1f      	ldr	r2, [pc, #124]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004650:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004654:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004658:	4b1c      	ldr	r3, [pc, #112]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800465a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800465e:	4a1b      	ldr	r2, [pc, #108]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004660:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004664:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004668:	4a18      	ldr	r2, [pc, #96]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d016      	beq.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800467a:	f7fc fe95 	bl	80013a8 <HAL_GetTick>
 800467e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004680:	e00b      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004682:	f7fc fe91 	bl	80013a8 <HAL_GetTick>
 8004686:	4602      	mov	r2, r0
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004690:	4293      	cmp	r3, r2
 8004692:	d902      	bls.n	800469a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	74fb      	strb	r3, [r7, #19]
            break;
 8004698:	e006      	b.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800469a:	4b0c      	ldr	r3, [pc, #48]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800469c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046a0:	f003 0302 	and.w	r3, r3, #2
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d0ec      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80046a8:	7cfb      	ldrb	r3, [r7, #19]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d10b      	bne.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046ae:	4b07      	ldr	r3, [pc, #28]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046bc:	4903      	ldr	r1, [pc, #12]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80046c4:	e008      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046c6:	7cfb      	ldrb	r3, [r7, #19]
 80046c8:	74bb      	strb	r3, [r7, #18]
 80046ca:	e005      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80046cc:	40021000 	.word	0x40021000
 80046d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046d4:	7cfb      	ldrb	r3, [r7, #19]
 80046d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046d8:	7c7b      	ldrb	r3, [r7, #17]
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d105      	bne.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046de:	4ba7      	ldr	r3, [pc, #668]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046e2:	4aa6      	ldr	r2, [pc, #664]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d00a      	beq.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046f6:	4ba1      	ldr	r3, [pc, #644]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046fc:	f023 0203 	bic.w	r2, r3, #3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	499d      	ldr	r1, [pc, #628]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004706:	4313      	orrs	r3, r2
 8004708:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00a      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004718:	4b98      	ldr	r3, [pc, #608]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800471a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800471e:	f023 020c 	bic.w	r2, r3, #12
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	4995      	ldr	r1, [pc, #596]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004728:	4313      	orrs	r3, r2
 800472a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0304 	and.w	r3, r3, #4
 8004736:	2b00      	cmp	r3, #0
 8004738:	d00a      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800473a:	4b90      	ldr	r3, [pc, #576]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800473c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004740:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	498c      	ldr	r1, [pc, #560]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800474a:	4313      	orrs	r3, r2
 800474c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0308 	and.w	r3, r3, #8
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00a      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800475c:	4b87      	ldr	r3, [pc, #540]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800475e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004762:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	4984      	ldr	r1, [pc, #528]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800476c:	4313      	orrs	r3, r2
 800476e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0310 	and.w	r3, r3, #16
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00a      	beq.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800477e:	4b7f      	ldr	r3, [pc, #508]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004784:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	695b      	ldr	r3, [r3, #20]
 800478c:	497b      	ldr	r1, [pc, #492]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800478e:	4313      	orrs	r3, r2
 8004790:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0320 	and.w	r3, r3, #32
 800479c:	2b00      	cmp	r3, #0
 800479e:	d00a      	beq.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047a0:	4b76      	ldr	r3, [pc, #472]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	699b      	ldr	r3, [r3, #24]
 80047ae:	4973      	ldr	r1, [pc, #460]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00a      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047c2:	4b6e      	ldr	r3, [pc, #440]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047c8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	69db      	ldr	r3, [r3, #28]
 80047d0:	496a      	ldr	r1, [pc, #424]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00a      	beq.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80047e4:	4b65      	ldr	r3, [pc, #404]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ea:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a1b      	ldr	r3, [r3, #32]
 80047f2:	4962      	ldr	r1, [pc, #392]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047f4:	4313      	orrs	r3, r2
 80047f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00a      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004806:	4b5d      	ldr	r3, [pc, #372]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004814:	4959      	ldr	r1, [pc, #356]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004816:	4313      	orrs	r3, r2
 8004818:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004824:	2b00      	cmp	r3, #0
 8004826:	d00a      	beq.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004828:	4b54      	ldr	r3, [pc, #336]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800482a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800482e:	f023 0203 	bic.w	r2, r3, #3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004836:	4951      	ldr	r1, [pc, #324]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004838:	4313      	orrs	r3, r2
 800483a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00a      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800484a:	4b4c      	ldr	r3, [pc, #304]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800484c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004850:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004858:	4948      	ldr	r1, [pc, #288]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800485a:	4313      	orrs	r3, r2
 800485c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004868:	2b00      	cmp	r3, #0
 800486a:	d015      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800486c:	4b43      	ldr	r3, [pc, #268]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800486e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004872:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800487a:	4940      	ldr	r1, [pc, #256]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800487c:	4313      	orrs	r3, r2
 800487e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004886:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800488a:	d105      	bne.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800488c:	4b3b      	ldr	r3, [pc, #236]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	4a3a      	ldr	r2, [pc, #232]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004892:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004896:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d015      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80048a4:	4b35      	ldr	r3, [pc, #212]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048aa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048b2:	4932      	ldr	r1, [pc, #200]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048b4:	4313      	orrs	r3, r2
 80048b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048c2:	d105      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048c4:	4b2d      	ldr	r3, [pc, #180]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	4a2c      	ldr	r2, [pc, #176]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048ce:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d015      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80048dc:	4b27      	ldr	r3, [pc, #156]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048e2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ea:	4924      	ldr	r1, [pc, #144]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80048fa:	d105      	bne.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048fc:	4b1f      	ldr	r3, [pc, #124]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	4a1e      	ldr	r2, [pc, #120]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004902:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004906:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d015      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004914:	4b19      	ldr	r3, [pc, #100]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800491a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004922:	4916      	ldr	r1, [pc, #88]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004924:	4313      	orrs	r3, r2
 8004926:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800492e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004932:	d105      	bne.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004934:	4b11      	ldr	r3, [pc, #68]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	4a10      	ldr	r2, [pc, #64]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800493a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800493e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d019      	beq.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800494c:	4b0b      	ldr	r3, [pc, #44]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800494e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004952:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495a:	4908      	ldr	r1, [pc, #32]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800495c:	4313      	orrs	r3, r2
 800495e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004966:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800496a:	d109      	bne.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800496c:	4b03      	ldr	r3, [pc, #12]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	4a02      	ldr	r2, [pc, #8]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004972:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004976:	60d3      	str	r3, [r2, #12]
 8004978:	e002      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800497a:	bf00      	nop
 800497c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d015      	beq.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800498c:	4b29      	ldr	r3, [pc, #164]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800498e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004992:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800499a:	4926      	ldr	r1, [pc, #152]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800499c:	4313      	orrs	r3, r2
 800499e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049aa:	d105      	bne.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80049ac:	4b21      	ldr	r3, [pc, #132]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	4a20      	ldr	r2, [pc, #128]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049b6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d015      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80049c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ca:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049d2:	4918      	ldr	r1, [pc, #96]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049e2:	d105      	bne.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80049e4:	4b13      	ldr	r3, [pc, #76]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	4a12      	ldr	r2, [pc, #72]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049ee:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d015      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80049fc:	4b0d      	ldr	r3, [pc, #52]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a02:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a0a:	490a      	ldr	r1, [pc, #40]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a16:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a1a:	d105      	bne.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a1c:	4b05      	ldr	r3, [pc, #20]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	4a04      	ldr	r2, [pc, #16]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a26:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004a28:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3718      	adds	r7, #24
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	40021000 	.word	0x40021000

08004a38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d101      	bne.n	8004a4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e042      	b.n	8004ad0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d106      	bne.n	8004a62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f7fb ffc5 	bl	80009ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2224      	movs	r2, #36	@ 0x24
 8004a66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f022 0201 	bic.w	r2, r2, #1
 8004a78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d002      	beq.n	8004a88 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f001 f81c 	bl	8005ac0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f000 fd1d 	bl	80054c8 <UART_SetConfig>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d101      	bne.n	8004a98 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e01b      	b.n	8004ad0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004aa6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	689a      	ldr	r2, [r3, #8]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ab6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f042 0201 	orr.w	r2, r2, #1
 8004ac6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f001 f89b 	bl	8005c04 <UART_CheckIdleState>
 8004ace:	4603      	mov	r3, r0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3708      	adds	r7, #8
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b08a      	sub	sp, #40	@ 0x28
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aec:	2b20      	cmp	r3, #32
 8004aee:	d167      	bne.n	8004bc0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d002      	beq.n	8004afc <HAL_UART_Transmit_DMA+0x24>
 8004af6:	88fb      	ldrh	r3, [r7, #6]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d101      	bne.n	8004b00 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e060      	b.n	8004bc2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	68ba      	ldr	r2, [r7, #8]
 8004b04:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	88fa      	ldrh	r2, [r7, #6]
 8004b0a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	88fa      	ldrh	r2, [r7, #6]
 8004b12:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2221      	movs	r2, #33	@ 0x21
 8004b22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d028      	beq.n	8004b80 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b32:	4a26      	ldr	r2, [pc, #152]	@ (8004bcc <HAL_UART_Transmit_DMA+0xf4>)
 8004b34:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b3a:	4a25      	ldr	r2, [pc, #148]	@ (8004bd0 <HAL_UART_Transmit_DMA+0xf8>)
 8004b3c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b42:	4a24      	ldr	r2, [pc, #144]	@ (8004bd4 <HAL_UART_Transmit_DMA+0xfc>)
 8004b44:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b56:	4619      	mov	r1, r3
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	3328      	adds	r3, #40	@ 0x28
 8004b5e:	461a      	mov	r2, r3
 8004b60:	88fb      	ldrh	r3, [r7, #6]
 8004b62:	f7fc fe07 	bl	8001774 <HAL_DMA_Start_IT>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d009      	beq.n	8004b80 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2210      	movs	r2, #16
 8004b70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2220      	movs	r2, #32
 8004b78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e020      	b.n	8004bc2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2240      	movs	r2, #64	@ 0x40
 8004b86:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	3308      	adds	r3, #8
 8004b8e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	e853 3f00 	ldrex	r3, [r3]
 8004b96:	613b      	str	r3, [r7, #16]
   return(result);
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	3308      	adds	r3, #8
 8004ba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ba8:	623a      	str	r2, [r7, #32]
 8004baa:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bac:	69f9      	ldr	r1, [r7, #28]
 8004bae:	6a3a      	ldr	r2, [r7, #32]
 8004bb0:	e841 2300 	strex	r3, r2, [r1]
 8004bb4:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d1e5      	bne.n	8004b88 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	e000      	b.n	8004bc2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004bc0:	2302      	movs	r3, #2
  }
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3728      	adds	r7, #40	@ 0x28
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	080060cf 	.word	0x080060cf
 8004bd0:	08006169 	.word	0x08006169
 8004bd4:	080062ef 	.word	0x080062ef

08004bd8 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b0a0      	sub	sp, #128	@ 0x80
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004be8:	e853 3f00 	ldrex	r3, [r3]
 8004bec:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8004bee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004bf0:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8004bf4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004bfe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c00:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c02:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004c04:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004c06:	e841 2300 	strex	r3, r2, [r1]
 8004c0a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8004c0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1e6      	bne.n	8004be0 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	3308      	adds	r3, #8
 8004c18:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c1c:	e853 3f00 	ldrex	r3, [r3]
 8004c20:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004c22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c24:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8004c28:	f023 0301 	bic.w	r3, r3, #1
 8004c2c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	3308      	adds	r3, #8
 8004c34:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004c36:	657a      	str	r2, [r7, #84]	@ 0x54
 8004c38:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c3a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004c3c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004c3e:	e841 2300 	strex	r3, r2, [r1]
 8004c42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004c44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d1e3      	bne.n	8004c12 <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d118      	bne.n	8004c84 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c5a:	e853 3f00 	ldrex	r3, [r3]
 8004c5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c62:	f023 0310 	bic.w	r3, r3, #16
 8004c66:	677b      	str	r3, [r7, #116]	@ 0x74
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c70:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c72:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c78:	e841 2300 	strex	r3, r2, [r1]
 8004c7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d1e6      	bne.n	8004c52 <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c8e:	2b80      	cmp	r3, #128	@ 0x80
 8004c90:	d137      	bne.n	8004d02 <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	3308      	adds	r3, #8
 8004c98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c9a:	6a3b      	ldr	r3, [r7, #32]
 8004c9c:	e853 3f00 	ldrex	r3, [r3]
 8004ca0:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ca8:	673b      	str	r3, [r7, #112]	@ 0x70
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	3308      	adds	r3, #8
 8004cb0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004cb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cb8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cba:	e841 2300 	strex	r3, r2, [r1]
 8004cbe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1e5      	bne.n	8004c92 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d019      	beq.n	8004d02 <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7fc fdc5 	bl	800186a <HAL_DMA_Abort>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d00d      	beq.n	8004d02 <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7fc ff2c 	bl	8001b48 <HAL_DMA_GetError>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b20      	cmp	r3, #32
 8004cf4:	d105      	bne.n	8004d02 <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2210      	movs	r2, #16
 8004cfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e073      	b.n	8004dea <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d0c:	2b40      	cmp	r3, #64	@ 0x40
 8004d0e:	d13b      	bne.n	8004d88 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	3308      	adds	r3, #8
 8004d16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	e853 3f00 	ldrex	r3, [r3]
 8004d1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d26:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	3308      	adds	r3, #8
 8004d2e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004d30:	61ba      	str	r2, [r7, #24]
 8004d32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d34:	6979      	ldr	r1, [r7, #20]
 8004d36:	69ba      	ldr	r2, [r7, #24]
 8004d38:	e841 2300 	strex	r3, r2, [r1]
 8004d3c:	613b      	str	r3, [r7, #16]
   return(result);
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1e5      	bne.n	8004d10 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d01c      	beq.n	8004d88 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d54:	2200      	movs	r2, #0
 8004d56:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7fc fd83 	bl	800186a <HAL_DMA_Abort>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d00e      	beq.n	8004d88 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d70:	4618      	mov	r0, r3
 8004d72:	f7fc fee9 	bl	8001b48 <HAL_DMA_GetError>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b20      	cmp	r3, #32
 8004d7a:	d105      	bne.n	8004d88 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2210      	movs	r2, #16
 8004d80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e030      	b.n	8004dea <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	220f      	movs	r2, #15
 8004d9e:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004da4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004da8:	d107      	bne.n	8004dba <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	699a      	ldr	r2, [r3, #24]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f042 0210 	orr.w	r2, r2, #16
 8004db8:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	699a      	ldr	r2, [r3, #24]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f042 0208 	orr.w	r2, r2, #8
 8004dc8:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2220      	movs	r2, #32
 8004dce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2220      	movs	r2, #32
 8004dd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3780      	adds	r7, #128	@ 0x80
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
	...

08004df4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b0ba      	sub	sp, #232	@ 0xe8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	69db      	ldr	r3, [r3, #28]
 8004e02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004e1a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004e1e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004e22:	4013      	ands	r3, r2
 8004e24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004e28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d11b      	bne.n	8004e68 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004e30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e34:	f003 0320 	and.w	r3, r3, #32
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d015      	beq.n	8004e68 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e40:	f003 0320 	and.w	r3, r3, #32
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d105      	bne.n	8004e54 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004e48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d009      	beq.n	8004e68 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	f000 8300 	beq.w	800545e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	4798      	blx	r3
      }
      return;
 8004e66:	e2fa      	b.n	800545e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004e68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	f000 8123 	beq.w	80050b8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004e72:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004e76:	4b8d      	ldr	r3, [pc, #564]	@ (80050ac <HAL_UART_IRQHandler+0x2b8>)
 8004e78:	4013      	ands	r3, r2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d106      	bne.n	8004e8c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004e7e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004e82:	4b8b      	ldr	r3, [pc, #556]	@ (80050b0 <HAL_UART_IRQHandler+0x2bc>)
 8004e84:	4013      	ands	r3, r2
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	f000 8116 	beq.w	80050b8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e90:	f003 0301 	and.w	r3, r3, #1
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d011      	beq.n	8004ebc <HAL_UART_IRQHandler+0xc8>
 8004e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00b      	beq.n	8004ebc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eb2:	f043 0201 	orr.w	r2, r3, #1
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ec0:	f003 0302 	and.w	r3, r3, #2
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d011      	beq.n	8004eec <HAL_UART_IRQHandler+0xf8>
 8004ec8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ecc:	f003 0301 	and.w	r3, r3, #1
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00b      	beq.n	8004eec <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2202      	movs	r2, #2
 8004eda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ee2:	f043 0204 	orr.w	r2, r3, #4
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004eec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ef0:	f003 0304 	and.w	r3, r3, #4
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d011      	beq.n	8004f1c <HAL_UART_IRQHandler+0x128>
 8004ef8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004efc:	f003 0301 	and.w	r3, r3, #1
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d00b      	beq.n	8004f1c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2204      	movs	r2, #4
 8004f0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f12:	f043 0202 	orr.w	r2, r3, #2
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004f1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f20:	f003 0308 	and.w	r3, r3, #8
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d017      	beq.n	8004f58 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004f28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f2c:	f003 0320 	and.w	r3, r3, #32
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d105      	bne.n	8004f40 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004f34:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004f38:	4b5c      	ldr	r3, [pc, #368]	@ (80050ac <HAL_UART_IRQHandler+0x2b8>)
 8004f3a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00b      	beq.n	8004f58 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2208      	movs	r2, #8
 8004f46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f4e:	f043 0208 	orr.w	r2, r3, #8
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004f58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d012      	beq.n	8004f8a <HAL_UART_IRQHandler+0x196>
 8004f64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d00c      	beq.n	8004f8a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004f78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f80:	f043 0220 	orr.w	r2, r3, #32
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 8266 	beq.w	8005462 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f9a:	f003 0320 	and.w	r3, r3, #32
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d013      	beq.n	8004fca <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004fa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fa6:	f003 0320 	and.w	r3, r3, #32
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d105      	bne.n	8004fba <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004fae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d007      	beq.n	8004fca <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fd0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fde:	2b40      	cmp	r3, #64	@ 0x40
 8004fe0:	d005      	beq.n	8004fee <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004fe2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004fe6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d054      	beq.n	8005098 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f001 f807 	bl	8006002 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ffe:	2b40      	cmp	r3, #64	@ 0x40
 8005000:	d146      	bne.n	8005090 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	3308      	adds	r3, #8
 8005008:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800500c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005010:	e853 3f00 	ldrex	r3, [r3]
 8005014:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005018:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800501c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005020:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	3308      	adds	r3, #8
 800502a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800502e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005032:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005036:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800503a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800503e:	e841 2300 	strex	r3, r2, [r1]
 8005042:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005046:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1d9      	bne.n	8005002 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005054:	2b00      	cmp	r3, #0
 8005056:	d017      	beq.n	8005088 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800505e:	4a15      	ldr	r2, [pc, #84]	@ (80050b4 <HAL_UART_IRQHandler+0x2c0>)
 8005060:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005068:	4618      	mov	r0, r3
 800506a:	f7fc fc57 	bl	800191c <HAL_DMA_Abort_IT>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d019      	beq.n	80050a8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800507a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005082:	4610      	mov	r0, r2
 8005084:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005086:	e00f      	b.n	80050a8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f000 fa13 	bl	80054b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800508e:	e00b      	b.n	80050a8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f000 fa0f 	bl	80054b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005096:	e007      	b.n	80050a8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f000 fa0b 	bl	80054b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80050a6:	e1dc      	b.n	8005462 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050a8:	bf00      	nop
    return;
 80050aa:	e1da      	b.n	8005462 <HAL_UART_IRQHandler+0x66e>
 80050ac:	10000001 	.word	0x10000001
 80050b0:	04000120 	.word	0x04000120
 80050b4:	0800636f 	.word	0x0800636f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050bc:	2b01      	cmp	r3, #1
 80050be:	f040 8170 	bne.w	80053a2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80050c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050c6:	f003 0310 	and.w	r3, r3, #16
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	f000 8169 	beq.w	80053a2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80050d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050d4:	f003 0310 	and.w	r3, r3, #16
 80050d8:	2b00      	cmp	r3, #0
 80050da:	f000 8162 	beq.w	80053a2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2210      	movs	r2, #16
 80050e4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050f0:	2b40      	cmp	r3, #64	@ 0x40
 80050f2:	f040 80d8 	bne.w	80052a6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005104:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005108:	2b00      	cmp	r3, #0
 800510a:	f000 80af 	beq.w	800526c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005114:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005118:	429a      	cmp	r2, r3
 800511a:	f080 80a7 	bcs.w	800526c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005124:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0320 	and.w	r3, r3, #32
 8005136:	2b00      	cmp	r3, #0
 8005138:	f040 8087 	bne.w	800524a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005144:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005148:	e853 3f00 	ldrex	r3, [r3]
 800514c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005150:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005154:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005158:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	461a      	mov	r2, r3
 8005162:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005166:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800516a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800516e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005172:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005176:	e841 2300 	strex	r3, r2, [r1]
 800517a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800517e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1da      	bne.n	800513c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	3308      	adds	r3, #8
 800518c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800518e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005190:	e853 3f00 	ldrex	r3, [r3]
 8005194:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005196:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005198:	f023 0301 	bic.w	r3, r3, #1
 800519c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	3308      	adds	r3, #8
 80051a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80051aa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80051ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80051b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80051b6:	e841 2300 	strex	r3, r2, [r1]
 80051ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80051bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d1e1      	bne.n	8005186 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	3308      	adds	r3, #8
 80051c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80051cc:	e853 3f00 	ldrex	r3, [r3]
 80051d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80051d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80051d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	3308      	adds	r3, #8
 80051e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80051e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80051e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80051ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80051ee:	e841 2300 	strex	r3, r2, [r1]
 80051f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80051f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d1e3      	bne.n	80051c2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2220      	movs	r2, #32
 80051fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800520e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005210:	e853 3f00 	ldrex	r3, [r3]
 8005214:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005216:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005218:	f023 0310 	bic.w	r3, r3, #16
 800521c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	461a      	mov	r2, r3
 8005226:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800522a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800522c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005230:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005232:	e841 2300 	strex	r3, r2, [r1]
 8005236:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005238:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1e4      	bne.n	8005208 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005244:	4618      	mov	r0, r3
 8005246:	f7fc fb10 	bl	800186a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2202      	movs	r2, #2
 800524e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800525c:	b29b      	uxth	r3, r3
 800525e:	1ad3      	subs	r3, r2, r3
 8005260:	b29b      	uxth	r3, r3
 8005262:	4619      	mov	r1, r3
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f7fb ff99 	bl	800119c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800526a:	e0fc      	b.n	8005466 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005272:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005276:	429a      	cmp	r2, r3
 8005278:	f040 80f5 	bne.w	8005466 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0320 	and.w	r3, r3, #32
 800528a:	2b20      	cmp	r3, #32
 800528c:	f040 80eb 	bne.w	8005466 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2202      	movs	r2, #2
 8005294:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800529c:	4619      	mov	r1, r3
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f7fb ff7c 	bl	800119c <HAL_UARTEx_RxEventCallback>
      return;
 80052a4:	e0df      	b.n	8005466 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f000 80d1 	beq.w	800546a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80052c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	f000 80cc 	beq.w	800546a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052da:	e853 3f00 	ldrex	r3, [r3]
 80052de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80052e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	461a      	mov	r2, r3
 80052f0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80052f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80052f6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80052fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052fc:	e841 2300 	strex	r3, r2, [r1]
 8005300:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005304:	2b00      	cmp	r3, #0
 8005306:	d1e4      	bne.n	80052d2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	3308      	adds	r3, #8
 800530e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005312:	e853 3f00 	ldrex	r3, [r3]
 8005316:	623b      	str	r3, [r7, #32]
   return(result);
 8005318:	6a3b      	ldr	r3, [r7, #32]
 800531a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800531e:	f023 0301 	bic.w	r3, r3, #1
 8005322:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	3308      	adds	r3, #8
 800532c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005330:	633a      	str	r2, [r7, #48]	@ 0x30
 8005332:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005334:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005336:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005338:	e841 2300 	strex	r3, r2, [r1]
 800533c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800533e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005340:	2b00      	cmp	r3, #0
 8005342:	d1e1      	bne.n	8005308 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2220      	movs	r2, #32
 8005348:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	e853 3f00 	ldrex	r3, [r3]
 8005364:	60fb      	str	r3, [r7, #12]
   return(result);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f023 0310 	bic.w	r3, r3, #16
 800536c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	461a      	mov	r2, r3
 8005376:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800537a:	61fb      	str	r3, [r7, #28]
 800537c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537e:	69b9      	ldr	r1, [r7, #24]
 8005380:	69fa      	ldr	r2, [r7, #28]
 8005382:	e841 2300 	strex	r3, r2, [r1]
 8005386:	617b      	str	r3, [r7, #20]
   return(result);
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1e4      	bne.n	8005358 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2202      	movs	r2, #2
 8005392:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005394:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005398:	4619      	mov	r1, r3
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f7fb fefe 	bl	800119c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80053a0:	e063      	b.n	800546a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80053a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00e      	beq.n	80053cc <HAL_UART_IRQHandler+0x5d8>
 80053ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d008      	beq.n	80053cc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80053c2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f001 f80f 	bl	80063e8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80053ca:	e051      	b.n	8005470 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80053cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d014      	beq.n	8005402 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80053d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d105      	bne.n	80053f0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80053e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d008      	beq.n	8005402 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d03a      	beq.n	800546e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	4798      	blx	r3
    }
    return;
 8005400:	e035      	b.n	800546e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800540a:	2b00      	cmp	r3, #0
 800540c:	d009      	beq.n	8005422 <HAL_UART_IRQHandler+0x62e>
 800540e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005416:	2b00      	cmp	r3, #0
 8005418:	d003      	beq.n	8005422 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 ffb9 	bl	8006392 <UART_EndTransmit_IT>
    return;
 8005420:	e026      	b.n	8005470 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005426:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800542a:	2b00      	cmp	r3, #0
 800542c:	d009      	beq.n	8005442 <HAL_UART_IRQHandler+0x64e>
 800542e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005432:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d003      	beq.n	8005442 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 ffe8 	bl	8006410 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005440:	e016      	b.n	8005470 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005446:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d010      	beq.n	8005470 <HAL_UART_IRQHandler+0x67c>
 800544e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005452:	2b00      	cmp	r3, #0
 8005454:	da0c      	bge.n	8005470 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 ffd0 	bl	80063fc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800545c:	e008      	b.n	8005470 <HAL_UART_IRQHandler+0x67c>
      return;
 800545e:	bf00      	nop
 8005460:	e006      	b.n	8005470 <HAL_UART_IRQHandler+0x67c>
    return;
 8005462:	bf00      	nop
 8005464:	e004      	b.n	8005470 <HAL_UART_IRQHandler+0x67c>
      return;
 8005466:	bf00      	nop
 8005468:	e002      	b.n	8005470 <HAL_UART_IRQHandler+0x67c>
      return;
 800546a:	bf00      	nop
 800546c:	e000      	b.n	8005470 <HAL_UART_IRQHandler+0x67c>
    return;
 800546e:	bf00      	nop
  }
}
 8005470:	37e8      	adds	r7, #232	@ 0xe8
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	bf00      	nop

08005478 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005480:	bf00      	nop
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr

0800548c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800548c:	b480      	push	{r7}
 800548e:	b083      	sub	sp, #12
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005494:	bf00      	nop
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr

080054a0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr

080054b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054cc:	b08c      	sub	sp, #48	@ 0x30
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80054d2:	2300      	movs	r3, #0
 80054d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	689a      	ldr	r2, [r3, #8]
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	691b      	ldr	r3, [r3, #16]
 80054e0:	431a      	orrs	r2, r3
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	695b      	ldr	r3, [r3, #20]
 80054e6:	431a      	orrs	r2, r3
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	69db      	ldr	r3, [r3, #28]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	4baa      	ldr	r3, [pc, #680]	@ (80057a0 <UART_SetConfig+0x2d8>)
 80054f8:	4013      	ands	r3, r2
 80054fa:	697a      	ldr	r2, [r7, #20]
 80054fc:	6812      	ldr	r2, [r2, #0]
 80054fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005500:	430b      	orrs	r3, r1
 8005502:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	68da      	ldr	r2, [r3, #12]
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a9f      	ldr	r2, [pc, #636]	@ (80057a4 <UART_SetConfig+0x2dc>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d004      	beq.n	8005534 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005530:	4313      	orrs	r3, r2
 8005532:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800553e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005542:	697a      	ldr	r2, [r7, #20]
 8005544:	6812      	ldr	r2, [r2, #0]
 8005546:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005548:	430b      	orrs	r3, r1
 800554a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005552:	f023 010f 	bic.w	r1, r3, #15
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	430a      	orrs	r2, r1
 8005560:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a90      	ldr	r2, [pc, #576]	@ (80057a8 <UART_SetConfig+0x2e0>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d125      	bne.n	80055b8 <UART_SetConfig+0xf0>
 800556c:	4b8f      	ldr	r3, [pc, #572]	@ (80057ac <UART_SetConfig+0x2e4>)
 800556e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005572:	f003 0303 	and.w	r3, r3, #3
 8005576:	2b03      	cmp	r3, #3
 8005578:	d81a      	bhi.n	80055b0 <UART_SetConfig+0xe8>
 800557a:	a201      	add	r2, pc, #4	@ (adr r2, 8005580 <UART_SetConfig+0xb8>)
 800557c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005580:	08005591 	.word	0x08005591
 8005584:	080055a1 	.word	0x080055a1
 8005588:	08005599 	.word	0x08005599
 800558c:	080055a9 	.word	0x080055a9
 8005590:	2301      	movs	r3, #1
 8005592:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005596:	e116      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005598:	2302      	movs	r3, #2
 800559a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800559e:	e112      	b.n	80057c6 <UART_SetConfig+0x2fe>
 80055a0:	2304      	movs	r3, #4
 80055a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055a6:	e10e      	b.n	80057c6 <UART_SetConfig+0x2fe>
 80055a8:	2308      	movs	r3, #8
 80055aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055ae:	e10a      	b.n	80057c6 <UART_SetConfig+0x2fe>
 80055b0:	2310      	movs	r3, #16
 80055b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055b6:	e106      	b.n	80057c6 <UART_SetConfig+0x2fe>
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a7c      	ldr	r2, [pc, #496]	@ (80057b0 <UART_SetConfig+0x2e8>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d138      	bne.n	8005634 <UART_SetConfig+0x16c>
 80055c2:	4b7a      	ldr	r3, [pc, #488]	@ (80057ac <UART_SetConfig+0x2e4>)
 80055c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055c8:	f003 030c 	and.w	r3, r3, #12
 80055cc:	2b0c      	cmp	r3, #12
 80055ce:	d82d      	bhi.n	800562c <UART_SetConfig+0x164>
 80055d0:	a201      	add	r2, pc, #4	@ (adr r2, 80055d8 <UART_SetConfig+0x110>)
 80055d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d6:	bf00      	nop
 80055d8:	0800560d 	.word	0x0800560d
 80055dc:	0800562d 	.word	0x0800562d
 80055e0:	0800562d 	.word	0x0800562d
 80055e4:	0800562d 	.word	0x0800562d
 80055e8:	0800561d 	.word	0x0800561d
 80055ec:	0800562d 	.word	0x0800562d
 80055f0:	0800562d 	.word	0x0800562d
 80055f4:	0800562d 	.word	0x0800562d
 80055f8:	08005615 	.word	0x08005615
 80055fc:	0800562d 	.word	0x0800562d
 8005600:	0800562d 	.word	0x0800562d
 8005604:	0800562d 	.word	0x0800562d
 8005608:	08005625 	.word	0x08005625
 800560c:	2300      	movs	r3, #0
 800560e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005612:	e0d8      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005614:	2302      	movs	r3, #2
 8005616:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800561a:	e0d4      	b.n	80057c6 <UART_SetConfig+0x2fe>
 800561c:	2304      	movs	r3, #4
 800561e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005622:	e0d0      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005624:	2308      	movs	r3, #8
 8005626:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800562a:	e0cc      	b.n	80057c6 <UART_SetConfig+0x2fe>
 800562c:	2310      	movs	r3, #16
 800562e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005632:	e0c8      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a5e      	ldr	r2, [pc, #376]	@ (80057b4 <UART_SetConfig+0x2ec>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d125      	bne.n	800568a <UART_SetConfig+0x1c2>
 800563e:	4b5b      	ldr	r3, [pc, #364]	@ (80057ac <UART_SetConfig+0x2e4>)
 8005640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005644:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005648:	2b30      	cmp	r3, #48	@ 0x30
 800564a:	d016      	beq.n	800567a <UART_SetConfig+0x1b2>
 800564c:	2b30      	cmp	r3, #48	@ 0x30
 800564e:	d818      	bhi.n	8005682 <UART_SetConfig+0x1ba>
 8005650:	2b20      	cmp	r3, #32
 8005652:	d00a      	beq.n	800566a <UART_SetConfig+0x1a2>
 8005654:	2b20      	cmp	r3, #32
 8005656:	d814      	bhi.n	8005682 <UART_SetConfig+0x1ba>
 8005658:	2b00      	cmp	r3, #0
 800565a:	d002      	beq.n	8005662 <UART_SetConfig+0x19a>
 800565c:	2b10      	cmp	r3, #16
 800565e:	d008      	beq.n	8005672 <UART_SetConfig+0x1aa>
 8005660:	e00f      	b.n	8005682 <UART_SetConfig+0x1ba>
 8005662:	2300      	movs	r3, #0
 8005664:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005668:	e0ad      	b.n	80057c6 <UART_SetConfig+0x2fe>
 800566a:	2302      	movs	r3, #2
 800566c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005670:	e0a9      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005672:	2304      	movs	r3, #4
 8005674:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005678:	e0a5      	b.n	80057c6 <UART_SetConfig+0x2fe>
 800567a:	2308      	movs	r3, #8
 800567c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005680:	e0a1      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005682:	2310      	movs	r3, #16
 8005684:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005688:	e09d      	b.n	80057c6 <UART_SetConfig+0x2fe>
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a4a      	ldr	r2, [pc, #296]	@ (80057b8 <UART_SetConfig+0x2f0>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d125      	bne.n	80056e0 <UART_SetConfig+0x218>
 8005694:	4b45      	ldr	r3, [pc, #276]	@ (80057ac <UART_SetConfig+0x2e4>)
 8005696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800569a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800569e:	2bc0      	cmp	r3, #192	@ 0xc0
 80056a0:	d016      	beq.n	80056d0 <UART_SetConfig+0x208>
 80056a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80056a4:	d818      	bhi.n	80056d8 <UART_SetConfig+0x210>
 80056a6:	2b80      	cmp	r3, #128	@ 0x80
 80056a8:	d00a      	beq.n	80056c0 <UART_SetConfig+0x1f8>
 80056aa:	2b80      	cmp	r3, #128	@ 0x80
 80056ac:	d814      	bhi.n	80056d8 <UART_SetConfig+0x210>
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d002      	beq.n	80056b8 <UART_SetConfig+0x1f0>
 80056b2:	2b40      	cmp	r3, #64	@ 0x40
 80056b4:	d008      	beq.n	80056c8 <UART_SetConfig+0x200>
 80056b6:	e00f      	b.n	80056d8 <UART_SetConfig+0x210>
 80056b8:	2300      	movs	r3, #0
 80056ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056be:	e082      	b.n	80057c6 <UART_SetConfig+0x2fe>
 80056c0:	2302      	movs	r3, #2
 80056c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056c6:	e07e      	b.n	80057c6 <UART_SetConfig+0x2fe>
 80056c8:	2304      	movs	r3, #4
 80056ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056ce:	e07a      	b.n	80057c6 <UART_SetConfig+0x2fe>
 80056d0:	2308      	movs	r3, #8
 80056d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056d6:	e076      	b.n	80057c6 <UART_SetConfig+0x2fe>
 80056d8:	2310      	movs	r3, #16
 80056da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056de:	e072      	b.n	80057c6 <UART_SetConfig+0x2fe>
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a35      	ldr	r2, [pc, #212]	@ (80057bc <UART_SetConfig+0x2f4>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d12a      	bne.n	8005740 <UART_SetConfig+0x278>
 80056ea:	4b30      	ldr	r3, [pc, #192]	@ (80057ac <UART_SetConfig+0x2e4>)
 80056ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056f8:	d01a      	beq.n	8005730 <UART_SetConfig+0x268>
 80056fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056fe:	d81b      	bhi.n	8005738 <UART_SetConfig+0x270>
 8005700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005704:	d00c      	beq.n	8005720 <UART_SetConfig+0x258>
 8005706:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800570a:	d815      	bhi.n	8005738 <UART_SetConfig+0x270>
 800570c:	2b00      	cmp	r3, #0
 800570e:	d003      	beq.n	8005718 <UART_SetConfig+0x250>
 8005710:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005714:	d008      	beq.n	8005728 <UART_SetConfig+0x260>
 8005716:	e00f      	b.n	8005738 <UART_SetConfig+0x270>
 8005718:	2300      	movs	r3, #0
 800571a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800571e:	e052      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005720:	2302      	movs	r3, #2
 8005722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005726:	e04e      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005728:	2304      	movs	r3, #4
 800572a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800572e:	e04a      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005730:	2308      	movs	r3, #8
 8005732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005736:	e046      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005738:	2310      	movs	r3, #16
 800573a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800573e:	e042      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a17      	ldr	r2, [pc, #92]	@ (80057a4 <UART_SetConfig+0x2dc>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d13a      	bne.n	80057c0 <UART_SetConfig+0x2f8>
 800574a:	4b18      	ldr	r3, [pc, #96]	@ (80057ac <UART_SetConfig+0x2e4>)
 800574c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005750:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005754:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005758:	d01a      	beq.n	8005790 <UART_SetConfig+0x2c8>
 800575a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800575e:	d81b      	bhi.n	8005798 <UART_SetConfig+0x2d0>
 8005760:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005764:	d00c      	beq.n	8005780 <UART_SetConfig+0x2b8>
 8005766:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800576a:	d815      	bhi.n	8005798 <UART_SetConfig+0x2d0>
 800576c:	2b00      	cmp	r3, #0
 800576e:	d003      	beq.n	8005778 <UART_SetConfig+0x2b0>
 8005770:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005774:	d008      	beq.n	8005788 <UART_SetConfig+0x2c0>
 8005776:	e00f      	b.n	8005798 <UART_SetConfig+0x2d0>
 8005778:	2300      	movs	r3, #0
 800577a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800577e:	e022      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005780:	2302      	movs	r3, #2
 8005782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005786:	e01e      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005788:	2304      	movs	r3, #4
 800578a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800578e:	e01a      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005790:	2308      	movs	r3, #8
 8005792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005796:	e016      	b.n	80057c6 <UART_SetConfig+0x2fe>
 8005798:	2310      	movs	r3, #16
 800579a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800579e:	e012      	b.n	80057c6 <UART_SetConfig+0x2fe>
 80057a0:	cfff69f3 	.word	0xcfff69f3
 80057a4:	40008000 	.word	0x40008000
 80057a8:	40013800 	.word	0x40013800
 80057ac:	40021000 	.word	0x40021000
 80057b0:	40004400 	.word	0x40004400
 80057b4:	40004800 	.word	0x40004800
 80057b8:	40004c00 	.word	0x40004c00
 80057bc:	40005000 	.word	0x40005000
 80057c0:	2310      	movs	r3, #16
 80057c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4aae      	ldr	r2, [pc, #696]	@ (8005a84 <UART_SetConfig+0x5bc>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	f040 8097 	bne.w	8005900 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80057d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80057d6:	2b08      	cmp	r3, #8
 80057d8:	d823      	bhi.n	8005822 <UART_SetConfig+0x35a>
 80057da:	a201      	add	r2, pc, #4	@ (adr r2, 80057e0 <UART_SetConfig+0x318>)
 80057dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e0:	08005805 	.word	0x08005805
 80057e4:	08005823 	.word	0x08005823
 80057e8:	0800580d 	.word	0x0800580d
 80057ec:	08005823 	.word	0x08005823
 80057f0:	08005813 	.word	0x08005813
 80057f4:	08005823 	.word	0x08005823
 80057f8:	08005823 	.word	0x08005823
 80057fc:	08005823 	.word	0x08005823
 8005800:	0800581b 	.word	0x0800581b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005804:	f7fe fe58 	bl	80044b8 <HAL_RCC_GetPCLK1Freq>
 8005808:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800580a:	e010      	b.n	800582e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800580c:	4b9e      	ldr	r3, [pc, #632]	@ (8005a88 <UART_SetConfig+0x5c0>)
 800580e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005810:	e00d      	b.n	800582e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005812:	f7fe fde3 	bl	80043dc <HAL_RCC_GetSysClockFreq>
 8005816:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005818:	e009      	b.n	800582e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800581a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800581e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005820:	e005      	b.n	800582e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005822:	2300      	movs	r3, #0
 8005824:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800582c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800582e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005830:	2b00      	cmp	r3, #0
 8005832:	f000 8130 	beq.w	8005a96 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583a:	4a94      	ldr	r2, [pc, #592]	@ (8005a8c <UART_SetConfig+0x5c4>)
 800583c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005840:	461a      	mov	r2, r3
 8005842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005844:	fbb3 f3f2 	udiv	r3, r3, r2
 8005848:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	685a      	ldr	r2, [r3, #4]
 800584e:	4613      	mov	r3, r2
 8005850:	005b      	lsls	r3, r3, #1
 8005852:	4413      	add	r3, r2
 8005854:	69ba      	ldr	r2, [r7, #24]
 8005856:	429a      	cmp	r2, r3
 8005858:	d305      	bcc.n	8005866 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005860:	69ba      	ldr	r2, [r7, #24]
 8005862:	429a      	cmp	r2, r3
 8005864:	d903      	bls.n	800586e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800586c:	e113      	b.n	8005a96 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800586e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005870:	2200      	movs	r2, #0
 8005872:	60bb      	str	r3, [r7, #8]
 8005874:	60fa      	str	r2, [r7, #12]
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587a:	4a84      	ldr	r2, [pc, #528]	@ (8005a8c <UART_SetConfig+0x5c4>)
 800587c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005880:	b29b      	uxth	r3, r3
 8005882:	2200      	movs	r2, #0
 8005884:	603b      	str	r3, [r7, #0]
 8005886:	607a      	str	r2, [r7, #4]
 8005888:	e9d7 2300 	ldrd	r2, r3, [r7]
 800588c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005890:	f7fa fd1e 	bl	80002d0 <__aeabi_uldivmod>
 8005894:	4602      	mov	r2, r0
 8005896:	460b      	mov	r3, r1
 8005898:	4610      	mov	r0, r2
 800589a:	4619      	mov	r1, r3
 800589c:	f04f 0200 	mov.w	r2, #0
 80058a0:	f04f 0300 	mov.w	r3, #0
 80058a4:	020b      	lsls	r3, r1, #8
 80058a6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80058aa:	0202      	lsls	r2, r0, #8
 80058ac:	6979      	ldr	r1, [r7, #20]
 80058ae:	6849      	ldr	r1, [r1, #4]
 80058b0:	0849      	lsrs	r1, r1, #1
 80058b2:	2000      	movs	r0, #0
 80058b4:	460c      	mov	r4, r1
 80058b6:	4605      	mov	r5, r0
 80058b8:	eb12 0804 	adds.w	r8, r2, r4
 80058bc:	eb43 0905 	adc.w	r9, r3, r5
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	469a      	mov	sl, r3
 80058c8:	4693      	mov	fp, r2
 80058ca:	4652      	mov	r2, sl
 80058cc:	465b      	mov	r3, fp
 80058ce:	4640      	mov	r0, r8
 80058d0:	4649      	mov	r1, r9
 80058d2:	f7fa fcfd 	bl	80002d0 <__aeabi_uldivmod>
 80058d6:	4602      	mov	r2, r0
 80058d8:	460b      	mov	r3, r1
 80058da:	4613      	mov	r3, r2
 80058dc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80058de:	6a3b      	ldr	r3, [r7, #32]
 80058e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058e4:	d308      	bcc.n	80058f8 <UART_SetConfig+0x430>
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058ec:	d204      	bcs.n	80058f8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	6a3a      	ldr	r2, [r7, #32]
 80058f4:	60da      	str	r2, [r3, #12]
 80058f6:	e0ce      	b.n	8005a96 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80058fe:	e0ca      	b.n	8005a96 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	69db      	ldr	r3, [r3, #28]
 8005904:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005908:	d166      	bne.n	80059d8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800590a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800590e:	2b08      	cmp	r3, #8
 8005910:	d827      	bhi.n	8005962 <UART_SetConfig+0x49a>
 8005912:	a201      	add	r2, pc, #4	@ (adr r2, 8005918 <UART_SetConfig+0x450>)
 8005914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005918:	0800593d 	.word	0x0800593d
 800591c:	08005945 	.word	0x08005945
 8005920:	0800594d 	.word	0x0800594d
 8005924:	08005963 	.word	0x08005963
 8005928:	08005953 	.word	0x08005953
 800592c:	08005963 	.word	0x08005963
 8005930:	08005963 	.word	0x08005963
 8005934:	08005963 	.word	0x08005963
 8005938:	0800595b 	.word	0x0800595b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800593c:	f7fe fdbc 	bl	80044b8 <HAL_RCC_GetPCLK1Freq>
 8005940:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005942:	e014      	b.n	800596e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005944:	f7fe fdce 	bl	80044e4 <HAL_RCC_GetPCLK2Freq>
 8005948:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800594a:	e010      	b.n	800596e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800594c:	4b4e      	ldr	r3, [pc, #312]	@ (8005a88 <UART_SetConfig+0x5c0>)
 800594e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005950:	e00d      	b.n	800596e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005952:	f7fe fd43 	bl	80043dc <HAL_RCC_GetSysClockFreq>
 8005956:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005958:	e009      	b.n	800596e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800595a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800595e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005960:	e005      	b.n	800596e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005962:	2300      	movs	r3, #0
 8005964:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800596c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800596e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005970:	2b00      	cmp	r3, #0
 8005972:	f000 8090 	beq.w	8005a96 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800597a:	4a44      	ldr	r2, [pc, #272]	@ (8005a8c <UART_SetConfig+0x5c4>)
 800597c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005980:	461a      	mov	r2, r3
 8005982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005984:	fbb3 f3f2 	udiv	r3, r3, r2
 8005988:	005a      	lsls	r2, r3, #1
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	085b      	lsrs	r3, r3, #1
 8005990:	441a      	add	r2, r3
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	fbb2 f3f3 	udiv	r3, r2, r3
 800599a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800599c:	6a3b      	ldr	r3, [r7, #32]
 800599e:	2b0f      	cmp	r3, #15
 80059a0:	d916      	bls.n	80059d0 <UART_SetConfig+0x508>
 80059a2:	6a3b      	ldr	r3, [r7, #32]
 80059a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059a8:	d212      	bcs.n	80059d0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80059aa:	6a3b      	ldr	r3, [r7, #32]
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	f023 030f 	bic.w	r3, r3, #15
 80059b2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80059b4:	6a3b      	ldr	r3, [r7, #32]
 80059b6:	085b      	lsrs	r3, r3, #1
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	f003 0307 	and.w	r3, r3, #7
 80059be:	b29a      	uxth	r2, r3
 80059c0:	8bfb      	ldrh	r3, [r7, #30]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	8bfa      	ldrh	r2, [r7, #30]
 80059cc:	60da      	str	r2, [r3, #12]
 80059ce:	e062      	b.n	8005a96 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80059d6:	e05e      	b.n	8005a96 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80059d8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80059dc:	2b08      	cmp	r3, #8
 80059de:	d828      	bhi.n	8005a32 <UART_SetConfig+0x56a>
 80059e0:	a201      	add	r2, pc, #4	@ (adr r2, 80059e8 <UART_SetConfig+0x520>)
 80059e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e6:	bf00      	nop
 80059e8:	08005a0d 	.word	0x08005a0d
 80059ec:	08005a15 	.word	0x08005a15
 80059f0:	08005a1d 	.word	0x08005a1d
 80059f4:	08005a33 	.word	0x08005a33
 80059f8:	08005a23 	.word	0x08005a23
 80059fc:	08005a33 	.word	0x08005a33
 8005a00:	08005a33 	.word	0x08005a33
 8005a04:	08005a33 	.word	0x08005a33
 8005a08:	08005a2b 	.word	0x08005a2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a0c:	f7fe fd54 	bl	80044b8 <HAL_RCC_GetPCLK1Freq>
 8005a10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a12:	e014      	b.n	8005a3e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a14:	f7fe fd66 	bl	80044e4 <HAL_RCC_GetPCLK2Freq>
 8005a18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a1a:	e010      	b.n	8005a3e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8005a88 <UART_SetConfig+0x5c0>)
 8005a1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a20:	e00d      	b.n	8005a3e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a22:	f7fe fcdb 	bl	80043dc <HAL_RCC_GetSysClockFreq>
 8005a26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a28:	e009      	b.n	8005a3e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a30:	e005      	b.n	8005a3e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005a32:	2300      	movs	r3, #0
 8005a34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005a3c:	bf00      	nop
    }

    if (pclk != 0U)
 8005a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d028      	beq.n	8005a96 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a48:	4a10      	ldr	r2, [pc, #64]	@ (8005a8c <UART_SetConfig+0x5c4>)
 8005a4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a4e:	461a      	mov	r2, r3
 8005a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a52:	fbb3 f2f2 	udiv	r2, r3, r2
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	085b      	lsrs	r3, r3, #1
 8005a5c:	441a      	add	r2, r3
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a66:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a68:	6a3b      	ldr	r3, [r7, #32]
 8005a6a:	2b0f      	cmp	r3, #15
 8005a6c:	d910      	bls.n	8005a90 <UART_SetConfig+0x5c8>
 8005a6e:	6a3b      	ldr	r3, [r7, #32]
 8005a70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a74:	d20c      	bcs.n	8005a90 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005a76:	6a3b      	ldr	r3, [r7, #32]
 8005a78:	b29a      	uxth	r2, r3
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	60da      	str	r2, [r3, #12]
 8005a80:	e009      	b.n	8005a96 <UART_SetConfig+0x5ce>
 8005a82:	bf00      	nop
 8005a84:	40008000 	.word	0x40008000
 8005a88:	00f42400 	.word	0x00f42400
 8005a8c:	0800b118 	.word	0x0800b118
      }
      else
      {
        ret = HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	2201      	movs	r2, #1
 8005a9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005ab2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3730      	adds	r7, #48	@ 0x30
 8005aba:	46bd      	mov	sp, r7
 8005abc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005ac0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005acc:	f003 0308 	and.w	r3, r3, #8
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00a      	beq.n	8005aea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	430a      	orrs	r2, r1
 8005ae8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aee:	f003 0301 	and.w	r3, r3, #1
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00a      	beq.n	8005b0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	430a      	orrs	r2, r1
 8005b0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b10:	f003 0302 	and.w	r3, r3, #2
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d00a      	beq.n	8005b2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b32:	f003 0304 	and.w	r3, r3, #4
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00a      	beq.n	8005b50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	430a      	orrs	r2, r1
 8005b4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b54:	f003 0310 	and.w	r3, r3, #16
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00a      	beq.n	8005b72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b76:	f003 0320 	and.w	r3, r3, #32
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00a      	beq.n	8005b94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	430a      	orrs	r2, r1
 8005b92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d01a      	beq.n	8005bd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	430a      	orrs	r2, r1
 8005bb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bbe:	d10a      	bne.n	8005bd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	430a      	orrs	r2, r1
 8005bd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d00a      	beq.n	8005bf8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	430a      	orrs	r2, r1
 8005bf6:	605a      	str	r2, [r3, #4]
  }
}
 8005bf8:	bf00      	nop
 8005bfa:	370c      	adds	r7, #12
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr

08005c04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b098      	sub	sp, #96	@ 0x60
 8005c08:	af02      	add	r7, sp, #8
 8005c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c14:	f7fb fbc8 	bl	80013a8 <HAL_GetTick>
 8005c18:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0308 	and.w	r3, r3, #8
 8005c24:	2b08      	cmp	r3, #8
 8005c26:	d12f      	bne.n	8005c88 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c28:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c30:	2200      	movs	r2, #0
 8005c32:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f000 f88e 	bl	8005d58 <UART_WaitOnFlagUntilTimeout>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d022      	beq.n	8005c88 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c4a:	e853 3f00 	ldrex	r3, [r3]
 8005c4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c56:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c60:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c62:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c68:	e841 2300 	strex	r3, r2, [r1]
 8005c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d1e6      	bne.n	8005c42 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2220      	movs	r2, #32
 8005c78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c84:	2303      	movs	r3, #3
 8005c86:	e063      	b.n	8005d50 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f003 0304 	and.w	r3, r3, #4
 8005c92:	2b04      	cmp	r3, #4
 8005c94:	d149      	bne.n	8005d2a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c96:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c9a:	9300      	str	r3, [sp, #0]
 8005c9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f000 f857 	bl	8005d58 <UART_WaitOnFlagUntilTimeout>
 8005caa:	4603      	mov	r3, r0
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d03c      	beq.n	8005d2a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb8:	e853 3f00 	ldrex	r3, [r3]
 8005cbc:	623b      	str	r3, [r7, #32]
   return(result);
 8005cbe:	6a3b      	ldr	r3, [r7, #32]
 8005cc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	461a      	mov	r2, r3
 8005ccc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cce:	633b      	str	r3, [r7, #48]	@ 0x30
 8005cd0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cd6:	e841 2300 	strex	r3, r2, [r1]
 8005cda:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d1e6      	bne.n	8005cb0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	3308      	adds	r3, #8
 8005ce8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	e853 3f00 	ldrex	r3, [r3]
 8005cf0:	60fb      	str	r3, [r7, #12]
   return(result);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f023 0301 	bic.w	r3, r3, #1
 8005cf8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	3308      	adds	r3, #8
 8005d00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d02:	61fa      	str	r2, [r7, #28]
 8005d04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d06:	69b9      	ldr	r1, [r7, #24]
 8005d08:	69fa      	ldr	r2, [r7, #28]
 8005d0a:	e841 2300 	strex	r3, r2, [r1]
 8005d0e:	617b      	str	r3, [r7, #20]
   return(result);
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1e5      	bne.n	8005ce2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2220      	movs	r2, #32
 8005d1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e012      	b.n	8005d50 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2220      	movs	r2, #32
 8005d2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2220      	movs	r2, #32
 8005d36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d4e:	2300      	movs	r3, #0
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3758      	adds	r7, #88	@ 0x58
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	603b      	str	r3, [r7, #0]
 8005d64:	4613      	mov	r3, r2
 8005d66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d68:	e04f      	b.n	8005e0a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d6a:	69bb      	ldr	r3, [r7, #24]
 8005d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d70:	d04b      	beq.n	8005e0a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d72:	f7fb fb19 	bl	80013a8 <HAL_GetTick>
 8005d76:	4602      	mov	r2, r0
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	1ad3      	subs	r3, r2, r3
 8005d7c:	69ba      	ldr	r2, [r7, #24]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d302      	bcc.n	8005d88 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d82:	69bb      	ldr	r3, [r7, #24]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d101      	bne.n	8005d8c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005d88:	2303      	movs	r3, #3
 8005d8a:	e04e      	b.n	8005e2a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 0304 	and.w	r3, r3, #4
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d037      	beq.n	8005e0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	2b80      	cmp	r3, #128	@ 0x80
 8005d9e:	d034      	beq.n	8005e0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	2b40      	cmp	r3, #64	@ 0x40
 8005da4:	d031      	beq.n	8005e0a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	69db      	ldr	r3, [r3, #28]
 8005dac:	f003 0308 	and.w	r3, r3, #8
 8005db0:	2b08      	cmp	r3, #8
 8005db2:	d110      	bne.n	8005dd6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2208      	movs	r2, #8
 8005dba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f000 f920 	bl	8006002 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2208      	movs	r2, #8
 8005dc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e029      	b.n	8005e2a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	69db      	ldr	r3, [r3, #28]
 8005ddc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005de0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005de4:	d111      	bne.n	8005e0a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005dee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005df0:	68f8      	ldr	r0, [r7, #12]
 8005df2:	f000 f906 	bl	8006002 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2220      	movs	r2, #32
 8005dfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e00f      	b.n	8005e2a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	69da      	ldr	r2, [r3, #28]
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	4013      	ands	r3, r2
 8005e14:	68ba      	ldr	r2, [r7, #8]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	bf0c      	ite	eq
 8005e1a:	2301      	moveq	r3, #1
 8005e1c:	2300      	movne	r3, #0
 8005e1e:	b2db      	uxtb	r3, r3
 8005e20:	461a      	mov	r2, r3
 8005e22:	79fb      	ldrb	r3, [r7, #7]
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d0a0      	beq.n	8005d6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e28:	2300      	movs	r3, #0
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
	...

08005e34 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b096      	sub	sp, #88	@ 0x58
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	4613      	mov	r3, r2
 8005e40:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	68ba      	ldr	r2, [r7, #8]
 8005e46:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	88fa      	ldrh	r2, [r7, #6]
 8005e4c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2222      	movs	r2, #34	@ 0x22
 8005e5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d02d      	beq.n	8005ec6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e70:	4a40      	ldr	r2, [pc, #256]	@ (8005f74 <UART_Start_Receive_DMA+0x140>)
 8005e72:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e7a:	4a3f      	ldr	r2, [pc, #252]	@ (8005f78 <UART_Start_Receive_DMA+0x144>)
 8005e7c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e84:	4a3d      	ldr	r2, [pc, #244]	@ (8005f7c <UART_Start_Receive_DMA+0x148>)
 8005e86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e8e:	2200      	movs	r2, #0
 8005e90:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	3324      	adds	r3, #36	@ 0x24
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	88fb      	ldrh	r3, [r7, #6]
 8005ea8:	f7fb fc64 	bl	8001774 <HAL_DMA_Start_IT>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d009      	beq.n	8005ec6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2210      	movs	r2, #16
 8005eb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2220      	movs	r2, #32
 8005ebe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e051      	b.n	8005f6a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d018      	beq.n	8005f00 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ed6:	e853 3f00 	ldrex	r3, [r3]
 8005eda:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ede:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ee2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	461a      	mov	r2, r3
 8005eea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005eec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005eee:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005ef2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ef4:	e841 2300 	strex	r3, r2, [r1]
 8005ef8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005efa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d1e6      	bne.n	8005ece <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	3308      	adds	r3, #8
 8005f06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f0a:	e853 3f00 	ldrex	r3, [r3]
 8005f0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f12:	f043 0301 	orr.w	r3, r3, #1
 8005f16:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	3308      	adds	r3, #8
 8005f1e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005f20:	637a      	str	r2, [r7, #52]	@ 0x34
 8005f22:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f24:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005f26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005f28:	e841 2300 	strex	r3, r2, [r1]
 8005f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d1e5      	bne.n	8005f00 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	3308      	adds	r3, #8
 8005f3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	e853 3f00 	ldrex	r3, [r3]
 8005f42:	613b      	str	r3, [r7, #16]
   return(result);
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	3308      	adds	r3, #8
 8005f52:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f54:	623a      	str	r2, [r7, #32]
 8005f56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f58:	69f9      	ldr	r1, [r7, #28]
 8005f5a:	6a3a      	ldr	r2, [r7, #32]
 8005f5c:	e841 2300 	strex	r3, r2, [r1]
 8005f60:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f62:	69bb      	ldr	r3, [r7, #24]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d1e5      	bne.n	8005f34 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3758      	adds	r7, #88	@ 0x58
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
 8005f72:	bf00      	nop
 8005f74:	08006185 	.word	0x08006185
 8005f78:	080062b1 	.word	0x080062b1
 8005f7c:	080062ef 	.word	0x080062ef

08005f80 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b08f      	sub	sp, #60	@ 0x3c
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8e:	6a3b      	ldr	r3, [r7, #32]
 8005f90:	e853 3f00 	ldrex	r3, [r3]
 8005f94:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f96:	69fb      	ldr	r3, [r7, #28]
 8005f98:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005f9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fa8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005faa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fae:	e841 2300 	strex	r3, r2, [r1]
 8005fb2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d1e6      	bne.n	8005f88 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	3308      	adds	r3, #8
 8005fc0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	e853 3f00 	ldrex	r3, [r3]
 8005fc8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005fd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	3308      	adds	r3, #8
 8005fd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fda:	61ba      	str	r2, [r7, #24]
 8005fdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fde:	6979      	ldr	r1, [r7, #20]
 8005fe0:	69ba      	ldr	r2, [r7, #24]
 8005fe2:	e841 2300 	strex	r3, r2, [r1]
 8005fe6:	613b      	str	r3, [r7, #16]
   return(result);
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d1e5      	bne.n	8005fba <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2220      	movs	r2, #32
 8005ff2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8005ff6:	bf00      	nop
 8005ff8:	373c      	adds	r7, #60	@ 0x3c
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006000:	4770      	bx	lr

08006002 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006002:	b480      	push	{r7}
 8006004:	b095      	sub	sp, #84	@ 0x54
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006012:	e853 3f00 	ldrex	r3, [r3]
 8006016:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800601a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800601e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	461a      	mov	r2, r3
 8006026:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006028:	643b      	str	r3, [r7, #64]	@ 0x40
 800602a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800602e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006030:	e841 2300 	strex	r3, r2, [r1]
 8006034:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006038:	2b00      	cmp	r3, #0
 800603a:	d1e6      	bne.n	800600a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	3308      	adds	r3, #8
 8006042:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006044:	6a3b      	ldr	r3, [r7, #32]
 8006046:	e853 3f00 	ldrex	r3, [r3]
 800604a:	61fb      	str	r3, [r7, #28]
   return(result);
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006052:	f023 0301 	bic.w	r3, r3, #1
 8006056:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	3308      	adds	r3, #8
 800605e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006060:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006062:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006064:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006066:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006068:	e841 2300 	strex	r3, r2, [r1]
 800606c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800606e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1e3      	bne.n	800603c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006078:	2b01      	cmp	r3, #1
 800607a:	d118      	bne.n	80060ae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	e853 3f00 	ldrex	r3, [r3]
 8006088:	60bb      	str	r3, [r7, #8]
   return(result);
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	f023 0310 	bic.w	r3, r3, #16
 8006090:	647b      	str	r3, [r7, #68]	@ 0x44
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	461a      	mov	r2, r3
 8006098:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800609a:	61bb      	str	r3, [r7, #24]
 800609c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609e:	6979      	ldr	r1, [r7, #20]
 80060a0:	69ba      	ldr	r2, [r7, #24]
 80060a2:	e841 2300 	strex	r3, r2, [r1]
 80060a6:	613b      	str	r3, [r7, #16]
   return(result);
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1e6      	bne.n	800607c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2220      	movs	r2, #32
 80060b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80060c2:	bf00      	nop
 80060c4:	3754      	adds	r7, #84	@ 0x54
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr

080060ce <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80060ce:	b580      	push	{r7, lr}
 80060d0:	b090      	sub	sp, #64	@ 0x40
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060da:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f003 0320 	and.w	r3, r3, #32
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d137      	bne.n	800615a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80060ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060ec:	2200      	movs	r2, #0
 80060ee:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80060f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	3308      	adds	r3, #8
 80060f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060fc:	e853 3f00 	ldrex	r3, [r3]
 8006100:	623b      	str	r3, [r7, #32]
   return(result);
 8006102:	6a3b      	ldr	r3, [r7, #32]
 8006104:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006108:	63bb      	str	r3, [r7, #56]	@ 0x38
 800610a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	3308      	adds	r3, #8
 8006110:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006112:	633a      	str	r2, [r7, #48]	@ 0x30
 8006114:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006116:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006118:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800611a:	e841 2300 	strex	r3, r2, [r1]
 800611e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1e5      	bne.n	80060f2 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	e853 3f00 	ldrex	r3, [r3]
 8006132:	60fb      	str	r3, [r7, #12]
   return(result);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800613a:	637b      	str	r3, [r7, #52]	@ 0x34
 800613c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	461a      	mov	r2, r3
 8006142:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006144:	61fb      	str	r3, [r7, #28]
 8006146:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006148:	69b9      	ldr	r1, [r7, #24]
 800614a:	69fa      	ldr	r2, [r7, #28]
 800614c:	e841 2300 	strex	r3, r2, [r1]
 8006150:	617b      	str	r3, [r7, #20]
   return(result);
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d1e6      	bne.n	8006126 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006158:	e002      	b.n	8006160 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800615a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800615c:	f7fb f876 	bl	800124c <HAL_UART_TxCpltCallback>
}
 8006160:	bf00      	nop
 8006162:	3740      	adds	r7, #64	@ 0x40
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006174:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006176:	68f8      	ldr	r0, [r7, #12]
 8006178:	f7ff f97e 	bl	8005478 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800617c:	bf00      	nop
 800617e:	3710      	adds	r7, #16
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b09c      	sub	sp, #112	@ 0x70
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006190:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f003 0320 	and.w	r3, r3, #32
 800619c:	2b00      	cmp	r3, #0
 800619e:	d171      	bne.n	8006284 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80061a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061a2:	2200      	movs	r2, #0
 80061a4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061b0:	e853 3f00 	ldrex	r3, [r3]
 80061b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80061b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80061b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	461a      	mov	r2, r3
 80061c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80061c8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80061cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80061ce:	e841 2300 	strex	r3, r2, [r1]
 80061d2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80061d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d1e6      	bne.n	80061a8 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	3308      	adds	r3, #8
 80061e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061e4:	e853 3f00 	ldrex	r3, [r3]
 80061e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80061ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ec:	f023 0301 	bic.w	r3, r3, #1
 80061f0:	667b      	str	r3, [r7, #100]	@ 0x64
 80061f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	3308      	adds	r3, #8
 80061f8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80061fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80061fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006200:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006202:	e841 2300 	strex	r3, r2, [r1]
 8006206:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006208:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800620a:	2b00      	cmp	r3, #0
 800620c:	d1e5      	bne.n	80061da <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800620e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	3308      	adds	r3, #8
 8006214:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006218:	e853 3f00 	ldrex	r3, [r3]
 800621c:	623b      	str	r3, [r7, #32]
   return(result);
 800621e:	6a3b      	ldr	r3, [r7, #32]
 8006220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006224:	663b      	str	r3, [r7, #96]	@ 0x60
 8006226:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	3308      	adds	r3, #8
 800622c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800622e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006230:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006232:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006234:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006236:	e841 2300 	strex	r3, r2, [r1]
 800623a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800623c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1e5      	bne.n	800620e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006242:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006244:	2220      	movs	r2, #32
 8006246:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800624a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800624c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800624e:	2b01      	cmp	r3, #1
 8006250:	d118      	bne.n	8006284 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006252:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	e853 3f00 	ldrex	r3, [r3]
 800625e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f023 0310 	bic.w	r3, r3, #16
 8006266:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006268:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	461a      	mov	r2, r3
 800626e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006270:	61fb      	str	r3, [r7, #28]
 8006272:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006274:	69b9      	ldr	r1, [r7, #24]
 8006276:	69fa      	ldr	r2, [r7, #28]
 8006278:	e841 2300 	strex	r3, r2, [r1]
 800627c:	617b      	str	r3, [r7, #20]
   return(result);
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d1e6      	bne.n	8006252 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006284:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006286:	2200      	movs	r2, #0
 8006288:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800628a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800628c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800628e:	2b01      	cmp	r3, #1
 8006290:	d107      	bne.n	80062a2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006292:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006294:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006298:	4619      	mov	r1, r3
 800629a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800629c:	f7fa ff7e 	bl	800119c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80062a0:	e002      	b.n	80062a8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80062a2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80062a4:	f7ff f8f2 	bl	800548c <HAL_UART_RxCpltCallback>
}
 80062a8:	bf00      	nop
 80062aa:	3770      	adds	r7, #112	@ 0x70
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062bc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2201      	movs	r2, #1
 80062c2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d109      	bne.n	80062e0 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80062d2:	085b      	lsrs	r3, r3, #1
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	4619      	mov	r1, r3
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f7fa ff5f 	bl	800119c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80062de:	e002      	b.n	80062e6 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80062e0:	68f8      	ldr	r0, [r7, #12]
 80062e2:	f7ff f8dd 	bl	80054a0 <HAL_UART_RxHalfCpltCallback>
}
 80062e6:	bf00      	nop
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}

080062ee <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80062ee:	b580      	push	{r7, lr}
 80062f0:	b086      	sub	sp, #24
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062fa:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006302:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800630a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006316:	2b80      	cmp	r3, #128	@ 0x80
 8006318:	d109      	bne.n	800632e <UART_DMAError+0x40>
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	2b21      	cmp	r3, #33	@ 0x21
 800631e:	d106      	bne.n	800632e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	2200      	movs	r2, #0
 8006324:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8006328:	6978      	ldr	r0, [r7, #20]
 800632a:	f7ff fe29 	bl	8005f80 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006338:	2b40      	cmp	r3, #64	@ 0x40
 800633a:	d109      	bne.n	8006350 <UART_DMAError+0x62>
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2b22      	cmp	r3, #34	@ 0x22
 8006340:	d106      	bne.n	8006350 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	2200      	movs	r2, #0
 8006346:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800634a:	6978      	ldr	r0, [r7, #20]
 800634c:	f7ff fe59 	bl	8006002 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006356:	f043 0210 	orr.w	r2, r3, #16
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006360:	6978      	ldr	r0, [r7, #20]
 8006362:	f7ff f8a7 	bl	80054b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006366:	bf00      	nop
 8006368:	3718      	adds	r7, #24
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}

0800636e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800636e:	b580      	push	{r7, lr}
 8006370:	b084      	sub	sp, #16
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800637a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2200      	movs	r2, #0
 8006380:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f7ff f895 	bl	80054b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800638a:	bf00      	nop
 800638c:	3710      	adds	r7, #16
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}

08006392 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006392:	b580      	push	{r7, lr}
 8006394:	b088      	sub	sp, #32
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	e853 3f00 	ldrex	r3, [r3]
 80063a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063ae:	61fb      	str	r3, [r7, #28]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	461a      	mov	r2, r3
 80063b6:	69fb      	ldr	r3, [r7, #28]
 80063b8:	61bb      	str	r3, [r7, #24]
 80063ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063bc:	6979      	ldr	r1, [r7, #20]
 80063be:	69ba      	ldr	r2, [r7, #24]
 80063c0:	e841 2300 	strex	r3, r2, [r1]
 80063c4:	613b      	str	r3, [r7, #16]
   return(result);
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1e6      	bne.n	800639a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2220      	movs	r2, #32
 80063d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f7fa ff36 	bl	800124c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063e0:	bf00      	nop
 80063e2:	3720      	adds	r7, #32
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80063f0:	bf00      	nop
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006404:	bf00      	nop
 8006406:	370c      	adds	r7, #12
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr

08006410 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006410:	b480      	push	{r7}
 8006412:	b083      	sub	sp, #12
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006418:	bf00      	nop
 800641a:	370c      	adds	r7, #12
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006424:	b480      	push	{r7}
 8006426:	b085      	sub	sp, #20
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006432:	2b01      	cmp	r3, #1
 8006434:	d101      	bne.n	800643a <HAL_UARTEx_DisableFifoMode+0x16>
 8006436:	2302      	movs	r3, #2
 8006438:	e027      	b.n	800648a <HAL_UARTEx_DisableFifoMode+0x66>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2201      	movs	r2, #1
 800643e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2224      	movs	r2, #36	@ 0x24
 8006446:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f022 0201 	bic.w	r2, r2, #1
 8006460:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006468:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2220      	movs	r2, #32
 800647c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2200      	movs	r2, #0
 8006484:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3714      	adds	r7, #20
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr

08006496 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006496:	b580      	push	{r7, lr}
 8006498:	b084      	sub	sp, #16
 800649a:	af00      	add	r7, sp, #0
 800649c:	6078      	str	r0, [r7, #4]
 800649e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d101      	bne.n	80064ae <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80064aa:	2302      	movs	r3, #2
 80064ac:	e02d      	b.n	800650a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2224      	movs	r2, #36	@ 0x24
 80064ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f022 0201 	bic.w	r2, r2, #1
 80064d4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	683a      	ldr	r2, [r7, #0]
 80064e6:	430a      	orrs	r2, r1
 80064e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 f8a4 	bl	8006638 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	68fa      	ldr	r2, [r7, #12]
 80064f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2220      	movs	r2, #32
 80064fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3710      	adds	r7, #16
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}

08006512 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006512:	b580      	push	{r7, lr}
 8006514:	b084      	sub	sp, #16
 8006516:	af00      	add	r7, sp, #0
 8006518:	6078      	str	r0, [r7, #4]
 800651a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006522:	2b01      	cmp	r3, #1
 8006524:	d101      	bne.n	800652a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006526:	2302      	movs	r3, #2
 8006528:	e02d      	b.n	8006586 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2201      	movs	r2, #1
 800652e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2224      	movs	r2, #36	@ 0x24
 8006536:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f022 0201 	bic.w	r2, r2, #1
 8006550:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	683a      	ldr	r2, [r7, #0]
 8006562:	430a      	orrs	r2, r1
 8006564:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 f866 	bl	8006638 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	68fa      	ldr	r2, [r7, #12]
 8006572:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2220      	movs	r2, #32
 8006578:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006584:	2300      	movs	r3, #0
}
 8006586:	4618      	mov	r0, r3
 8006588:	3710      	adds	r7, #16
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}

0800658e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b08c      	sub	sp, #48	@ 0x30
 8006592:	af00      	add	r7, sp, #0
 8006594:	60f8      	str	r0, [r7, #12]
 8006596:	60b9      	str	r1, [r7, #8]
 8006598:	4613      	mov	r3, r2
 800659a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065a2:	2b20      	cmp	r3, #32
 80065a4:	d142      	bne.n	800662c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d002      	beq.n	80065b2 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80065ac:	88fb      	ldrh	r3, [r7, #6]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d101      	bne.n	80065b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e03b      	b.n	800662e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2201      	movs	r2, #1
 80065ba:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2200      	movs	r2, #0
 80065c0:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80065c2:	88fb      	ldrh	r3, [r7, #6]
 80065c4:	461a      	mov	r2, r3
 80065c6:	68b9      	ldr	r1, [r7, #8]
 80065c8:	68f8      	ldr	r0, [r7, #12]
 80065ca:	f7ff fc33 	bl	8005e34 <UART_Start_Receive_DMA>
 80065ce:	4603      	mov	r3, r0
 80065d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80065d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d124      	bne.n	8006626 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d11d      	bne.n	8006620 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2210      	movs	r2, #16
 80065ea:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	e853 3f00 	ldrex	r3, [r3]
 80065f8:	617b      	str	r3, [r7, #20]
   return(result);
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	f043 0310 	orr.w	r3, r3, #16
 8006600:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	461a      	mov	r2, r3
 8006608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800660a:	627b      	str	r3, [r7, #36]	@ 0x24
 800660c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800660e:	6a39      	ldr	r1, [r7, #32]
 8006610:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006612:	e841 2300 	strex	r3, r2, [r1]
 8006616:	61fb      	str	r3, [r7, #28]
   return(result);
 8006618:	69fb      	ldr	r3, [r7, #28]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d1e6      	bne.n	80065ec <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800661e:	e002      	b.n	8006626 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006620:	2301      	movs	r3, #1
 8006622:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8006626:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800662a:	e000      	b.n	800662e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800662c:	2302      	movs	r3, #2
  }
}
 800662e:	4618      	mov	r0, r3
 8006630:	3730      	adds	r7, #48	@ 0x30
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
	...

08006638 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006638:	b480      	push	{r7}
 800663a:	b085      	sub	sp, #20
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006644:	2b00      	cmp	r3, #0
 8006646:	d108      	bne.n	800665a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2201      	movs	r2, #1
 800664c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2201      	movs	r2, #1
 8006654:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006658:	e031      	b.n	80066be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800665a:	2308      	movs	r3, #8
 800665c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800665e:	2308      	movs	r3, #8
 8006660:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	0e5b      	lsrs	r3, r3, #25
 800666a:	b2db      	uxtb	r3, r3
 800666c:	f003 0307 	and.w	r3, r3, #7
 8006670:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	0f5b      	lsrs	r3, r3, #29
 800667a:	b2db      	uxtb	r3, r3
 800667c:	f003 0307 	and.w	r3, r3, #7
 8006680:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006682:	7bbb      	ldrb	r3, [r7, #14]
 8006684:	7b3a      	ldrb	r2, [r7, #12]
 8006686:	4911      	ldr	r1, [pc, #68]	@ (80066cc <UARTEx_SetNbDataToProcess+0x94>)
 8006688:	5c8a      	ldrb	r2, [r1, r2]
 800668a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800668e:	7b3a      	ldrb	r2, [r7, #12]
 8006690:	490f      	ldr	r1, [pc, #60]	@ (80066d0 <UARTEx_SetNbDataToProcess+0x98>)
 8006692:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006694:	fb93 f3f2 	sdiv	r3, r3, r2
 8006698:	b29a      	uxth	r2, r3
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80066a0:	7bfb      	ldrb	r3, [r7, #15]
 80066a2:	7b7a      	ldrb	r2, [r7, #13]
 80066a4:	4909      	ldr	r1, [pc, #36]	@ (80066cc <UARTEx_SetNbDataToProcess+0x94>)
 80066a6:	5c8a      	ldrb	r2, [r1, r2]
 80066a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80066ac:	7b7a      	ldrb	r2, [r7, #13]
 80066ae:	4908      	ldr	r1, [pc, #32]	@ (80066d0 <UARTEx_SetNbDataToProcess+0x98>)
 80066b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80066b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80066b6:	b29a      	uxth	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80066be:	bf00      	nop
 80066c0:	3714      	adds	r7, #20
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
 80066ca:	bf00      	nop
 80066cc:	0800b130 	.word	0x0800b130
 80066d0:	0800b138 	.word	0x0800b138

080066d4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b085      	sub	sp, #20
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80066e4:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80066e8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	b29a      	uxth	r2, r3
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80066f4:	2300      	movs	r3, #0
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3714      	adds	r7, #20
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr

08006702 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006702:	b480      	push	{r7}
 8006704:	b085      	sub	sp, #20
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800670a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800670e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006716:	b29a      	uxth	r2, r3
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	b29b      	uxth	r3, r3
 800671c:	43db      	mvns	r3, r3
 800671e:	b29b      	uxth	r3, r3
 8006720:	4013      	ands	r3, r2
 8006722:	b29a      	uxth	r2, r3
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800672a:	2300      	movs	r3, #0
}
 800672c:	4618      	mov	r0, r3
 800672e:	3714      	adds	r7, #20
 8006730:	46bd      	mov	sp, r7
 8006732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006736:	4770      	bx	lr

08006738 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006738:	b480      	push	{r7}
 800673a:	b085      	sub	sp, #20
 800673c:	af00      	add	r7, sp, #0
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	1d3b      	adds	r3, r7, #4
 8006742:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2201      	movs	r2, #1
 800674a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2200      	movs	r2, #0
 8006752:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2200      	movs	r2, #0
 8006762:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006766:	2300      	movs	r3, #0
}
 8006768:	4618      	mov	r0, r3
 800676a:	3714      	adds	r7, #20
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006774:	b480      	push	{r7}
 8006776:	b0a7      	sub	sp, #156	@ 0x9c
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800677e:	2300      	movs	r3, #0
 8006780:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006784:	687a      	ldr	r2, [r7, #4]
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	781b      	ldrb	r3, [r3, #0]
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	4413      	add	r3, r2
 800678e:	881b      	ldrh	r3, [r3, #0]
 8006790:	b29b      	uxth	r3, r3
 8006792:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8006796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800679a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	78db      	ldrb	r3, [r3, #3]
 80067a2:	2b03      	cmp	r3, #3
 80067a4:	d81f      	bhi.n	80067e6 <USB_ActivateEndpoint+0x72>
 80067a6:	a201      	add	r2, pc, #4	@ (adr r2, 80067ac <USB_ActivateEndpoint+0x38>)
 80067a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ac:	080067bd 	.word	0x080067bd
 80067b0:	080067d9 	.word	0x080067d9
 80067b4:	080067ef 	.word	0x080067ef
 80067b8:	080067cb 	.word	0x080067cb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80067bc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80067c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80067c4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80067c8:	e012      	b.n	80067f0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80067ca:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80067ce:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80067d2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80067d6:	e00b      	b.n	80067f0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80067d8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80067dc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80067e0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80067e4:	e004      	b.n	80067f0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80067ec:	e000      	b.n	80067f0 <USB_ActivateEndpoint+0x7c>
      break;
 80067ee:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	781b      	ldrb	r3, [r3, #0]
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	441a      	add	r2, r3
 80067fa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80067fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006802:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006806:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800680a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800680e:	b29b      	uxth	r3, r3
 8006810:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	781b      	ldrb	r3, [r3, #0]
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	4413      	add	r3, r2
 800681c:	881b      	ldrh	r3, [r3, #0]
 800681e:	b29b      	uxth	r3, r3
 8006820:	b21b      	sxth	r3, r3
 8006822:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800682a:	b21a      	sxth	r2, r3
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	b21b      	sxth	r3, r3
 8006832:	4313      	orrs	r3, r2
 8006834:	b21b      	sxth	r3, r3
 8006836:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	781b      	ldrb	r3, [r3, #0]
 8006840:	009b      	lsls	r3, r3, #2
 8006842:	441a      	add	r2, r3
 8006844:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006848:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800684c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006850:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006854:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006858:	b29b      	uxth	r3, r3
 800685a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	7b1b      	ldrb	r3, [r3, #12]
 8006860:	2b00      	cmp	r3, #0
 8006862:	f040 8180 	bne.w	8006b66 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	785b      	ldrb	r3, [r3, #1]
 800686a:	2b00      	cmp	r3, #0
 800686c:	f000 8084 	beq.w	8006978 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	61bb      	str	r3, [r7, #24]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800687a:	b29b      	uxth	r3, r3
 800687c:	461a      	mov	r2, r3
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	4413      	add	r3, r2
 8006882:	61bb      	str	r3, [r7, #24]
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	781b      	ldrb	r3, [r3, #0]
 8006888:	00da      	lsls	r2, r3, #3
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	4413      	add	r3, r2
 800688e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006892:	617b      	str	r3, [r7, #20]
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	88db      	ldrh	r3, [r3, #6]
 8006898:	085b      	lsrs	r3, r3, #1
 800689a:	b29b      	uxth	r3, r3
 800689c:	005b      	lsls	r3, r3, #1
 800689e:	b29a      	uxth	r2, r3
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	4413      	add	r3, r2
 80068ae:	881b      	ldrh	r3, [r3, #0]
 80068b0:	827b      	strh	r3, [r7, #18]
 80068b2:	8a7b      	ldrh	r3, [r7, #18]
 80068b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d01b      	beq.n	80068f4 <USB_ActivateEndpoint+0x180>
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	781b      	ldrb	r3, [r3, #0]
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	4413      	add	r3, r2
 80068c6:	881b      	ldrh	r3, [r3, #0]
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068d2:	823b      	strh	r3, [r7, #16]
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	781b      	ldrb	r3, [r3, #0]
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	441a      	add	r2, r3
 80068de:	8a3b      	ldrh	r3, [r7, #16]
 80068e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068ec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	78db      	ldrb	r3, [r3, #3]
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d020      	beq.n	800693e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4413      	add	r3, r2
 8006906:	881b      	ldrh	r3, [r3, #0]
 8006908:	b29b      	uxth	r3, r3
 800690a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800690e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006912:	81bb      	strh	r3, [r7, #12]
 8006914:	89bb      	ldrh	r3, [r7, #12]
 8006916:	f083 0320 	eor.w	r3, r3, #32
 800691a:	81bb      	strh	r3, [r7, #12]
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	781b      	ldrb	r3, [r3, #0]
 8006922:	009b      	lsls	r3, r3, #2
 8006924:	441a      	add	r2, r3
 8006926:	89bb      	ldrh	r3, [r7, #12]
 8006928:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800692c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006930:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006934:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006938:	b29b      	uxth	r3, r3
 800693a:	8013      	strh	r3, [r2, #0]
 800693c:	e3f9      	b.n	8007132 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	4413      	add	r3, r2
 8006948:	881b      	ldrh	r3, [r3, #0]
 800694a:	b29b      	uxth	r3, r3
 800694c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006950:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006954:	81fb      	strh	r3, [r7, #14]
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	781b      	ldrb	r3, [r3, #0]
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	441a      	add	r2, r3
 8006960:	89fb      	ldrh	r3, [r7, #14]
 8006962:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006966:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800696a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800696e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006972:	b29b      	uxth	r3, r3
 8006974:	8013      	strh	r3, [r2, #0]
 8006976:	e3dc      	b.n	8007132 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	633b      	str	r3, [r7, #48]	@ 0x30
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006982:	b29b      	uxth	r3, r3
 8006984:	461a      	mov	r2, r3
 8006986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006988:	4413      	add	r3, r2
 800698a:	633b      	str	r3, [r7, #48]	@ 0x30
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	781b      	ldrb	r3, [r3, #0]
 8006990:	00da      	lsls	r2, r3, #3
 8006992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006994:	4413      	add	r3, r2
 8006996:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800699a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	88db      	ldrh	r3, [r3, #6]
 80069a0:	085b      	lsrs	r3, r3, #1
 80069a2:	b29b      	uxth	r3, r3
 80069a4:	005b      	lsls	r3, r3, #1
 80069a6:	b29a      	uxth	r2, r3
 80069a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069aa:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	461a      	mov	r2, r3
 80069ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069bc:	4413      	add	r3, r2
 80069be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	00da      	lsls	r2, r3, #3
 80069c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c8:	4413      	add	r3, r2
 80069ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80069ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80069d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d2:	881b      	ldrh	r3, [r3, #0]
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069da:	b29a      	uxth	r2, r3
 80069dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069de:	801a      	strh	r2, [r3, #0]
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	691b      	ldr	r3, [r3, #16]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d10a      	bne.n	80069fe <USB_ActivateEndpoint+0x28a>
 80069e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ea:	881b      	ldrh	r3, [r3, #0]
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069f6:	b29a      	uxth	r2, r3
 80069f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069fa:	801a      	strh	r2, [r3, #0]
 80069fc:	e041      	b.n	8006a82 <USB_ActivateEndpoint+0x30e>
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	691b      	ldr	r3, [r3, #16]
 8006a02:	2b3e      	cmp	r3, #62	@ 0x3e
 8006a04:	d81c      	bhi.n	8006a40 <USB_ActivateEndpoint+0x2cc>
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	691b      	ldr	r3, [r3, #16]
 8006a0a:	085b      	lsrs	r3, r3, #1
 8006a0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	691b      	ldr	r3, [r3, #16]
 8006a14:	f003 0301 	and.w	r3, r3, #1
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d004      	beq.n	8006a26 <USB_ActivateEndpoint+0x2b2>
 8006a1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006a20:	3301      	adds	r3, #1
 8006a22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a28:	881b      	ldrh	r3, [r3, #0]
 8006a2a:	b29a      	uxth	r2, r3
 8006a2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	029b      	lsls	r3, r3, #10
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	4313      	orrs	r3, r2
 8006a38:	b29a      	uxth	r2, r3
 8006a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3c:	801a      	strh	r2, [r3, #0]
 8006a3e:	e020      	b.n	8006a82 <USB_ActivateEndpoint+0x30e>
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	691b      	ldr	r3, [r3, #16]
 8006a44:	095b      	lsrs	r3, r3, #5
 8006a46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	691b      	ldr	r3, [r3, #16]
 8006a4e:	f003 031f 	and.w	r3, r3, #31
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d104      	bne.n	8006a60 <USB_ActivateEndpoint+0x2ec>
 8006a56:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a62:	881b      	ldrh	r3, [r3, #0]
 8006a64:	b29a      	uxth	r2, r3
 8006a66:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	029b      	lsls	r3, r3, #10
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	4313      	orrs	r3, r2
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a7c:	b29a      	uxth	r2, r3
 8006a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a80:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	009b      	lsls	r3, r3, #2
 8006a8a:	4413      	add	r3, r2
 8006a8c:	881b      	ldrh	r3, [r3, #0]
 8006a8e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006a90:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006a92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d01b      	beq.n	8006ad2 <USB_ActivateEndpoint+0x35e>
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	4413      	add	r3, r2
 8006aa4:	881b      	ldrh	r3, [r3, #0]
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006aac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ab0:	843b      	strh	r3, [r7, #32]
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	781b      	ldrb	r3, [r3, #0]
 8006ab8:	009b      	lsls	r3, r3, #2
 8006aba:	441a      	add	r2, r3
 8006abc:	8c3b      	ldrh	r3, [r7, #32]
 8006abe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ac2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ac6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006aca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	781b      	ldrb	r3, [r3, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d124      	bne.n	8006b24 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	781b      	ldrb	r3, [r3, #0]
 8006ae0:	009b      	lsls	r3, r3, #2
 8006ae2:	4413      	add	r3, r2
 8006ae4:	881b      	ldrh	r3, [r3, #0]
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006aec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006af0:	83bb      	strh	r3, [r7, #28]
 8006af2:	8bbb      	ldrh	r3, [r7, #28]
 8006af4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006af8:	83bb      	strh	r3, [r7, #28]
 8006afa:	8bbb      	ldrh	r3, [r7, #28]
 8006afc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006b00:	83bb      	strh	r3, [r7, #28]
 8006b02:	687a      	ldr	r2, [r7, #4]
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	781b      	ldrb	r3, [r3, #0]
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	441a      	add	r2, r3
 8006b0c:	8bbb      	ldrh	r3, [r7, #28]
 8006b0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	8013      	strh	r3, [r2, #0]
 8006b22:	e306      	b.n	8007132 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	781b      	ldrb	r3, [r3, #0]
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	4413      	add	r3, r2
 8006b2e:	881b      	ldrh	r3, [r3, #0]
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b3a:	83fb      	strh	r3, [r7, #30]
 8006b3c:	8bfb      	ldrh	r3, [r7, #30]
 8006b3e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006b42:	83fb      	strh	r3, [r7, #30]
 8006b44:	687a      	ldr	r2, [r7, #4]
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	441a      	add	r2, r3
 8006b4e:	8bfb      	ldrh	r3, [r7, #30]
 8006b50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	8013      	strh	r3, [r2, #0]
 8006b64:	e2e5      	b.n	8007132 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	78db      	ldrb	r3, [r3, #3]
 8006b6a:	2b02      	cmp	r3, #2
 8006b6c:	d11e      	bne.n	8006bac <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	781b      	ldrb	r3, [r3, #0]
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	4413      	add	r3, r2
 8006b78:	881b      	ldrh	r3, [r3, #0]
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b84:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8006b88:	687a      	ldr	r2, [r7, #4]
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	781b      	ldrb	r3, [r3, #0]
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	441a      	add	r2, r3
 8006b92:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8006b96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b9e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006ba2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ba6:	b29b      	uxth	r3, r3
 8006ba8:	8013      	strh	r3, [r2, #0]
 8006baa:	e01d      	b.n	8006be8 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	4413      	add	r3, r2
 8006bb6:	881b      	ldrh	r3, [r3, #0]
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006bbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bc2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	781b      	ldrb	r3, [r3, #0]
 8006bcc:	009b      	lsls	r3, r3, #2
 8006bce:	441a      	add	r2, r3
 8006bd0:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8006bd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006be0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006bf8:	4413      	add	r3, r2
 8006bfa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	00da      	lsls	r2, r3, #3
 8006c02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c04:	4413      	add	r3, r2
 8006c06:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006c0a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	891b      	ldrh	r3, [r3, #8]
 8006c10:	085b      	lsrs	r3, r3, #1
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	005b      	lsls	r3, r3, #1
 8006c16:	b29a      	uxth	r2, r3
 8006c18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c1a:	801a      	strh	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	461a      	mov	r2, r3
 8006c2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c2c:	4413      	add	r3, r2
 8006c2e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	00da      	lsls	r2, r3, #3
 8006c36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c38:	4413      	add	r3, r2
 8006c3a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006c3e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	895b      	ldrh	r3, [r3, #10]
 8006c44:	085b      	lsrs	r3, r3, #1
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	005b      	lsls	r3, r3, #1
 8006c4a:	b29a      	uxth	r2, r3
 8006c4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c4e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	785b      	ldrb	r3, [r3, #1]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	f040 81af 	bne.w	8006fb8 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006c5a:	687a      	ldr	r2, [r7, #4]
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	781b      	ldrb	r3, [r3, #0]
 8006c60:	009b      	lsls	r3, r3, #2
 8006c62:	4413      	add	r3, r2
 8006c64:	881b      	ldrh	r3, [r3, #0]
 8006c66:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8006c6a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006c6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d01d      	beq.n	8006cb2 <USB_ActivateEndpoint+0x53e>
 8006c76:	687a      	ldr	r2, [r7, #4]
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	009b      	lsls	r3, r3, #2
 8006c7e:	4413      	add	r3, r2
 8006c80:	881b      	ldrh	r3, [r3, #0]
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c8c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	781b      	ldrb	r3, [r3, #0]
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	441a      	add	r2, r3
 8006c9a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8006c9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ca2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ca6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006caa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006cb2:	687a      	ldr	r2, [r7, #4]
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	4413      	add	r3, r2
 8006cbc:	881b      	ldrh	r3, [r3, #0]
 8006cbe:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8006cc2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8006cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d01d      	beq.n	8006d0a <USB_ActivateEndpoint+0x596>
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	4413      	add	r3, r2
 8006cd8:	881b      	ldrh	r3, [r3, #0]
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ce0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ce4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8006ce8:	687a      	ldr	r2, [r7, #4]
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	441a      	add	r2, r3
 8006cf2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8006cf6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cfa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cfe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d02:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	785b      	ldrb	r3, [r3, #1]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d16b      	bne.n	8006dea <USB_ActivateEndpoint+0x676>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	461a      	mov	r2, r3
 8006d20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d22:	4413      	add	r3, r2
 8006d24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	781b      	ldrb	r3, [r3, #0]
 8006d2a:	00da      	lsls	r2, r3, #3
 8006d2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d2e:	4413      	add	r3, r2
 8006d30:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d38:	881b      	ldrh	r3, [r3, #0]
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d40:	b29a      	uxth	r2, r3
 8006d42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d44:	801a      	strh	r2, [r3, #0]
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	691b      	ldr	r3, [r3, #16]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d10a      	bne.n	8006d64 <USB_ActivateEndpoint+0x5f0>
 8006d4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d50:	881b      	ldrh	r3, [r3, #0]
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d60:	801a      	strh	r2, [r3, #0]
 8006d62:	e05d      	b.n	8006e20 <USB_ActivateEndpoint+0x6ac>
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	691b      	ldr	r3, [r3, #16]
 8006d68:	2b3e      	cmp	r3, #62	@ 0x3e
 8006d6a:	d81c      	bhi.n	8006da6 <USB_ActivateEndpoint+0x632>
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	691b      	ldr	r3, [r3, #16]
 8006d70:	085b      	lsrs	r3, r3, #1
 8006d72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	691b      	ldr	r3, [r3, #16]
 8006d7a:	f003 0301 	and.w	r3, r3, #1
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d004      	beq.n	8006d8c <USB_ActivateEndpoint+0x618>
 8006d82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d86:	3301      	adds	r3, #1
 8006d88:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006d8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d8e:	881b      	ldrh	r3, [r3, #0]
 8006d90:	b29a      	uxth	r2, r3
 8006d92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	029b      	lsls	r3, r3, #10
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006da2:	801a      	strh	r2, [r3, #0]
 8006da4:	e03c      	b.n	8006e20 <USB_ActivateEndpoint+0x6ac>
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	691b      	ldr	r3, [r3, #16]
 8006daa:	095b      	lsrs	r3, r3, #5
 8006dac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	f003 031f 	and.w	r3, r3, #31
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d104      	bne.n	8006dc6 <USB_ActivateEndpoint+0x652>
 8006dbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006dc0:	3b01      	subs	r3, #1
 8006dc2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006dc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006dc8:	881b      	ldrh	r3, [r3, #0]
 8006dca:	b29a      	uxth	r2, r3
 8006dcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	029b      	lsls	r3, r3, #10
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006de6:	801a      	strh	r2, [r3, #0]
 8006de8:	e01a      	b.n	8006e20 <USB_ActivateEndpoint+0x6ac>
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	785b      	ldrb	r3, [r3, #1]
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d116      	bne.n	8006e20 <USB_ActivateEndpoint+0x6ac>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	657b      	str	r3, [r7, #84]	@ 0x54
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	461a      	mov	r2, r3
 8006e00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e02:	4413      	add	r3, r2
 8006e04:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	781b      	ldrb	r3, [r3, #0]
 8006e0a:	00da      	lsls	r2, r3, #3
 8006e0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e0e:	4413      	add	r3, r2
 8006e10:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006e14:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	691b      	ldr	r3, [r3, #16]
 8006e1a:	b29a      	uxth	r2, r3
 8006e1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e1e:	801a      	strh	r2, [r3, #0]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	785b      	ldrb	r3, [r3, #1]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d16b      	bne.n	8006f04 <USB_ActivateEndpoint+0x790>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	461a      	mov	r2, r3
 8006e3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e3c:	4413      	add	r3, r2
 8006e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	00da      	lsls	r2, r3, #3
 8006e46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e48:	4413      	add	r3, r2
 8006e4a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006e4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e52:	881b      	ldrh	r3, [r3, #0]
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e5a:	b29a      	uxth	r2, r3
 8006e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e5e:	801a      	strh	r2, [r3, #0]
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	691b      	ldr	r3, [r3, #16]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d10a      	bne.n	8006e7e <USB_ActivateEndpoint+0x70a>
 8006e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e6a:	881b      	ldrh	r3, [r3, #0]
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e76:	b29a      	uxth	r2, r3
 8006e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e7a:	801a      	strh	r2, [r3, #0]
 8006e7c:	e05b      	b.n	8006f36 <USB_ActivateEndpoint+0x7c2>
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	2b3e      	cmp	r3, #62	@ 0x3e
 8006e84:	d81c      	bhi.n	8006ec0 <USB_ActivateEndpoint+0x74c>
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	691b      	ldr	r3, [r3, #16]
 8006e8a:	085b      	lsrs	r3, r3, #1
 8006e8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	691b      	ldr	r3, [r3, #16]
 8006e94:	f003 0301 	and.w	r3, r3, #1
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d004      	beq.n	8006ea6 <USB_ActivateEndpoint+0x732>
 8006e9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ea8:	881b      	ldrh	r3, [r3, #0]
 8006eaa:	b29a      	uxth	r2, r3
 8006eac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	029b      	lsls	r3, r3, #10
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	b29a      	uxth	r2, r3
 8006eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ebc:	801a      	strh	r2, [r3, #0]
 8006ebe:	e03a      	b.n	8006f36 <USB_ActivateEndpoint+0x7c2>
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	691b      	ldr	r3, [r3, #16]
 8006ec4:	095b      	lsrs	r3, r3, #5
 8006ec6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	691b      	ldr	r3, [r3, #16]
 8006ece:	f003 031f 	and.w	r3, r3, #31
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d104      	bne.n	8006ee0 <USB_ActivateEndpoint+0x76c>
 8006ed6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006eda:	3b01      	subs	r3, #1
 8006edc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ee2:	881b      	ldrh	r3, [r3, #0]
 8006ee4:	b29a      	uxth	r2, r3
 8006ee6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	029b      	lsls	r3, r3, #10
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	b29b      	uxth	r3, r3
 8006ef4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ef8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006efc:	b29a      	uxth	r2, r3
 8006efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f00:	801a      	strh	r2, [r3, #0]
 8006f02:	e018      	b.n	8006f36 <USB_ActivateEndpoint+0x7c2>
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	785b      	ldrb	r3, [r3, #1]
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d114      	bne.n	8006f36 <USB_ActivateEndpoint+0x7c2>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f12:	b29b      	uxth	r3, r3
 8006f14:	461a      	mov	r2, r3
 8006f16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f18:	4413      	add	r3, r2
 8006f1a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	781b      	ldrb	r3, [r3, #0]
 8006f20:	00da      	lsls	r2, r3, #3
 8006f22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f24:	4413      	add	r3, r2
 8006f26:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006f2a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	691b      	ldr	r3, [r3, #16]
 8006f30:	b29a      	uxth	r2, r3
 8006f32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f34:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	781b      	ldrb	r3, [r3, #0]
 8006f3c:	009b      	lsls	r3, r3, #2
 8006f3e:	4413      	add	r3, r2
 8006f40:	881b      	ldrh	r3, [r3, #0]
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f4c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006f4e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f50:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006f54:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006f56:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f58:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006f5c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	781b      	ldrb	r3, [r3, #0]
 8006f64:	009b      	lsls	r3, r3, #2
 8006f66:	441a      	add	r2, r3
 8006f68:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	4413      	add	r3, r2
 8006f88:	881b      	ldrh	r3, [r3, #0]
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f94:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	781b      	ldrb	r3, [r3, #0]
 8006f9c:	009b      	lsls	r3, r3, #2
 8006f9e:	441a      	add	r2, r3
 8006fa0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006fa2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fa6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006faa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	8013      	strh	r3, [r2, #0]
 8006fb6:	e0bc      	b.n	8007132 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4413      	add	r3, r2
 8006fc2:	881b      	ldrh	r3, [r3, #0]
 8006fc4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8006fc8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006fcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d01d      	beq.n	8007010 <USB_ActivateEndpoint+0x89c>
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	781b      	ldrb	r3, [r3, #0]
 8006fda:	009b      	lsls	r3, r3, #2
 8006fdc:	4413      	add	r3, r2
 8006fde:	881b      	ldrh	r3, [r3, #0]
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fea:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	781b      	ldrb	r3, [r3, #0]
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	441a      	add	r2, r3
 8006ff8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006ffc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007000:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007004:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007008:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800700c:	b29b      	uxth	r3, r3
 800700e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	009b      	lsls	r3, r3, #2
 8007018:	4413      	add	r3, r2
 800701a:	881b      	ldrh	r3, [r3, #0]
 800701c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8007020:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8007024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007028:	2b00      	cmp	r3, #0
 800702a:	d01d      	beq.n	8007068 <USB_ActivateEndpoint+0x8f4>
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	009b      	lsls	r3, r3, #2
 8007034:	4413      	add	r3, r2
 8007036:	881b      	ldrh	r3, [r3, #0]
 8007038:	b29b      	uxth	r3, r3
 800703a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800703e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007042:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	781b      	ldrb	r3, [r3, #0]
 800704c:	009b      	lsls	r3, r3, #2
 800704e:	441a      	add	r2, r3
 8007050:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8007054:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007058:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800705c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007060:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007064:	b29b      	uxth	r3, r3
 8007066:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	78db      	ldrb	r3, [r3, #3]
 800706c:	2b01      	cmp	r3, #1
 800706e:	d024      	beq.n	80070ba <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007070:	687a      	ldr	r2, [r7, #4]
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	781b      	ldrb	r3, [r3, #0]
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	4413      	add	r3, r2
 800707a:	881b      	ldrh	r3, [r3, #0]
 800707c:	b29b      	uxth	r3, r3
 800707e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007082:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007086:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800708a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800708e:	f083 0320 	eor.w	r3, r3, #32
 8007092:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007096:	687a      	ldr	r2, [r7, #4]
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	009b      	lsls	r3, r3, #2
 800709e:	441a      	add	r2, r3
 80070a0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80070a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	8013      	strh	r3, [r2, #0]
 80070b8:	e01d      	b.n	80070f6 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80070ba:	687a      	ldr	r2, [r7, #4]
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	4413      	add	r3, r2
 80070c4:	881b      	ldrh	r3, [r3, #0]
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070d0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80070d4:	687a      	ldr	r2, [r7, #4]
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	781b      	ldrb	r3, [r3, #0]
 80070da:	009b      	lsls	r3, r3, #2
 80070dc:	441a      	add	r2, r3
 80070de:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80070e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80070f6:	687a      	ldr	r2, [r7, #4]
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	781b      	ldrb	r3, [r3, #0]
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	4413      	add	r3, r2
 8007100:	881b      	ldrh	r3, [r3, #0]
 8007102:	b29b      	uxth	r3, r3
 8007104:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007108:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800710c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	441a      	add	r2, r3
 800711a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800711e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007122:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007126:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800712a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800712e:	b29b      	uxth	r3, r3
 8007130:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007132:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8007136:	4618      	mov	r0, r3
 8007138:	379c      	adds	r7, #156	@ 0x9c
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr
 8007142:	bf00      	nop

08007144 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007144:	b480      	push	{r7}
 8007146:	b08d      	sub	sp, #52	@ 0x34
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
 800714c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	7b1b      	ldrb	r3, [r3, #12]
 8007152:	2b00      	cmp	r3, #0
 8007154:	f040 808e 	bne.w	8007274 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	785b      	ldrb	r3, [r3, #1]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d044      	beq.n	80071ea <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	009b      	lsls	r3, r3, #2
 8007168:	4413      	add	r3, r2
 800716a:	881b      	ldrh	r3, [r3, #0]
 800716c:	81bb      	strh	r3, [r7, #12]
 800716e:	89bb      	ldrh	r3, [r7, #12]
 8007170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007174:	2b00      	cmp	r3, #0
 8007176:	d01b      	beq.n	80071b0 <USB_DeactivateEndpoint+0x6c>
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	781b      	ldrb	r3, [r3, #0]
 800717e:	009b      	lsls	r3, r3, #2
 8007180:	4413      	add	r3, r2
 8007182:	881b      	ldrh	r3, [r3, #0]
 8007184:	b29b      	uxth	r3, r3
 8007186:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800718a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800718e:	817b      	strh	r3, [r7, #10]
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	781b      	ldrb	r3, [r3, #0]
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	441a      	add	r2, r3
 800719a:	897b      	ldrh	r3, [r7, #10]
 800719c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071a8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	4413      	add	r3, r2
 80071ba:	881b      	ldrh	r3, [r3, #0]
 80071bc:	b29b      	uxth	r3, r3
 80071be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071c6:	813b      	strh	r3, [r7, #8]
 80071c8:	687a      	ldr	r2, [r7, #4]
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	781b      	ldrb	r3, [r3, #0]
 80071ce:	009b      	lsls	r3, r3, #2
 80071d0:	441a      	add	r2, r3
 80071d2:	893b      	ldrh	r3, [r7, #8]
 80071d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	8013      	strh	r3, [r2, #0]
 80071e8:	e192      	b.n	8007510 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	009b      	lsls	r3, r3, #2
 80071f2:	4413      	add	r3, r2
 80071f4:	881b      	ldrh	r3, [r3, #0]
 80071f6:	827b      	strh	r3, [r7, #18]
 80071f8:	8a7b      	ldrh	r3, [r7, #18]
 80071fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d01b      	beq.n	800723a <USB_DeactivateEndpoint+0xf6>
 8007202:	687a      	ldr	r2, [r7, #4]
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	781b      	ldrb	r3, [r3, #0]
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	4413      	add	r3, r2
 800720c:	881b      	ldrh	r3, [r3, #0]
 800720e:	b29b      	uxth	r3, r3
 8007210:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007214:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007218:	823b      	strh	r3, [r7, #16]
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	781b      	ldrb	r3, [r3, #0]
 8007220:	009b      	lsls	r3, r3, #2
 8007222:	441a      	add	r2, r3
 8007224:	8a3b      	ldrh	r3, [r7, #16]
 8007226:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800722a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800722e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007236:	b29b      	uxth	r3, r3
 8007238:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	009b      	lsls	r3, r3, #2
 8007242:	4413      	add	r3, r2
 8007244:	881b      	ldrh	r3, [r3, #0]
 8007246:	b29b      	uxth	r3, r3
 8007248:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800724c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007250:	81fb      	strh	r3, [r7, #14]
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	781b      	ldrb	r3, [r3, #0]
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	441a      	add	r2, r3
 800725c:	89fb      	ldrh	r3, [r7, #14]
 800725e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007262:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007266:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800726a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800726e:	b29b      	uxth	r3, r3
 8007270:	8013      	strh	r3, [r2, #0]
 8007272:	e14d      	b.n	8007510 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	785b      	ldrb	r3, [r3, #1]
 8007278:	2b00      	cmp	r3, #0
 800727a:	f040 80a5 	bne.w	80073c8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800727e:	687a      	ldr	r2, [r7, #4]
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	781b      	ldrb	r3, [r3, #0]
 8007284:	009b      	lsls	r3, r3, #2
 8007286:	4413      	add	r3, r2
 8007288:	881b      	ldrh	r3, [r3, #0]
 800728a:	843b      	strh	r3, [r7, #32]
 800728c:	8c3b      	ldrh	r3, [r7, #32]
 800728e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007292:	2b00      	cmp	r3, #0
 8007294:	d01b      	beq.n	80072ce <USB_DeactivateEndpoint+0x18a>
 8007296:	687a      	ldr	r2, [r7, #4]
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	4413      	add	r3, r2
 80072a0:	881b      	ldrh	r3, [r3, #0]
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072ac:	83fb      	strh	r3, [r7, #30]
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	009b      	lsls	r3, r3, #2
 80072b6:	441a      	add	r2, r3
 80072b8:	8bfb      	ldrh	r3, [r7, #30]
 80072ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072c2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80072c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072ca:	b29b      	uxth	r3, r3
 80072cc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	781b      	ldrb	r3, [r3, #0]
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	4413      	add	r3, r2
 80072d8:	881b      	ldrh	r3, [r3, #0]
 80072da:	83bb      	strh	r3, [r7, #28]
 80072dc:	8bbb      	ldrh	r3, [r7, #28]
 80072de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d01b      	beq.n	800731e <USB_DeactivateEndpoint+0x1da>
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	781b      	ldrb	r3, [r3, #0]
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	4413      	add	r3, r2
 80072f0:	881b      	ldrh	r3, [r3, #0]
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072fc:	837b      	strh	r3, [r7, #26]
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	009b      	lsls	r3, r3, #2
 8007306:	441a      	add	r2, r3
 8007308:	8b7b      	ldrh	r3, [r7, #26]
 800730a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800730e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007312:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007316:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800731a:	b29b      	uxth	r3, r3
 800731c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	009b      	lsls	r3, r3, #2
 8007326:	4413      	add	r3, r2
 8007328:	881b      	ldrh	r3, [r3, #0]
 800732a:	b29b      	uxth	r3, r3
 800732c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007330:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007334:	833b      	strh	r3, [r7, #24]
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	781b      	ldrb	r3, [r3, #0]
 800733c:	009b      	lsls	r3, r3, #2
 800733e:	441a      	add	r2, r3
 8007340:	8b3b      	ldrh	r3, [r7, #24]
 8007342:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007346:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800734a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800734e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007352:	b29b      	uxth	r3, r3
 8007354:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	009b      	lsls	r3, r3, #2
 800735e:	4413      	add	r3, r2
 8007360:	881b      	ldrh	r3, [r3, #0]
 8007362:	b29b      	uxth	r3, r3
 8007364:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007368:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800736c:	82fb      	strh	r3, [r7, #22]
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	781b      	ldrb	r3, [r3, #0]
 8007374:	009b      	lsls	r3, r3, #2
 8007376:	441a      	add	r2, r3
 8007378:	8afb      	ldrh	r3, [r7, #22]
 800737a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800737e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007382:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007386:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800738a:	b29b      	uxth	r3, r3
 800738c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	4413      	add	r3, r2
 8007398:	881b      	ldrh	r3, [r3, #0]
 800739a:	b29b      	uxth	r3, r3
 800739c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073a4:	82bb      	strh	r3, [r7, #20]
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	781b      	ldrb	r3, [r3, #0]
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	441a      	add	r2, r3
 80073b0:	8abb      	ldrh	r3, [r7, #20]
 80073b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	8013      	strh	r3, [r2, #0]
 80073c6:	e0a3      	b.n	8007510 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80073c8:	687a      	ldr	r2, [r7, #4]
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	781b      	ldrb	r3, [r3, #0]
 80073ce:	009b      	lsls	r3, r3, #2
 80073d0:	4413      	add	r3, r2
 80073d2:	881b      	ldrh	r3, [r3, #0]
 80073d4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80073d6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80073d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d01b      	beq.n	8007418 <USB_DeactivateEndpoint+0x2d4>
 80073e0:	687a      	ldr	r2, [r7, #4]
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	4413      	add	r3, r2
 80073ea:	881b      	ldrh	r3, [r3, #0]
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073f6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80073f8:	687a      	ldr	r2, [r7, #4]
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	781b      	ldrb	r3, [r3, #0]
 80073fe:	009b      	lsls	r3, r3, #2
 8007400:	441a      	add	r2, r3
 8007402:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007404:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007408:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800740c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007410:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007414:	b29b      	uxth	r3, r3
 8007416:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007418:	687a      	ldr	r2, [r7, #4]
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	009b      	lsls	r3, r3, #2
 8007420:	4413      	add	r3, r2
 8007422:	881b      	ldrh	r3, [r3, #0]
 8007424:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007426:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800742c:	2b00      	cmp	r3, #0
 800742e:	d01b      	beq.n	8007468 <USB_DeactivateEndpoint+0x324>
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	781b      	ldrb	r3, [r3, #0]
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	4413      	add	r3, r2
 800743a:	881b      	ldrh	r3, [r3, #0]
 800743c:	b29b      	uxth	r3, r3
 800743e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007446:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007448:	687a      	ldr	r2, [r7, #4]
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	441a      	add	r2, r3
 8007452:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007454:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007458:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800745c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007460:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007464:	b29b      	uxth	r3, r3
 8007466:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	781b      	ldrb	r3, [r3, #0]
 800746e:	009b      	lsls	r3, r3, #2
 8007470:	4413      	add	r3, r2
 8007472:	881b      	ldrh	r3, [r3, #0]
 8007474:	b29b      	uxth	r3, r3
 8007476:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800747a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800747e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007480:	687a      	ldr	r2, [r7, #4]
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	781b      	ldrb	r3, [r3, #0]
 8007486:	009b      	lsls	r3, r3, #2
 8007488:	441a      	add	r2, r3
 800748a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800748c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007490:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007494:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007498:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800749c:	b29b      	uxth	r3, r3
 800749e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	4413      	add	r3, r2
 80074aa:	881b      	ldrh	r3, [r3, #0]
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074b6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80074b8:	687a      	ldr	r2, [r7, #4]
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	781b      	ldrb	r3, [r3, #0]
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	441a      	add	r2, r3
 80074c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80074c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	781b      	ldrb	r3, [r3, #0]
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	4413      	add	r3, r2
 80074e2:	881b      	ldrh	r3, [r3, #0]
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80074ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074ee:	847b      	strh	r3, [r7, #34]	@ 0x22
 80074f0:	687a      	ldr	r2, [r7, #4]
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	781b      	ldrb	r3, [r3, #0]
 80074f6:	009b      	lsls	r3, r3, #2
 80074f8:	441a      	add	r2, r3
 80074fa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80074fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007500:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007504:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007508:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800750c:	b29b      	uxth	r3, r3
 800750e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007510:	2300      	movs	r3, #0
}
 8007512:	4618      	mov	r0, r3
 8007514:	3734      	adds	r7, #52	@ 0x34
 8007516:	46bd      	mov	sp, r7
 8007518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751c:	4770      	bx	lr

0800751e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800751e:	b580      	push	{r7, lr}
 8007520:	b0ac      	sub	sp, #176	@ 0xb0
 8007522:	af00      	add	r7, sp, #0
 8007524:	6078      	str	r0, [r7, #4]
 8007526:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	785b      	ldrb	r3, [r3, #1]
 800752c:	2b01      	cmp	r3, #1
 800752e:	f040 84ca 	bne.w	8007ec6 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	699a      	ldr	r2, [r3, #24]
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	691b      	ldr	r3, [r3, #16]
 800753a:	429a      	cmp	r2, r3
 800753c:	d904      	bls.n	8007548 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	691b      	ldr	r3, [r3, #16]
 8007542:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007546:	e003      	b.n	8007550 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	699b      	ldr	r3, [r3, #24]
 800754c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	7b1b      	ldrb	r3, [r3, #12]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d122      	bne.n	800759e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	6959      	ldr	r1, [r3, #20]
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	88da      	ldrh	r2, [r3, #6]
 8007560:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007564:	b29b      	uxth	r3, r3
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 febd 	bl	80082e6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	613b      	str	r3, [r7, #16]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007576:	b29b      	uxth	r3, r3
 8007578:	461a      	mov	r2, r3
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	4413      	add	r3, r2
 800757e:	613b      	str	r3, [r7, #16]
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	781b      	ldrb	r3, [r3, #0]
 8007584:	00da      	lsls	r2, r3, #3
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	4413      	add	r3, r2
 800758a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800758e:	60fb      	str	r3, [r7, #12]
 8007590:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007594:	b29a      	uxth	r2, r3
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	801a      	strh	r2, [r3, #0]
 800759a:	f000 bc6f 	b.w	8007e7c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	78db      	ldrb	r3, [r3, #3]
 80075a2:	2b02      	cmp	r3, #2
 80075a4:	f040 831e 	bne.w	8007be4 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	6a1a      	ldr	r2, [r3, #32]
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	691b      	ldr	r3, [r3, #16]
 80075b0:	429a      	cmp	r2, r3
 80075b2:	f240 82cf 	bls.w	8007b54 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80075b6:	687a      	ldr	r2, [r7, #4]
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	781b      	ldrb	r3, [r3, #0]
 80075bc:	009b      	lsls	r3, r3, #2
 80075be:	4413      	add	r3, r2
 80075c0:	881b      	ldrh	r3, [r3, #0]
 80075c2:	b29b      	uxth	r3, r3
 80075c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075cc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	441a      	add	r2, r3
 80075da:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80075de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075e6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80075ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	6a1a      	ldr	r2, [r3, #32]
 80075f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075fa:	1ad2      	subs	r2, r2, r3
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	781b      	ldrb	r3, [r3, #0]
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	4413      	add	r3, r2
 800760a:	881b      	ldrh	r3, [r3, #0]
 800760c:	b29b      	uxth	r3, r3
 800760e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007612:	2b00      	cmp	r3, #0
 8007614:	f000 814f 	beq.w	80078b6 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	633b      	str	r3, [r7, #48]	@ 0x30
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	785b      	ldrb	r3, [r3, #1]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d16b      	bne.n	80076fc <USB_EPStartXfer+0x1de>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800762e:	b29b      	uxth	r3, r3
 8007630:	461a      	mov	r2, r3
 8007632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007634:	4413      	add	r3, r2
 8007636:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	00da      	lsls	r2, r3, #3
 800763e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007640:	4413      	add	r3, r2
 8007642:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007646:	627b      	str	r3, [r7, #36]	@ 0x24
 8007648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764a:	881b      	ldrh	r3, [r3, #0]
 800764c:	b29b      	uxth	r3, r3
 800764e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007652:	b29a      	uxth	r2, r3
 8007654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007656:	801a      	strh	r2, [r3, #0]
 8007658:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800765c:	2b00      	cmp	r3, #0
 800765e:	d10a      	bne.n	8007676 <USB_EPStartXfer+0x158>
 8007660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007662:	881b      	ldrh	r3, [r3, #0]
 8007664:	b29b      	uxth	r3, r3
 8007666:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800766a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800766e:	b29a      	uxth	r2, r3
 8007670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007672:	801a      	strh	r2, [r3, #0]
 8007674:	e05b      	b.n	800772e <USB_EPStartXfer+0x210>
 8007676:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800767a:	2b3e      	cmp	r3, #62	@ 0x3e
 800767c:	d81c      	bhi.n	80076b8 <USB_EPStartXfer+0x19a>
 800767e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007682:	085b      	lsrs	r3, r3, #1
 8007684:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007688:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800768c:	f003 0301 	and.w	r3, r3, #1
 8007690:	2b00      	cmp	r3, #0
 8007692:	d004      	beq.n	800769e <USB_EPStartXfer+0x180>
 8007694:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007698:	3301      	adds	r3, #1
 800769a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800769e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a0:	881b      	ldrh	r3, [r3, #0]
 80076a2:	b29a      	uxth	r2, r3
 80076a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80076a8:	b29b      	uxth	r3, r3
 80076aa:	029b      	lsls	r3, r3, #10
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	4313      	orrs	r3, r2
 80076b0:	b29a      	uxth	r2, r3
 80076b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b4:	801a      	strh	r2, [r3, #0]
 80076b6:	e03a      	b.n	800772e <USB_EPStartXfer+0x210>
 80076b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076bc:	095b      	lsrs	r3, r3, #5
 80076be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80076c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076c6:	f003 031f 	and.w	r3, r3, #31
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d104      	bne.n	80076d8 <USB_EPStartXfer+0x1ba>
 80076ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80076d2:	3b01      	subs	r3, #1
 80076d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80076d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076da:	881b      	ldrh	r3, [r3, #0]
 80076dc:	b29a      	uxth	r2, r3
 80076de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80076e2:	b29b      	uxth	r3, r3
 80076e4:	029b      	lsls	r3, r3, #10
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	4313      	orrs	r3, r2
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076f4:	b29a      	uxth	r2, r3
 80076f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076f8:	801a      	strh	r2, [r3, #0]
 80076fa:	e018      	b.n	800772e <USB_EPStartXfer+0x210>
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	785b      	ldrb	r3, [r3, #1]
 8007700:	2b01      	cmp	r3, #1
 8007702:	d114      	bne.n	800772e <USB_EPStartXfer+0x210>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800770a:	b29b      	uxth	r3, r3
 800770c:	461a      	mov	r2, r3
 800770e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007710:	4413      	add	r3, r2
 8007712:	633b      	str	r3, [r7, #48]	@ 0x30
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	00da      	lsls	r2, r3, #3
 800771a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800771c:	4413      	add	r3, r2
 800771e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007722:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007724:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007728:	b29a      	uxth	r2, r3
 800772a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800772c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	895b      	ldrh	r3, [r3, #10]
 8007732:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	6959      	ldr	r1, [r3, #20]
 800773a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800773e:	b29b      	uxth	r3, r3
 8007740:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f000 fdce 	bl	80082e6 <USB_WritePMA>
            ep->xfer_buff += len;
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	695a      	ldr	r2, [r3, #20]
 800774e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007752:	441a      	add	r2, r3
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	6a1a      	ldr	r2, [r3, #32]
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	691b      	ldr	r3, [r3, #16]
 8007760:	429a      	cmp	r2, r3
 8007762:	d907      	bls.n	8007774 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	6a1a      	ldr	r2, [r3, #32]
 8007768:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800776c:	1ad2      	subs	r2, r2, r3
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	621a      	str	r2, [r3, #32]
 8007772:	e006      	b.n	8007782 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	6a1b      	ldr	r3, [r3, #32]
 8007778:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	2200      	movs	r2, #0
 8007780:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	785b      	ldrb	r3, [r3, #1]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d16b      	bne.n	8007862 <USB_EPStartXfer+0x344>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	61bb      	str	r3, [r7, #24]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007794:	b29b      	uxth	r3, r3
 8007796:	461a      	mov	r2, r3
 8007798:	69bb      	ldr	r3, [r7, #24]
 800779a:	4413      	add	r3, r2
 800779c:	61bb      	str	r3, [r7, #24]
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	781b      	ldrb	r3, [r3, #0]
 80077a2:	00da      	lsls	r2, r3, #3
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	4413      	add	r3, r2
 80077a8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80077ac:	617b      	str	r3, [r7, #20]
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	881b      	ldrh	r3, [r3, #0]
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80077b8:	b29a      	uxth	r2, r3
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	801a      	strh	r2, [r3, #0]
 80077be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d10a      	bne.n	80077dc <USB_EPStartXfer+0x2be>
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	881b      	ldrh	r3, [r3, #0]
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077d4:	b29a      	uxth	r2, r3
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	801a      	strh	r2, [r3, #0]
 80077da:	e05d      	b.n	8007898 <USB_EPStartXfer+0x37a>
 80077dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077e0:	2b3e      	cmp	r3, #62	@ 0x3e
 80077e2:	d81c      	bhi.n	800781e <USB_EPStartXfer+0x300>
 80077e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077e8:	085b      	lsrs	r3, r3, #1
 80077ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80077ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077f2:	f003 0301 	and.w	r3, r3, #1
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d004      	beq.n	8007804 <USB_EPStartXfer+0x2e6>
 80077fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80077fe:	3301      	adds	r3, #1
 8007800:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	881b      	ldrh	r3, [r3, #0]
 8007808:	b29a      	uxth	r2, r3
 800780a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800780e:	b29b      	uxth	r3, r3
 8007810:	029b      	lsls	r3, r3, #10
 8007812:	b29b      	uxth	r3, r3
 8007814:	4313      	orrs	r3, r2
 8007816:	b29a      	uxth	r2, r3
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	801a      	strh	r2, [r3, #0]
 800781c:	e03c      	b.n	8007898 <USB_EPStartXfer+0x37a>
 800781e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007822:	095b      	lsrs	r3, r3, #5
 8007824:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007828:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800782c:	f003 031f 	and.w	r3, r3, #31
 8007830:	2b00      	cmp	r3, #0
 8007832:	d104      	bne.n	800783e <USB_EPStartXfer+0x320>
 8007834:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007838:	3b01      	subs	r3, #1
 800783a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	881b      	ldrh	r3, [r3, #0]
 8007842:	b29a      	uxth	r2, r3
 8007844:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007848:	b29b      	uxth	r3, r3
 800784a:	029b      	lsls	r3, r3, #10
 800784c:	b29b      	uxth	r3, r3
 800784e:	4313      	orrs	r3, r2
 8007850:	b29b      	uxth	r3, r3
 8007852:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007856:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800785a:	b29a      	uxth	r2, r3
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	801a      	strh	r2, [r3, #0]
 8007860:	e01a      	b.n	8007898 <USB_EPStartXfer+0x37a>
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	785b      	ldrb	r3, [r3, #1]
 8007866:	2b01      	cmp	r3, #1
 8007868:	d116      	bne.n	8007898 <USB_EPStartXfer+0x37a>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	623b      	str	r3, [r7, #32]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007874:	b29b      	uxth	r3, r3
 8007876:	461a      	mov	r2, r3
 8007878:	6a3b      	ldr	r3, [r7, #32]
 800787a:	4413      	add	r3, r2
 800787c:	623b      	str	r3, [r7, #32]
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	781b      	ldrb	r3, [r3, #0]
 8007882:	00da      	lsls	r2, r3, #3
 8007884:	6a3b      	ldr	r3, [r7, #32]
 8007886:	4413      	add	r3, r2
 8007888:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800788c:	61fb      	str	r3, [r7, #28]
 800788e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007892:	b29a      	uxth	r2, r3
 8007894:	69fb      	ldr	r3, [r7, #28]
 8007896:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	891b      	ldrh	r3, [r3, #8]
 800789c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	6959      	ldr	r1, [r3, #20]
 80078a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f000 fd19 	bl	80082e6 <USB_WritePMA>
 80078b4:	e2e2      	b.n	8007e7c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	785b      	ldrb	r3, [r3, #1]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d16b      	bne.n	8007996 <USB_EPStartXfer+0x478>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	461a      	mov	r2, r3
 80078cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078ce:	4413      	add	r3, r2
 80078d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	00da      	lsls	r2, r3, #3
 80078d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078da:	4413      	add	r3, r2
 80078dc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80078e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80078e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078e4:	881b      	ldrh	r3, [r3, #0]
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078ec:	b29a      	uxth	r2, r3
 80078ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078f0:	801a      	strh	r2, [r3, #0]
 80078f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d10a      	bne.n	8007910 <USB_EPStartXfer+0x3f2>
 80078fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078fc:	881b      	ldrh	r3, [r3, #0]
 80078fe:	b29b      	uxth	r3, r3
 8007900:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007904:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007908:	b29a      	uxth	r2, r3
 800790a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800790c:	801a      	strh	r2, [r3, #0]
 800790e:	e05d      	b.n	80079cc <USB_EPStartXfer+0x4ae>
 8007910:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007914:	2b3e      	cmp	r3, #62	@ 0x3e
 8007916:	d81c      	bhi.n	8007952 <USB_EPStartXfer+0x434>
 8007918:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800791c:	085b      	lsrs	r3, r3, #1
 800791e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007922:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007926:	f003 0301 	and.w	r3, r3, #1
 800792a:	2b00      	cmp	r3, #0
 800792c:	d004      	beq.n	8007938 <USB_EPStartXfer+0x41a>
 800792e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007932:	3301      	adds	r3, #1
 8007934:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007938:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800793a:	881b      	ldrh	r3, [r3, #0]
 800793c:	b29a      	uxth	r2, r3
 800793e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007942:	b29b      	uxth	r3, r3
 8007944:	029b      	lsls	r3, r3, #10
 8007946:	b29b      	uxth	r3, r3
 8007948:	4313      	orrs	r3, r2
 800794a:	b29a      	uxth	r2, r3
 800794c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800794e:	801a      	strh	r2, [r3, #0]
 8007950:	e03c      	b.n	80079cc <USB_EPStartXfer+0x4ae>
 8007952:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007956:	095b      	lsrs	r3, r3, #5
 8007958:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800795c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007960:	f003 031f 	and.w	r3, r3, #31
 8007964:	2b00      	cmp	r3, #0
 8007966:	d104      	bne.n	8007972 <USB_EPStartXfer+0x454>
 8007968:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800796c:	3b01      	subs	r3, #1
 800796e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007972:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007974:	881b      	ldrh	r3, [r3, #0]
 8007976:	b29a      	uxth	r2, r3
 8007978:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800797c:	b29b      	uxth	r3, r3
 800797e:	029b      	lsls	r3, r3, #10
 8007980:	b29b      	uxth	r3, r3
 8007982:	4313      	orrs	r3, r2
 8007984:	b29b      	uxth	r3, r3
 8007986:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800798a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800798e:	b29a      	uxth	r2, r3
 8007990:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007992:	801a      	strh	r2, [r3, #0]
 8007994:	e01a      	b.n	80079cc <USB_EPStartXfer+0x4ae>
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	785b      	ldrb	r3, [r3, #1]
 800799a:	2b01      	cmp	r3, #1
 800799c:	d116      	bne.n	80079cc <USB_EPStartXfer+0x4ae>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	461a      	mov	r2, r3
 80079ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079ae:	4413      	add	r3, r2
 80079b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	781b      	ldrb	r3, [r3, #0]
 80079b6:	00da      	lsls	r2, r3, #3
 80079b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079ba:	4413      	add	r3, r2
 80079bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80079c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079c6:	b29a      	uxth	r2, r3
 80079c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079ca:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	891b      	ldrh	r3, [r3, #8]
 80079d0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	6959      	ldr	r1, [r3, #20]
 80079d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079dc:	b29b      	uxth	r3, r3
 80079de:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 fc7f 	bl	80082e6 <USB_WritePMA>
            ep->xfer_buff += len;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	695a      	ldr	r2, [r3, #20]
 80079ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079f0:	441a      	add	r2, r3
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	6a1a      	ldr	r2, [r3, #32]
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	691b      	ldr	r3, [r3, #16]
 80079fe:	429a      	cmp	r2, r3
 8007a00:	d907      	bls.n	8007a12 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	6a1a      	ldr	r2, [r3, #32]
 8007a06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a0a:	1ad2      	subs	r2, r2, r3
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	621a      	str	r2, [r3, #32]
 8007a10:	e006      	b.n	8007a20 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	6a1b      	ldr	r3, [r3, #32]
 8007a16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	785b      	ldrb	r3, [r3, #1]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d16b      	bne.n	8007b04 <USB_EPStartXfer+0x5e6>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	461a      	mov	r2, r3
 8007a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a3c:	4413      	add	r3, r2
 8007a3e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	00da      	lsls	r2, r3, #3
 8007a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a48:	4413      	add	r3, r2
 8007a4a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007a4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a52:	881b      	ldrh	r3, [r3, #0]
 8007a54:	b29b      	uxth	r3, r3
 8007a56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a5a:	b29a      	uxth	r2, r3
 8007a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a5e:	801a      	strh	r2, [r3, #0]
 8007a60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d10a      	bne.n	8007a7e <USB_EPStartXfer+0x560>
 8007a68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a6a:	881b      	ldrh	r3, [r3, #0]
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a76:	b29a      	uxth	r2, r3
 8007a78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a7a:	801a      	strh	r2, [r3, #0]
 8007a7c:	e05b      	b.n	8007b36 <USB_EPStartXfer+0x618>
 8007a7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a82:	2b3e      	cmp	r3, #62	@ 0x3e
 8007a84:	d81c      	bhi.n	8007ac0 <USB_EPStartXfer+0x5a2>
 8007a86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a8a:	085b      	lsrs	r3, r3, #1
 8007a8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007a90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a94:	f003 0301 	and.w	r3, r3, #1
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d004      	beq.n	8007aa6 <USB_EPStartXfer+0x588>
 8007a9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007aa0:	3301      	adds	r3, #1
 8007aa2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007aa8:	881b      	ldrh	r3, [r3, #0]
 8007aaa:	b29a      	uxth	r2, r3
 8007aac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	029b      	lsls	r3, r3, #10
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	b29a      	uxth	r2, r3
 8007aba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007abc:	801a      	strh	r2, [r3, #0]
 8007abe:	e03a      	b.n	8007b36 <USB_EPStartXfer+0x618>
 8007ac0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ac4:	095b      	lsrs	r3, r3, #5
 8007ac6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007aca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ace:	f003 031f 	and.w	r3, r3, #31
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d104      	bne.n	8007ae0 <USB_EPStartXfer+0x5c2>
 8007ad6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007ada:	3b01      	subs	r3, #1
 8007adc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007ae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ae2:	881b      	ldrh	r3, [r3, #0]
 8007ae4:	b29a      	uxth	r2, r3
 8007ae6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007aea:	b29b      	uxth	r3, r3
 8007aec:	029b      	lsls	r3, r3, #10
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	4313      	orrs	r3, r2
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007af8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007afc:	b29a      	uxth	r2, r3
 8007afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b00:	801a      	strh	r2, [r3, #0]
 8007b02:	e018      	b.n	8007b36 <USB_EPStartXfer+0x618>
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	785b      	ldrb	r3, [r3, #1]
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d114      	bne.n	8007b36 <USB_EPStartXfer+0x618>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b12:	b29b      	uxth	r3, r3
 8007b14:	461a      	mov	r2, r3
 8007b16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b18:	4413      	add	r3, r2
 8007b1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	00da      	lsls	r2, r3, #3
 8007b22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b24:	4413      	add	r3, r2
 8007b26:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b30:	b29a      	uxth	r2, r3
 8007b32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b34:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	895b      	ldrh	r3, [r3, #10]
 8007b3a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	6959      	ldr	r1, [r3, #20]
 8007b42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f000 fbca 	bl	80082e6 <USB_WritePMA>
 8007b52:	e193      	b.n	8007e7c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	6a1b      	ldr	r3, [r3, #32]
 8007b58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007b5c:	687a      	ldr	r2, [r7, #4]
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	781b      	ldrb	r3, [r3, #0]
 8007b62:	009b      	lsls	r3, r3, #2
 8007b64:	4413      	add	r3, r2
 8007b66:	881b      	ldrh	r3, [r3, #0]
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007b6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b72:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	781b      	ldrb	r3, [r3, #0]
 8007b7c:	009b      	lsls	r3, r3, #2
 8007b7e:	441a      	add	r2, r3
 8007b80:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007b84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ba8:	4413      	add	r3, r2
 8007baa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	781b      	ldrb	r3, [r3, #0]
 8007bb0:	00da      	lsls	r2, r3, #3
 8007bb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bb4:	4413      	add	r3, r2
 8007bb6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007bba:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007bbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bc0:	b29a      	uxth	r2, r3
 8007bc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007bc4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	891b      	ldrh	r3, [r3, #8]
 8007bca:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	6959      	ldr	r1, [r3, #20]
 8007bd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f000 fb82 	bl	80082e6 <USB_WritePMA>
 8007be2:	e14b      	b.n	8007e7c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	6a1a      	ldr	r2, [r3, #32]
 8007be8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bec:	1ad2      	subs	r2, r2, r3
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	781b      	ldrb	r3, [r3, #0]
 8007bf8:	009b      	lsls	r3, r3, #2
 8007bfa:	4413      	add	r3, r2
 8007bfc:	881b      	ldrh	r3, [r3, #0]
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f000 809a 	beq.w	8007d3e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	673b      	str	r3, [r7, #112]	@ 0x70
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	785b      	ldrb	r3, [r3, #1]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d16b      	bne.n	8007cee <USB_EPStartXfer+0x7d0>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c20:	b29b      	uxth	r3, r3
 8007c22:	461a      	mov	r2, r3
 8007c24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007c26:	4413      	add	r3, r2
 8007c28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	781b      	ldrb	r3, [r3, #0]
 8007c2e:	00da      	lsls	r2, r3, #3
 8007c30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007c32:	4413      	add	r3, r2
 8007c34:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007c38:	667b      	str	r3, [r7, #100]	@ 0x64
 8007c3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c3c:	881b      	ldrh	r3, [r3, #0]
 8007c3e:	b29b      	uxth	r3, r3
 8007c40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c44:	b29a      	uxth	r2, r3
 8007c46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c48:	801a      	strh	r2, [r3, #0]
 8007c4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d10a      	bne.n	8007c68 <USB_EPStartXfer+0x74a>
 8007c52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c54:	881b      	ldrh	r3, [r3, #0]
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c60:	b29a      	uxth	r2, r3
 8007c62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c64:	801a      	strh	r2, [r3, #0]
 8007c66:	e05b      	b.n	8007d20 <USB_EPStartXfer+0x802>
 8007c68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c6c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007c6e:	d81c      	bhi.n	8007caa <USB_EPStartXfer+0x78c>
 8007c70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c74:	085b      	lsrs	r3, r3, #1
 8007c76:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007c7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c7e:	f003 0301 	and.w	r3, r3, #1
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d004      	beq.n	8007c90 <USB_EPStartXfer+0x772>
 8007c86:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007c90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c92:	881b      	ldrh	r3, [r3, #0]
 8007c94:	b29a      	uxth	r2, r3
 8007c96:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	029b      	lsls	r3, r3, #10
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	b29a      	uxth	r2, r3
 8007ca4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ca6:	801a      	strh	r2, [r3, #0]
 8007ca8:	e03a      	b.n	8007d20 <USB_EPStartXfer+0x802>
 8007caa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cae:	095b      	lsrs	r3, r3, #5
 8007cb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007cb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cb8:	f003 031f 	and.w	r3, r3, #31
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d104      	bne.n	8007cca <USB_EPStartXfer+0x7ac>
 8007cc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007cc4:	3b01      	subs	r3, #1
 8007cc6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007cca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ccc:	881b      	ldrh	r3, [r3, #0]
 8007cce:	b29a      	uxth	r2, r3
 8007cd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	029b      	lsls	r3, r3, #10
 8007cd8:	b29b      	uxth	r3, r3
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	b29b      	uxth	r3, r3
 8007cde:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ce2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ce6:	b29a      	uxth	r2, r3
 8007ce8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007cea:	801a      	strh	r2, [r3, #0]
 8007cec:	e018      	b.n	8007d20 <USB_EPStartXfer+0x802>
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	785b      	ldrb	r3, [r3, #1]
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d114      	bne.n	8007d20 <USB_EPStartXfer+0x802>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	461a      	mov	r2, r3
 8007d00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d02:	4413      	add	r3, r2
 8007d04:	673b      	str	r3, [r7, #112]	@ 0x70
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	781b      	ldrb	r3, [r3, #0]
 8007d0a:	00da      	lsls	r2, r3, #3
 8007d0c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d0e:	4413      	add	r3, r2
 8007d10:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d14:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007d16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d1a:	b29a      	uxth	r2, r3
 8007d1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d1e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	895b      	ldrh	r3, [r3, #10]
 8007d24:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	6959      	ldr	r1, [r3, #20]
 8007d2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d30:	b29b      	uxth	r3, r3
 8007d32:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f000 fad5 	bl	80082e6 <USB_WritePMA>
 8007d3c:	e09e      	b.n	8007e7c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	785b      	ldrb	r3, [r3, #1]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d16b      	bne.n	8007e1e <USB_EPStartXfer+0x900>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d50:	b29b      	uxth	r3, r3
 8007d52:	461a      	mov	r2, r3
 8007d54:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007d56:	4413      	add	r3, r2
 8007d58:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	00da      	lsls	r2, r3, #3
 8007d60:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007d62:	4413      	add	r3, r2
 8007d64:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007d68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007d6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d6c:	881b      	ldrh	r3, [r3, #0]
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d74:	b29a      	uxth	r2, r3
 8007d76:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d78:	801a      	strh	r2, [r3, #0]
 8007d7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d10a      	bne.n	8007d98 <USB_EPStartXfer+0x87a>
 8007d82:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d84:	881b      	ldrh	r3, [r3, #0]
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d90:	b29a      	uxth	r2, r3
 8007d92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d94:	801a      	strh	r2, [r3, #0]
 8007d96:	e063      	b.n	8007e60 <USB_EPStartXfer+0x942>
 8007d98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d9c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007d9e:	d81c      	bhi.n	8007dda <USB_EPStartXfer+0x8bc>
 8007da0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007da4:	085b      	lsrs	r3, r3, #1
 8007da6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007daa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dae:	f003 0301 	and.w	r3, r3, #1
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d004      	beq.n	8007dc0 <USB_EPStartXfer+0x8a2>
 8007db6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007dba:	3301      	adds	r3, #1
 8007dbc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007dc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007dc2:	881b      	ldrh	r3, [r3, #0]
 8007dc4:	b29a      	uxth	r2, r3
 8007dc6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	029b      	lsls	r3, r3, #10
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	b29a      	uxth	r2, r3
 8007dd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007dd6:	801a      	strh	r2, [r3, #0]
 8007dd8:	e042      	b.n	8007e60 <USB_EPStartXfer+0x942>
 8007dda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dde:	095b      	lsrs	r3, r3, #5
 8007de0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007de4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007de8:	f003 031f 	and.w	r3, r3, #31
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d104      	bne.n	8007dfa <USB_EPStartXfer+0x8dc>
 8007df0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007df4:	3b01      	subs	r3, #1
 8007df6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007dfa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007dfc:	881b      	ldrh	r3, [r3, #0]
 8007dfe:	b29a      	uxth	r2, r3
 8007e00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	029b      	lsls	r3, r3, #10
 8007e08:	b29b      	uxth	r3, r3
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e16:	b29a      	uxth	r2, r3
 8007e18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e1a:	801a      	strh	r2, [r3, #0]
 8007e1c:	e020      	b.n	8007e60 <USB_EPStartXfer+0x942>
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	785b      	ldrb	r3, [r3, #1]
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	d11c      	bne.n	8007e60 <USB_EPStartXfer+0x942>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	461a      	mov	r2, r3
 8007e36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007e3a:	4413      	add	r3, r2
 8007e3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	781b      	ldrb	r3, [r3, #0]
 8007e44:	00da      	lsls	r2, r3, #3
 8007e46:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007e4a:	4413      	add	r3, r2
 8007e4c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007e50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e58:	b29a      	uxth	r2, r3
 8007e5a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007e5e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	891b      	ldrh	r3, [r3, #8]
 8007e64:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	6959      	ldr	r1, [r3, #20]
 8007e6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f000 fa35 	bl	80082e6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007e7c:	687a      	ldr	r2, [r7, #4]
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	4413      	add	r3, r2
 8007e86:	881b      	ldrh	r3, [r3, #0]
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e92:	817b      	strh	r3, [r7, #10]
 8007e94:	897b      	ldrh	r3, [r7, #10]
 8007e96:	f083 0310 	eor.w	r3, r3, #16
 8007e9a:	817b      	strh	r3, [r7, #10]
 8007e9c:	897b      	ldrh	r3, [r7, #10]
 8007e9e:	f083 0320 	eor.w	r3, r3, #32
 8007ea2:	817b      	strh	r3, [r7, #10]
 8007ea4:	687a      	ldr	r2, [r7, #4]
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	781b      	ldrb	r3, [r3, #0]
 8007eaa:	009b      	lsls	r3, r3, #2
 8007eac:	441a      	add	r2, r3
 8007eae:	897b      	ldrh	r3, [r7, #10]
 8007eb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007eb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007eb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ebc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	8013      	strh	r3, [r2, #0]
 8007ec4:	e0d5      	b.n	8008072 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	7b1b      	ldrb	r3, [r3, #12]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d156      	bne.n	8007f7c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	699b      	ldr	r3, [r3, #24]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d122      	bne.n	8007f1c <USB_EPStartXfer+0x9fe>
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	78db      	ldrb	r3, [r3, #3]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d11e      	bne.n	8007f1c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8007ede:	687a      	ldr	r2, [r7, #4]
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	781b      	ldrb	r3, [r3, #0]
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	4413      	add	r3, r2
 8007ee8:	881b      	ldrh	r3, [r3, #0]
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ef0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ef4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8007ef8:	687a      	ldr	r2, [r7, #4]
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	781b      	ldrb	r3, [r3, #0]
 8007efe:	009b      	lsls	r3, r3, #2
 8007f00:	441a      	add	r2, r3
 8007f02:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007f06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f0e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007f12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	8013      	strh	r3, [r2, #0]
 8007f1a:	e01d      	b.n	8007f58 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	781b      	ldrb	r3, [r3, #0]
 8007f22:	009b      	lsls	r3, r3, #2
 8007f24:	4413      	add	r3, r2
 8007f26:	881b      	ldrh	r3, [r3, #0]
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007f2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f32:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8007f36:	687a      	ldr	r2, [r7, #4]
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	781b      	ldrb	r3, [r3, #0]
 8007f3c:	009b      	lsls	r3, r3, #2
 8007f3e:	441a      	add	r2, r3
 8007f40:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8007f44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	699a      	ldr	r2, [r3, #24]
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	691b      	ldr	r3, [r3, #16]
 8007f60:	429a      	cmp	r2, r3
 8007f62:	d907      	bls.n	8007f74 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	699a      	ldr	r2, [r3, #24]
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	691b      	ldr	r3, [r3, #16]
 8007f6c:	1ad2      	subs	r2, r2, r3
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	619a      	str	r2, [r3, #24]
 8007f72:	e054      	b.n	800801e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	2200      	movs	r2, #0
 8007f78:	619a      	str	r2, [r3, #24]
 8007f7a:	e050      	b.n	800801e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	78db      	ldrb	r3, [r3, #3]
 8007f80:	2b02      	cmp	r3, #2
 8007f82:	d142      	bne.n	800800a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	69db      	ldr	r3, [r3, #28]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d048      	beq.n	800801e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	4413      	add	r3, r2
 8007f96:	881b      	ldrh	r3, [r3, #0]
 8007f98:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007f9c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007fa0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d005      	beq.n	8007fb4 <USB_EPStartXfer+0xa96>
 8007fa8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d10b      	bne.n	8007fcc <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007fb4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007fb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d12e      	bne.n	800801e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007fc0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d128      	bne.n	800801e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	781b      	ldrb	r3, [r3, #0]
 8007fd2:	009b      	lsls	r3, r3, #2
 8007fd4:	4413      	add	r3, r2
 8007fd6:	881b      	ldrh	r3, [r3, #0]
 8007fd8:	b29b      	uxth	r3, r3
 8007fda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fe2:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	441a      	add	r2, r3
 8007ff0:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8007ff4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ff8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ffc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008000:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008004:	b29b      	uxth	r3, r3
 8008006:	8013      	strh	r3, [r2, #0]
 8008008:	e009      	b.n	800801e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	78db      	ldrb	r3, [r3, #3]
 800800e:	2b01      	cmp	r3, #1
 8008010:	d103      	bne.n	800801a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	2200      	movs	r2, #0
 8008016:	619a      	str	r2, [r3, #24]
 8008018:	e001      	b.n	800801e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800801a:	2301      	movs	r3, #1
 800801c:	e02a      	b.n	8008074 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	781b      	ldrb	r3, [r3, #0]
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	4413      	add	r3, r2
 8008028:	881b      	ldrh	r3, [r3, #0]
 800802a:	b29b      	uxth	r3, r3
 800802c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008030:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008034:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008038:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800803c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008040:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008044:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008048:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800804c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	781b      	ldrb	r3, [r3, #0]
 8008056:	009b      	lsls	r3, r3, #2
 8008058:	441a      	add	r2, r3
 800805a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800805e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008062:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008066:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800806a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800806e:	b29b      	uxth	r3, r3
 8008070:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008072:	2300      	movs	r3, #0
}
 8008074:	4618      	mov	r0, r3
 8008076:	37b0      	adds	r7, #176	@ 0xb0
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800807c:	b480      	push	{r7}
 800807e:	b085      	sub	sp, #20
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
 8008084:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	785b      	ldrb	r3, [r3, #1]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d020      	beq.n	80080d0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	781b      	ldrb	r3, [r3, #0]
 8008094:	009b      	lsls	r3, r3, #2
 8008096:	4413      	add	r3, r2
 8008098:	881b      	ldrh	r3, [r3, #0]
 800809a:	b29b      	uxth	r3, r3
 800809c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080a4:	81bb      	strh	r3, [r7, #12]
 80080a6:	89bb      	ldrh	r3, [r7, #12]
 80080a8:	f083 0310 	eor.w	r3, r3, #16
 80080ac:	81bb      	strh	r3, [r7, #12]
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	781b      	ldrb	r3, [r3, #0]
 80080b4:	009b      	lsls	r3, r3, #2
 80080b6:	441a      	add	r2, r3
 80080b8:	89bb      	ldrh	r3, [r7, #12]
 80080ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	8013      	strh	r3, [r2, #0]
 80080ce:	e01f      	b.n	8008110 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80080d0:	687a      	ldr	r2, [r7, #4]
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	781b      	ldrb	r3, [r3, #0]
 80080d6:	009b      	lsls	r3, r3, #2
 80080d8:	4413      	add	r3, r2
 80080da:	881b      	ldrh	r3, [r3, #0]
 80080dc:	b29b      	uxth	r3, r3
 80080de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80080e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080e6:	81fb      	strh	r3, [r7, #14]
 80080e8:	89fb      	ldrh	r3, [r7, #14]
 80080ea:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80080ee:	81fb      	strh	r3, [r7, #14]
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	781b      	ldrb	r3, [r3, #0]
 80080f6:	009b      	lsls	r3, r3, #2
 80080f8:	441a      	add	r2, r3
 80080fa:	89fb      	ldrh	r3, [r7, #14]
 80080fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008100:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008104:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008108:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800810c:	b29b      	uxth	r3, r3
 800810e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008110:	2300      	movs	r3, #0
}
 8008112:	4618      	mov	r0, r3
 8008114:	3714      	adds	r7, #20
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr

0800811e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800811e:	b480      	push	{r7}
 8008120:	b087      	sub	sp, #28
 8008122:	af00      	add	r7, sp, #0
 8008124:	6078      	str	r0, [r7, #4]
 8008126:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	785b      	ldrb	r3, [r3, #1]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d04c      	beq.n	80081ca <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	009b      	lsls	r3, r3, #2
 8008138:	4413      	add	r3, r2
 800813a:	881b      	ldrh	r3, [r3, #0]
 800813c:	823b      	strh	r3, [r7, #16]
 800813e:	8a3b      	ldrh	r3, [r7, #16]
 8008140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008144:	2b00      	cmp	r3, #0
 8008146:	d01b      	beq.n	8008180 <USB_EPClearStall+0x62>
 8008148:	687a      	ldr	r2, [r7, #4]
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	781b      	ldrb	r3, [r3, #0]
 800814e:	009b      	lsls	r3, r3, #2
 8008150:	4413      	add	r3, r2
 8008152:	881b      	ldrh	r3, [r3, #0]
 8008154:	b29b      	uxth	r3, r3
 8008156:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800815a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800815e:	81fb      	strh	r3, [r7, #14]
 8008160:	687a      	ldr	r2, [r7, #4]
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	781b      	ldrb	r3, [r3, #0]
 8008166:	009b      	lsls	r3, r3, #2
 8008168:	441a      	add	r2, r3
 800816a:	89fb      	ldrh	r3, [r7, #14]
 800816c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008170:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008174:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008178:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800817c:	b29b      	uxth	r3, r3
 800817e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	78db      	ldrb	r3, [r3, #3]
 8008184:	2b01      	cmp	r3, #1
 8008186:	d06c      	beq.n	8008262 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008188:	687a      	ldr	r2, [r7, #4]
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4413      	add	r3, r2
 8008192:	881b      	ldrh	r3, [r3, #0]
 8008194:	b29b      	uxth	r3, r3
 8008196:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800819a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800819e:	81bb      	strh	r3, [r7, #12]
 80081a0:	89bb      	ldrh	r3, [r7, #12]
 80081a2:	f083 0320 	eor.w	r3, r3, #32
 80081a6:	81bb      	strh	r3, [r7, #12]
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	781b      	ldrb	r3, [r3, #0]
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	441a      	add	r2, r3
 80081b2:	89bb      	ldrh	r3, [r7, #12]
 80081b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	8013      	strh	r3, [r2, #0]
 80081c8:	e04b      	b.n	8008262 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	781b      	ldrb	r3, [r3, #0]
 80081d0:	009b      	lsls	r3, r3, #2
 80081d2:	4413      	add	r3, r2
 80081d4:	881b      	ldrh	r3, [r3, #0]
 80081d6:	82fb      	strh	r3, [r7, #22]
 80081d8:	8afb      	ldrh	r3, [r7, #22]
 80081da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d01b      	beq.n	800821a <USB_EPClearStall+0xfc>
 80081e2:	687a      	ldr	r2, [r7, #4]
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	781b      	ldrb	r3, [r3, #0]
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	4413      	add	r3, r2
 80081ec:	881b      	ldrh	r3, [r3, #0]
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081f8:	82bb      	strh	r3, [r7, #20]
 80081fa:	687a      	ldr	r2, [r7, #4]
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	009b      	lsls	r3, r3, #2
 8008202:	441a      	add	r2, r3
 8008204:	8abb      	ldrh	r3, [r7, #20]
 8008206:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800820a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800820e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008212:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008216:	b29b      	uxth	r3, r3
 8008218:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	781b      	ldrb	r3, [r3, #0]
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	4413      	add	r3, r2
 8008224:	881b      	ldrh	r3, [r3, #0]
 8008226:	b29b      	uxth	r3, r3
 8008228:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800822c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008230:	827b      	strh	r3, [r7, #18]
 8008232:	8a7b      	ldrh	r3, [r7, #18]
 8008234:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008238:	827b      	strh	r3, [r7, #18]
 800823a:	8a7b      	ldrh	r3, [r7, #18]
 800823c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008240:	827b      	strh	r3, [r7, #18]
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	781b      	ldrb	r3, [r3, #0]
 8008248:	009b      	lsls	r3, r3, #2
 800824a:	441a      	add	r2, r3
 800824c:	8a7b      	ldrh	r3, [r7, #18]
 800824e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008252:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008256:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800825a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800825e:	b29b      	uxth	r3, r3
 8008260:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008262:	2300      	movs	r3, #0
}
 8008264:	4618      	mov	r0, r3
 8008266:	371c      	adds	r7, #28
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr

08008270 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008270:	b480      	push	{r7}
 8008272:	b083      	sub	sp, #12
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
 8008278:	460b      	mov	r3, r1
 800827a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800827c:	78fb      	ldrb	r3, [r7, #3]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d103      	bne.n	800828a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2280      	movs	r2, #128	@ 0x80
 8008286:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800828a:	2300      	movs	r3, #0
}
 800828c:	4618      	mov	r0, r3
 800828e:	370c      	adds	r7, #12
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr

08008298 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008298:	b480      	push	{r7}
 800829a:	b083      	sub	sp, #12
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082b0:	b29a      	uxth	r2, r3
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80082b8:	2300      	movs	r3, #0
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	370c      	adds	r7, #12
 80082be:	46bd      	mov	sp, r7
 80082c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c4:	4770      	bx	lr

080082c6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80082c6:	b480      	push	{r7}
 80082c8:	b085      	sub	sp, #20
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80082d4:	b29b      	uxth	r3, r3
 80082d6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80082d8:	68fb      	ldr	r3, [r7, #12]
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3714      	adds	r7, #20
 80082de:	46bd      	mov	sp, r7
 80082e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e4:	4770      	bx	lr

080082e6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80082e6:	b480      	push	{r7}
 80082e8:	b08b      	sub	sp, #44	@ 0x2c
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	60f8      	str	r0, [r7, #12]
 80082ee:	60b9      	str	r1, [r7, #8]
 80082f0:	4611      	mov	r1, r2
 80082f2:	461a      	mov	r2, r3
 80082f4:	460b      	mov	r3, r1
 80082f6:	80fb      	strh	r3, [r7, #6]
 80082f8:	4613      	mov	r3, r2
 80082fa:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80082fc:	88bb      	ldrh	r3, [r7, #4]
 80082fe:	3301      	adds	r3, #1
 8008300:	085b      	lsrs	r3, r3, #1
 8008302:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800830c:	88fa      	ldrh	r2, [r7, #6]
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	4413      	add	r3, r2
 8008312:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008316:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008318:	69bb      	ldr	r3, [r7, #24]
 800831a:	627b      	str	r3, [r7, #36]	@ 0x24
 800831c:	e01c      	b.n	8008358 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800831e:	69fb      	ldr	r3, [r7, #28]
 8008320:	781b      	ldrb	r3, [r3, #0]
 8008322:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008324:	69fb      	ldr	r3, [r7, #28]
 8008326:	3301      	adds	r3, #1
 8008328:	781b      	ldrb	r3, [r3, #0]
 800832a:	b21b      	sxth	r3, r3
 800832c:	021b      	lsls	r3, r3, #8
 800832e:	b21a      	sxth	r2, r3
 8008330:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008334:	4313      	orrs	r3, r2
 8008336:	b21b      	sxth	r3, r3
 8008338:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800833a:	6a3b      	ldr	r3, [r7, #32]
 800833c:	8a7a      	ldrh	r2, [r7, #18]
 800833e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008340:	6a3b      	ldr	r3, [r7, #32]
 8008342:	3302      	adds	r3, #2
 8008344:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8008346:	69fb      	ldr	r3, [r7, #28]
 8008348:	3301      	adds	r3, #1
 800834a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	3301      	adds	r3, #1
 8008350:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008354:	3b01      	subs	r3, #1
 8008356:	627b      	str	r3, [r7, #36]	@ 0x24
 8008358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800835a:	2b00      	cmp	r3, #0
 800835c:	d1df      	bne.n	800831e <USB_WritePMA+0x38>
  }
}
 800835e:	bf00      	nop
 8008360:	bf00      	nop
 8008362:	372c      	adds	r7, #44	@ 0x2c
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr

0800836c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800836c:	b480      	push	{r7}
 800836e:	b08b      	sub	sp, #44	@ 0x2c
 8008370:	af00      	add	r7, sp, #0
 8008372:	60f8      	str	r0, [r7, #12]
 8008374:	60b9      	str	r1, [r7, #8]
 8008376:	4611      	mov	r1, r2
 8008378:	461a      	mov	r2, r3
 800837a:	460b      	mov	r3, r1
 800837c:	80fb      	strh	r3, [r7, #6]
 800837e:	4613      	mov	r3, r2
 8008380:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008382:	88bb      	ldrh	r3, [r7, #4]
 8008384:	085b      	lsrs	r3, r3, #1
 8008386:	b29b      	uxth	r3, r3
 8008388:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008392:	88fa      	ldrh	r2, [r7, #6]
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	4413      	add	r3, r2
 8008398:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800839c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800839e:	69bb      	ldr	r3, [r7, #24]
 80083a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80083a2:	e018      	b.n	80083d6 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80083a4:	6a3b      	ldr	r3, [r7, #32]
 80083a6:	881b      	ldrh	r3, [r3, #0]
 80083a8:	b29b      	uxth	r3, r3
 80083aa:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80083ac:	6a3b      	ldr	r3, [r7, #32]
 80083ae:	3302      	adds	r3, #2
 80083b0:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	b2da      	uxtb	r2, r3
 80083b6:	69fb      	ldr	r3, [r7, #28]
 80083b8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	3301      	adds	r3, #1
 80083be:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	0a1b      	lsrs	r3, r3, #8
 80083c4:	b2da      	uxtb	r2, r3
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80083ca:	69fb      	ldr	r3, [r7, #28]
 80083cc:	3301      	adds	r3, #1
 80083ce:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80083d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d2:	3b01      	subs	r3, #1
 80083d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80083d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d1e3      	bne.n	80083a4 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80083dc:	88bb      	ldrh	r3, [r7, #4]
 80083de:	f003 0301 	and.w	r3, r3, #1
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d007      	beq.n	80083f8 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80083e8:	6a3b      	ldr	r3, [r7, #32]
 80083ea:	881b      	ldrh	r3, [r3, #0]
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	b2da      	uxtb	r2, r3
 80083f4:	69fb      	ldr	r3, [r7, #28]
 80083f6:	701a      	strb	r2, [r3, #0]
  }
}
 80083f8:	bf00      	nop
 80083fa:	372c      	adds	r7, #44	@ 0x2c
 80083fc:	46bd      	mov	sp, r7
 80083fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008402:	4770      	bx	lr

08008404 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b084      	sub	sp, #16
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
 800840c:	460b      	mov	r3, r1
 800840e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008410:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008414:	f002 f8fc 	bl	800a610 <USBD_static_malloc>
 8008418:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d105      	bne.n	800842c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2200      	movs	r2, #0
 8008424:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8008428:	2302      	movs	r3, #2
 800842a:	e066      	b.n	80084fa <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	7c1b      	ldrb	r3, [r3, #16]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d119      	bne.n	8008470 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800843c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008440:	2202      	movs	r2, #2
 8008442:	2181      	movs	r1, #129	@ 0x81
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f001 ff8a 	bl	800a35e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2201      	movs	r2, #1
 800844e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008450:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008454:	2202      	movs	r2, #2
 8008456:	2101      	movs	r1, #1
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f001 ff80 	bl	800a35e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2201      	movs	r2, #1
 8008462:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2210      	movs	r2, #16
 800846a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800846e:	e016      	b.n	800849e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008470:	2340      	movs	r3, #64	@ 0x40
 8008472:	2202      	movs	r2, #2
 8008474:	2181      	movs	r1, #129	@ 0x81
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f001 ff71 	bl	800a35e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2201      	movs	r2, #1
 8008480:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008482:	2340      	movs	r3, #64	@ 0x40
 8008484:	2202      	movs	r2, #2
 8008486:	2101      	movs	r1, #1
 8008488:	6878      	ldr	r0, [r7, #4]
 800848a:	f001 ff68 	bl	800a35e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2201      	movs	r2, #1
 8008492:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2210      	movs	r2, #16
 800849a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800849e:	2308      	movs	r3, #8
 80084a0:	2203      	movs	r2, #3
 80084a2:	2182      	movs	r1, #130	@ 0x82
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f001 ff5a 	bl	800a35e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2201      	movs	r2, #1
 80084ae:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	2200      	movs	r2, #0
 80084c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2200      	movs	r2, #0
 80084c8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	7c1b      	ldrb	r3, [r3, #16]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d109      	bne.n	80084e8 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80084da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80084de:	2101      	movs	r1, #1
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f002 f82b 	bl	800a53c <USBD_LL_PrepareReceive>
 80084e6:	e007      	b.n	80084f8 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80084ee:	2340      	movs	r3, #64	@ 0x40
 80084f0:	2101      	movs	r1, #1
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f002 f822 	bl	800a53c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80084f8:	2300      	movs	r3, #0
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3710      	adds	r7, #16
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}

08008502 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008502:	b580      	push	{r7, lr}
 8008504:	b082      	sub	sp, #8
 8008506:	af00      	add	r7, sp, #0
 8008508:	6078      	str	r0, [r7, #4]
 800850a:	460b      	mov	r3, r1
 800850c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800850e:	2181      	movs	r1, #129	@ 0x81
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f001 ff4a 	bl	800a3aa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2200      	movs	r2, #0
 800851a:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800851c:	2101      	movs	r1, #1
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f001 ff43 	bl	800a3aa <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2200      	movs	r2, #0
 8008528:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800852c:	2182      	movs	r1, #130	@ 0x82
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f001 ff3b 	bl	800a3aa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2200      	movs	r2, #0
 8008538:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2200      	movs	r2, #0
 8008540:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800854a:	2b00      	cmp	r3, #0
 800854c:	d00e      	beq.n	800856c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800855e:	4618      	mov	r0, r3
 8008560:	f002 f864 	bl	800a62c <USBD_static_free>
    pdev->pClassData = NULL;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2200      	movs	r2, #0
 8008568:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3708      	adds	r7, #8
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
	...

08008578 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b086      	sub	sp, #24
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008588:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800858a:	2300      	movs	r3, #0
 800858c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800858e:	2300      	movs	r3, #0
 8008590:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008592:	2300      	movs	r3, #0
 8008594:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d101      	bne.n	80085a0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800859c:	2303      	movs	r3, #3
 800859e:	e0af      	b.n	8008700 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d03f      	beq.n	800862c <USBD_CDC_Setup+0xb4>
 80085ac:	2b20      	cmp	r3, #32
 80085ae:	f040 809f 	bne.w	80086f0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	88db      	ldrh	r3, [r3, #6]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d02e      	beq.n	8008618 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	781b      	ldrb	r3, [r3, #0]
 80085be:	b25b      	sxtb	r3, r3
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	da16      	bge.n	80085f2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80085ca:	689b      	ldr	r3, [r3, #8]
 80085cc:	683a      	ldr	r2, [r7, #0]
 80085ce:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80085d0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80085d2:	683a      	ldr	r2, [r7, #0]
 80085d4:	88d2      	ldrh	r2, [r2, #6]
 80085d6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	88db      	ldrh	r3, [r3, #6]
 80085dc:	2b07      	cmp	r3, #7
 80085de:	bf28      	it	cs
 80085e0:	2307      	movcs	r3, #7
 80085e2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	89fa      	ldrh	r2, [r7, #14]
 80085e8:	4619      	mov	r1, r3
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f001 facf 	bl	8009b8e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80085f0:	e085      	b.n	80086fe <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	785a      	ldrb	r2, [r3, #1]
 80085f6:	693b      	ldr	r3, [r7, #16]
 80085f8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	88db      	ldrh	r3, [r3, #6]
 8008600:	b2da      	uxtb	r2, r3
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008608:	6939      	ldr	r1, [r7, #16]
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	88db      	ldrh	r3, [r3, #6]
 800860e:	461a      	mov	r2, r3
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f001 fae8 	bl	8009be6 <USBD_CtlPrepareRx>
      break;
 8008616:	e072      	b.n	80086fe <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	683a      	ldr	r2, [r7, #0]
 8008622:	7850      	ldrb	r0, [r2, #1]
 8008624:	2200      	movs	r2, #0
 8008626:	6839      	ldr	r1, [r7, #0]
 8008628:	4798      	blx	r3
      break;
 800862a:	e068      	b.n	80086fe <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	785b      	ldrb	r3, [r3, #1]
 8008630:	2b0b      	cmp	r3, #11
 8008632:	d852      	bhi.n	80086da <USBD_CDC_Setup+0x162>
 8008634:	a201      	add	r2, pc, #4	@ (adr r2, 800863c <USBD_CDC_Setup+0xc4>)
 8008636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800863a:	bf00      	nop
 800863c:	0800866d 	.word	0x0800866d
 8008640:	080086e9 	.word	0x080086e9
 8008644:	080086db 	.word	0x080086db
 8008648:	080086db 	.word	0x080086db
 800864c:	080086db 	.word	0x080086db
 8008650:	080086db 	.word	0x080086db
 8008654:	080086db 	.word	0x080086db
 8008658:	080086db 	.word	0x080086db
 800865c:	080086db 	.word	0x080086db
 8008660:	080086db 	.word	0x080086db
 8008664:	08008697 	.word	0x08008697
 8008668:	080086c1 	.word	0x080086c1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008672:	b2db      	uxtb	r3, r3
 8008674:	2b03      	cmp	r3, #3
 8008676:	d107      	bne.n	8008688 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008678:	f107 030a 	add.w	r3, r7, #10
 800867c:	2202      	movs	r2, #2
 800867e:	4619      	mov	r1, r3
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f001 fa84 	bl	8009b8e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008686:	e032      	b.n	80086ee <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008688:	6839      	ldr	r1, [r7, #0]
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f001 fa0e 	bl	8009aac <USBD_CtlError>
            ret = USBD_FAIL;
 8008690:	2303      	movs	r3, #3
 8008692:	75fb      	strb	r3, [r7, #23]
          break;
 8008694:	e02b      	b.n	80086ee <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800869c:	b2db      	uxtb	r3, r3
 800869e:	2b03      	cmp	r3, #3
 80086a0:	d107      	bne.n	80086b2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80086a2:	f107 030d 	add.w	r3, r7, #13
 80086a6:	2201      	movs	r2, #1
 80086a8:	4619      	mov	r1, r3
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f001 fa6f 	bl	8009b8e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80086b0:	e01d      	b.n	80086ee <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80086b2:	6839      	ldr	r1, [r7, #0]
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f001 f9f9 	bl	8009aac <USBD_CtlError>
            ret = USBD_FAIL;
 80086ba:	2303      	movs	r3, #3
 80086bc:	75fb      	strb	r3, [r7, #23]
          break;
 80086be:	e016      	b.n	80086ee <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	2b03      	cmp	r3, #3
 80086ca:	d00f      	beq.n	80086ec <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80086cc:	6839      	ldr	r1, [r7, #0]
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f001 f9ec 	bl	8009aac <USBD_CtlError>
            ret = USBD_FAIL;
 80086d4:	2303      	movs	r3, #3
 80086d6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80086d8:	e008      	b.n	80086ec <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80086da:	6839      	ldr	r1, [r7, #0]
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f001 f9e5 	bl	8009aac <USBD_CtlError>
          ret = USBD_FAIL;
 80086e2:	2303      	movs	r3, #3
 80086e4:	75fb      	strb	r3, [r7, #23]
          break;
 80086e6:	e002      	b.n	80086ee <USBD_CDC_Setup+0x176>
          break;
 80086e8:	bf00      	nop
 80086ea:	e008      	b.n	80086fe <USBD_CDC_Setup+0x186>
          break;
 80086ec:	bf00      	nop
      }
      break;
 80086ee:	e006      	b.n	80086fe <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80086f0:	6839      	ldr	r1, [r7, #0]
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f001 f9da 	bl	8009aac <USBD_CtlError>
      ret = USBD_FAIL;
 80086f8:	2303      	movs	r3, #3
 80086fa:	75fb      	strb	r3, [r7, #23]
      break;
 80086fc:	bf00      	nop
  }

  return (uint8_t)ret;
 80086fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008700:	4618      	mov	r0, r3
 8008702:	3718      	adds	r7, #24
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b084      	sub	sp, #16
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
 8008710:	460b      	mov	r3, r1
 8008712:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800871a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008722:	2b00      	cmp	r3, #0
 8008724:	d101      	bne.n	800872a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008726:	2303      	movs	r3, #3
 8008728:	e04f      	b.n	80087ca <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008730:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008732:	78fa      	ldrb	r2, [r7, #3]
 8008734:	6879      	ldr	r1, [r7, #4]
 8008736:	4613      	mov	r3, r2
 8008738:	009b      	lsls	r3, r3, #2
 800873a:	4413      	add	r3, r2
 800873c:	009b      	lsls	r3, r3, #2
 800873e:	440b      	add	r3, r1
 8008740:	3318      	adds	r3, #24
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d029      	beq.n	800879c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008748:	78fa      	ldrb	r2, [r7, #3]
 800874a:	6879      	ldr	r1, [r7, #4]
 800874c:	4613      	mov	r3, r2
 800874e:	009b      	lsls	r3, r3, #2
 8008750:	4413      	add	r3, r2
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	440b      	add	r3, r1
 8008756:	3318      	adds	r3, #24
 8008758:	681a      	ldr	r2, [r3, #0]
 800875a:	78f9      	ldrb	r1, [r7, #3]
 800875c:	68f8      	ldr	r0, [r7, #12]
 800875e:	460b      	mov	r3, r1
 8008760:	009b      	lsls	r3, r3, #2
 8008762:	440b      	add	r3, r1
 8008764:	00db      	lsls	r3, r3, #3
 8008766:	4403      	add	r3, r0
 8008768:	3320      	adds	r3, #32
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	fbb2 f1f3 	udiv	r1, r2, r3
 8008770:	fb01 f303 	mul.w	r3, r1, r3
 8008774:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008776:	2b00      	cmp	r3, #0
 8008778:	d110      	bne.n	800879c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800877a:	78fa      	ldrb	r2, [r7, #3]
 800877c:	6879      	ldr	r1, [r7, #4]
 800877e:	4613      	mov	r3, r2
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	4413      	add	r3, r2
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	440b      	add	r3, r1
 8008788:	3318      	adds	r3, #24
 800878a:	2200      	movs	r2, #0
 800878c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800878e:	78f9      	ldrb	r1, [r7, #3]
 8008790:	2300      	movs	r3, #0
 8008792:	2200      	movs	r2, #0
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f001 feb0 	bl	800a4fa <USBD_LL_Transmit>
 800879a:	e015      	b.n	80087c8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	2200      	movs	r2, #0
 80087a0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80087aa:	691b      	ldr	r3, [r3, #16]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d00b      	beq.n	80087c8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80087b6:	691b      	ldr	r3, [r3, #16]
 80087b8:	68ba      	ldr	r2, [r7, #8]
 80087ba:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80087be:	68ba      	ldr	r2, [r7, #8]
 80087c0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80087c4:	78fa      	ldrb	r2, [r7, #3]
 80087c6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80087c8:	2300      	movs	r3, #0
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3710      	adds	r7, #16
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd80      	pop	{r7, pc}

080087d2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80087d2:	b580      	push	{r7, lr}
 80087d4:	b084      	sub	sp, #16
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]
 80087da:	460b      	mov	r3, r1
 80087dc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80087e4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d101      	bne.n	80087f4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80087f0:	2303      	movs	r3, #3
 80087f2:	e015      	b.n	8008820 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80087f4:	78fb      	ldrb	r3, [r7, #3]
 80087f6:	4619      	mov	r1, r3
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f001 fec0 	bl	800a57e <USBD_LL_GetRxDataSize>
 80087fe:	4602      	mov	r2, r0
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800880c:	68db      	ldr	r3, [r3, #12]
 800880e:	68fa      	ldr	r2, [r7, #12]
 8008810:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800881a:	4611      	mov	r1, r2
 800881c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800881e:	2300      	movs	r3, #0
}
 8008820:	4618      	mov	r0, r3
 8008822:	3710      	adds	r7, #16
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}

08008828 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b084      	sub	sp, #16
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008836:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d101      	bne.n	8008842 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800883e:	2303      	movs	r3, #3
 8008840:	e01a      	b.n	8008878 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d014      	beq.n	8008876 <USBD_CDC_EP0_RxReady+0x4e>
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008852:	2bff      	cmp	r3, #255	@ 0xff
 8008854:	d00f      	beq.n	8008876 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	68fa      	ldr	r2, [r7, #12]
 8008860:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8008864:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008866:	68fa      	ldr	r2, [r7, #12]
 8008868:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800886c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	22ff      	movs	r2, #255	@ 0xff
 8008872:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008876:	2300      	movs	r3, #0
}
 8008878:	4618      	mov	r0, r3
 800887a:	3710      	adds	r7, #16
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}

08008880 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008880:	b480      	push	{r7}
 8008882:	b083      	sub	sp, #12
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2243      	movs	r2, #67	@ 0x43
 800888c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800888e:	4b03      	ldr	r3, [pc, #12]	@ (800889c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008890:	4618      	mov	r0, r3
 8008892:	370c      	adds	r7, #12
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr
 800889c:	20000094 	.word	0x20000094

080088a0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b083      	sub	sp, #12
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2243      	movs	r2, #67	@ 0x43
 80088ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80088ae:	4b03      	ldr	r3, [pc, #12]	@ (80088bc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	370c      	adds	r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr
 80088bc:	20000050 	.word	0x20000050

080088c0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b083      	sub	sp, #12
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2243      	movs	r2, #67	@ 0x43
 80088cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80088ce:	4b03      	ldr	r3, [pc, #12]	@ (80088dc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	370c      	adds	r7, #12
 80088d4:	46bd      	mov	sp, r7
 80088d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088da:	4770      	bx	lr
 80088dc:	200000d8 	.word	0x200000d8

080088e0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b083      	sub	sp, #12
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	220a      	movs	r2, #10
 80088ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80088ee:	4b03      	ldr	r3, [pc, #12]	@ (80088fc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	370c      	adds	r7, #12
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr
 80088fc:	2000000c 	.word	0x2000000c

08008900 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008900:	b480      	push	{r7}
 8008902:	b083      	sub	sp, #12
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
 8008908:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d101      	bne.n	8008914 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008910:	2303      	movs	r3, #3
 8008912:	e004      	b.n	800891e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	683a      	ldr	r2, [r7, #0]
 8008918:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800891c:	2300      	movs	r3, #0
}
 800891e:	4618      	mov	r0, r3
 8008920:	370c      	adds	r7, #12
 8008922:	46bd      	mov	sp, r7
 8008924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008928:	4770      	bx	lr

0800892a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800892a:	b480      	push	{r7}
 800892c:	b087      	sub	sp, #28
 800892e:	af00      	add	r7, sp, #0
 8008930:	60f8      	str	r0, [r7, #12]
 8008932:	60b9      	str	r1, [r7, #8]
 8008934:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800893c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800893e:	697b      	ldr	r3, [r7, #20]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d101      	bne.n	8008948 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008944:	2303      	movs	r3, #3
 8008946:	e008      	b.n	800895a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	68ba      	ldr	r2, [r7, #8]
 800894c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008950:	697b      	ldr	r3, [r7, #20]
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008958:	2300      	movs	r3, #0
}
 800895a:	4618      	mov	r0, r3
 800895c:	371c      	adds	r7, #28
 800895e:	46bd      	mov	sp, r7
 8008960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008964:	4770      	bx	lr

08008966 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008966:	b480      	push	{r7}
 8008968:	b085      	sub	sp, #20
 800896a:	af00      	add	r7, sp, #0
 800896c:	6078      	str	r0, [r7, #4]
 800896e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008976:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d101      	bne.n	8008982 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800897e:	2303      	movs	r3, #3
 8008980:	e004      	b.n	800898c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	683a      	ldr	r2, [r7, #0]
 8008986:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800898a:	2300      	movs	r3, #0
}
 800898c:	4618      	mov	r0, r3
 800898e:	3714      	adds	r7, #20
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr

08008998 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b084      	sub	sp, #16
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80089a6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80089a8:	2301      	movs	r3, #1
 80089aa:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d101      	bne.n	80089ba <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80089b6:	2303      	movs	r3, #3
 80089b8:	e01a      	b.n	80089f0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d114      	bne.n	80089ee <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	2201      	movs	r2, #1
 80089c8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80089e2:	2181      	movs	r1, #129	@ 0x81
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f001 fd88 	bl	800a4fa <USBD_LL_Transmit>

    ret = USBD_OK;
 80089ea:	2300      	movs	r3, #0
 80089ec:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80089ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	3710      	adds	r7, #16
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}

080089f8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b084      	sub	sp, #16
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a06:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d101      	bne.n	8008a16 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008a12:	2303      	movs	r3, #3
 8008a14:	e016      	b.n	8008a44 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	7c1b      	ldrb	r3, [r3, #16]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d109      	bne.n	8008a32 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008a24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008a28:	2101      	movs	r1, #1
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f001 fd86 	bl	800a53c <USBD_LL_PrepareReceive>
 8008a30:	e007      	b.n	8008a42 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008a38:	2340      	movs	r3, #64	@ 0x40
 8008a3a:	2101      	movs	r1, #1
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f001 fd7d 	bl	800a53c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008a42:	2300      	movs	r3, #0
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	3710      	adds	r7, #16
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}

08008a4c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b086      	sub	sp, #24
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	60f8      	str	r0, [r7, #12]
 8008a54:	60b9      	str	r1, [r7, #8]
 8008a56:	4613      	mov	r3, r2
 8008a58:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d101      	bne.n	8008a64 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008a60:	2303      	movs	r3, #3
 8008a62:	e01f      	b.n	8008aa4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2200      	movs	r2, #0
 8008a68:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	2200      	movs	r2, #0
 8008a78:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d003      	beq.n	8008a8a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	68ba      	ldr	r2, [r7, #8]
 8008a86:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2201      	movs	r2, #1
 8008a8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	79fa      	ldrb	r2, [r7, #7]
 8008a96:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008a98:	68f8      	ldr	r0, [r7, #12]
 8008a9a:	f001 fbe5 	bl	800a268 <USBD_LL_Init>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008aa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3718      	adds	r7, #24
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d101      	bne.n	8008ac4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008ac0:	2303      	movs	r3, #3
 8008ac2:	e016      	b.n	8008af2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	683a      	ldr	r2, [r7, #0]
 8008ac8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d00b      	beq.n	8008af0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ae0:	f107 020e 	add.w	r2, r7, #14
 8008ae4:	4610      	mov	r0, r2
 8008ae6:	4798      	blx	r3
 8008ae8:	4602      	mov	r2, r0
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8008af0:	2300      	movs	r3, #0
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3710      	adds	r7, #16
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}

08008afa <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008afa:	b580      	push	{r7, lr}
 8008afc:	b082      	sub	sp, #8
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f001 fc10 	bl	800a328 <USBD_LL_Start>
 8008b08:	4603      	mov	r3, r0
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3708      	adds	r7, #8
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}

08008b12 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008b12:	b480      	push	{r7}
 8008b14:	b083      	sub	sp, #12
 8008b16:	af00      	add	r7, sp, #0
 8008b18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008b1a:	2300      	movs	r3, #0
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	370c      	adds	r7, #12
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	460b      	mov	r3, r1
 8008b32:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008b34:	2303      	movs	r3, #3
 8008b36:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d009      	beq.n	8008b56 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	78fa      	ldrb	r2, [r7, #3]
 8008b4c:	4611      	mov	r1, r2
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	4798      	blx	r3
 8008b52:	4603      	mov	r3, r0
 8008b54:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3710      	adds	r7, #16
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b082      	sub	sp, #8
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
 8008b68:	460b      	mov	r3, r1
 8008b6a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d007      	beq.n	8008b86 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	78fa      	ldrb	r2, [r7, #3]
 8008b80:	4611      	mov	r1, r2
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	4798      	blx	r3
  }

  return USBD_OK;
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3708      	adds	r7, #8
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008ba0:	6839      	ldr	r1, [r7, #0]
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f000 ff48 	bl	8009a38 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2201      	movs	r2, #1
 8008bac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008bb6:	461a      	mov	r2, r3
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008bc4:	f003 031f 	and.w	r3, r3, #31
 8008bc8:	2b02      	cmp	r3, #2
 8008bca:	d01a      	beq.n	8008c02 <USBD_LL_SetupStage+0x72>
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	d822      	bhi.n	8008c16 <USBD_LL_SetupStage+0x86>
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d002      	beq.n	8008bda <USBD_LL_SetupStage+0x4a>
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	d00a      	beq.n	8008bee <USBD_LL_SetupStage+0x5e>
 8008bd8:	e01d      	b.n	8008c16 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008be0:	4619      	mov	r1, r3
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f000 f9f0 	bl	8008fc8 <USBD_StdDevReq>
 8008be8:	4603      	mov	r3, r0
 8008bea:	73fb      	strb	r3, [r7, #15]
      break;
 8008bec:	e020      	b.n	8008c30 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008bf4:	4619      	mov	r1, r3
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f000 fa54 	bl	80090a4 <USBD_StdItfReq>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	73fb      	strb	r3, [r7, #15]
      break;
 8008c00:	e016      	b.n	8008c30 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008c08:	4619      	mov	r1, r3
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 fa93 	bl	8009136 <USBD_StdEPReq>
 8008c10:	4603      	mov	r3, r0
 8008c12:	73fb      	strb	r3, [r7, #15]
      break;
 8008c14:	e00c      	b.n	8008c30 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008c1c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	4619      	mov	r1, r3
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f001 fbdf 	bl	800a3e8 <USBD_LL_StallEP>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	73fb      	strb	r3, [r7, #15]
      break;
 8008c2e:	bf00      	nop
  }

  return ret;
 8008c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3710      	adds	r7, #16
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}

08008c3a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008c3a:	b580      	push	{r7, lr}
 8008c3c:	b086      	sub	sp, #24
 8008c3e:	af00      	add	r7, sp, #0
 8008c40:	60f8      	str	r0, [r7, #12]
 8008c42:	460b      	mov	r3, r1
 8008c44:	607a      	str	r2, [r7, #4]
 8008c46:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008c48:	7afb      	ldrb	r3, [r7, #11]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d138      	bne.n	8008cc0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008c54:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008c5c:	2b03      	cmp	r3, #3
 8008c5e:	d14a      	bne.n	8008cf6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	689a      	ldr	r2, [r3, #8]
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d913      	bls.n	8008c94 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008c6c:	693b      	ldr	r3, [r7, #16]
 8008c6e:	689a      	ldr	r2, [r3, #8]
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	68db      	ldr	r3, [r3, #12]
 8008c74:	1ad2      	subs	r2, r2, r3
 8008c76:	693b      	ldr	r3, [r7, #16]
 8008c78:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	68da      	ldr	r2, [r3, #12]
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	4293      	cmp	r3, r2
 8008c84:	bf28      	it	cs
 8008c86:	4613      	movcs	r3, r2
 8008c88:	461a      	mov	r2, r3
 8008c8a:	6879      	ldr	r1, [r7, #4]
 8008c8c:	68f8      	ldr	r0, [r7, #12]
 8008c8e:	f000 ffc7 	bl	8009c20 <USBD_CtlContinueRx>
 8008c92:	e030      	b.n	8008cf6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	2b03      	cmp	r3, #3
 8008c9e:	d10b      	bne.n	8008cb8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ca6:	691b      	ldr	r3, [r3, #16]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d005      	beq.n	8008cb8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cb2:	691b      	ldr	r3, [r3, #16]
 8008cb4:	68f8      	ldr	r0, [r7, #12]
 8008cb6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008cb8:	68f8      	ldr	r0, [r7, #12]
 8008cba:	f000 ffc2 	bl	8009c42 <USBD_CtlSendStatus>
 8008cbe:	e01a      	b.n	8008cf6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	2b03      	cmp	r3, #3
 8008cca:	d114      	bne.n	8008cf6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cd2:	699b      	ldr	r3, [r3, #24]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d00e      	beq.n	8008cf6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cde:	699b      	ldr	r3, [r3, #24]
 8008ce0:	7afa      	ldrb	r2, [r7, #11]
 8008ce2:	4611      	mov	r1, r2
 8008ce4:	68f8      	ldr	r0, [r7, #12]
 8008ce6:	4798      	blx	r3
 8008ce8:	4603      	mov	r3, r0
 8008cea:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008cec:	7dfb      	ldrb	r3, [r7, #23]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d001      	beq.n	8008cf6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8008cf2:	7dfb      	ldrb	r3, [r7, #23]
 8008cf4:	e000      	b.n	8008cf8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8008cf6:	2300      	movs	r3, #0
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3718      	adds	r7, #24
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b086      	sub	sp, #24
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	60f8      	str	r0, [r7, #12]
 8008d08:	460b      	mov	r3, r1
 8008d0a:	607a      	str	r2, [r7, #4]
 8008d0c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008d0e:	7afb      	ldrb	r3, [r7, #11]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d16b      	bne.n	8008dec <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	3314      	adds	r3, #20
 8008d18:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008d20:	2b02      	cmp	r3, #2
 8008d22:	d156      	bne.n	8008dd2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	689a      	ldr	r2, [r3, #8]
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	68db      	ldr	r3, [r3, #12]
 8008d2c:	429a      	cmp	r2, r3
 8008d2e:	d914      	bls.n	8008d5a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	689a      	ldr	r2, [r3, #8]
 8008d34:	693b      	ldr	r3, [r7, #16]
 8008d36:	68db      	ldr	r3, [r3, #12]
 8008d38:	1ad2      	subs	r2, r2, r3
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008d3e:	693b      	ldr	r3, [r7, #16]
 8008d40:	689b      	ldr	r3, [r3, #8]
 8008d42:	461a      	mov	r2, r3
 8008d44:	6879      	ldr	r1, [r7, #4]
 8008d46:	68f8      	ldr	r0, [r7, #12]
 8008d48:	f000 ff3c 	bl	8009bc4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	2200      	movs	r2, #0
 8008d50:	2100      	movs	r1, #0
 8008d52:	68f8      	ldr	r0, [r7, #12]
 8008d54:	f001 fbf2 	bl	800a53c <USBD_LL_PrepareReceive>
 8008d58:	e03b      	b.n	8008dd2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	68da      	ldr	r2, [r3, #12]
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	689b      	ldr	r3, [r3, #8]
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d11c      	bne.n	8008da0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	685a      	ldr	r2, [r3, #4]
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008d6e:	429a      	cmp	r2, r3
 8008d70:	d316      	bcc.n	8008da0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	685a      	ldr	r2, [r3, #4]
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008d7c:	429a      	cmp	r2, r3
 8008d7e:	d20f      	bcs.n	8008da0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008d80:	2200      	movs	r2, #0
 8008d82:	2100      	movs	r1, #0
 8008d84:	68f8      	ldr	r0, [r7, #12]
 8008d86:	f000 ff1d 	bl	8009bc4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008d92:	2300      	movs	r3, #0
 8008d94:	2200      	movs	r2, #0
 8008d96:	2100      	movs	r1, #0
 8008d98:	68f8      	ldr	r0, [r7, #12]
 8008d9a:	f001 fbcf 	bl	800a53c <USBD_LL_PrepareReceive>
 8008d9e:	e018      	b.n	8008dd2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008da6:	b2db      	uxtb	r3, r3
 8008da8:	2b03      	cmp	r3, #3
 8008daa:	d10b      	bne.n	8008dc4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008db2:	68db      	ldr	r3, [r3, #12]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d005      	beq.n	8008dc4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008dbe:	68db      	ldr	r3, [r3, #12]
 8008dc0:	68f8      	ldr	r0, [r7, #12]
 8008dc2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008dc4:	2180      	movs	r1, #128	@ 0x80
 8008dc6:	68f8      	ldr	r0, [r7, #12]
 8008dc8:	f001 fb0e 	bl	800a3e8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008dcc:	68f8      	ldr	r0, [r7, #12]
 8008dce:	f000 ff4b 	bl	8009c68 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	d122      	bne.n	8008e22 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8008ddc:	68f8      	ldr	r0, [r7, #12]
 8008dde:	f7ff fe98 	bl	8008b12 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2200      	movs	r2, #0
 8008de6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008dea:	e01a      	b.n	8008e22 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	2b03      	cmp	r3, #3
 8008df6:	d114      	bne.n	8008e22 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008dfe:	695b      	ldr	r3, [r3, #20]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d00e      	beq.n	8008e22 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e0a:	695b      	ldr	r3, [r3, #20]
 8008e0c:	7afa      	ldrb	r2, [r7, #11]
 8008e0e:	4611      	mov	r1, r2
 8008e10:	68f8      	ldr	r0, [r7, #12]
 8008e12:	4798      	blx	r3
 8008e14:	4603      	mov	r3, r0
 8008e16:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008e18:	7dfb      	ldrb	r3, [r7, #23]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d001      	beq.n	8008e22 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8008e1e:	7dfb      	ldrb	r3, [r7, #23]
 8008e20:	e000      	b.n	8008e24 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8008e22:	2300      	movs	r3, #0
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3718      	adds	r7, #24
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b082      	sub	sp, #8
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2201      	movs	r2, #1
 8008e38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2200      	movs	r2, #0
 8008e48:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d101      	bne.n	8008e60 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8008e5c:	2303      	movs	r3, #3
 8008e5e:	e02f      	b.n	8008ec0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d00f      	beq.n	8008e8a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d009      	beq.n	8008e8a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e7c:	685b      	ldr	r3, [r3, #4]
 8008e7e:	687a      	ldr	r2, [r7, #4]
 8008e80:	6852      	ldr	r2, [r2, #4]
 8008e82:	b2d2      	uxtb	r2, r2
 8008e84:	4611      	mov	r1, r2
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008e8a:	2340      	movs	r3, #64	@ 0x40
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	2100      	movs	r1, #0
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f001 fa64 	bl	800a35e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2201      	movs	r2, #1
 8008e9a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2240      	movs	r2, #64	@ 0x40
 8008ea2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008ea6:	2340      	movs	r3, #64	@ 0x40
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	2180      	movs	r1, #128	@ 0x80
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f001 fa56 	bl	800a35e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2240      	movs	r2, #64	@ 0x40
 8008ebc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008ebe:	2300      	movs	r3, #0
}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3708      	adds	r7, #8
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bd80      	pop	{r7, pc}

08008ec8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b083      	sub	sp, #12
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	460b      	mov	r3, r1
 8008ed2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	78fa      	ldrb	r2, [r7, #3]
 8008ed8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008eda:	2300      	movs	r3, #0
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	370c      	adds	r7, #12
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr

08008ee8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b083      	sub	sp, #12
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ef6:	b2da      	uxtb	r2, r3
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2204      	movs	r2, #4
 8008f02:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008f06:	2300      	movs	r3, #0
}
 8008f08:	4618      	mov	r0, r3
 8008f0a:	370c      	adds	r7, #12
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f12:	4770      	bx	lr

08008f14 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b083      	sub	sp, #12
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	2b04      	cmp	r3, #4
 8008f26:	d106      	bne.n	8008f36 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008f2e:	b2da      	uxtb	r2, r3
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008f36:	2300      	movs	r3, #0
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	370c      	adds	r7, #12
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f42:	4770      	bx	lr

08008f44 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b082      	sub	sp, #8
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d101      	bne.n	8008f5a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8008f56:	2303      	movs	r3, #3
 8008f58:	e012      	b.n	8008f80 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f60:	b2db      	uxtb	r3, r3
 8008f62:	2b03      	cmp	r3, #3
 8008f64:	d10b      	bne.n	8008f7e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f6c:	69db      	ldr	r3, [r3, #28]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d005      	beq.n	8008f7e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f78:	69db      	ldr	r3, [r3, #28]
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008f7e:	2300      	movs	r3, #0
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3708      	adds	r7, #8
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b087      	sub	sp, #28
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008f94:	697b      	ldr	r3, [r7, #20]
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	3301      	adds	r3, #1
 8008f9e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008fa6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008faa:	021b      	lsls	r3, r3, #8
 8008fac:	b21a      	sxth	r2, r3
 8008fae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008fb2:	4313      	orrs	r3, r2
 8008fb4:	b21b      	sxth	r3, r3
 8008fb6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008fb8:	89fb      	ldrh	r3, [r7, #14]
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	371c      	adds	r7, #28
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr
	...

08008fc8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b084      	sub	sp, #16
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
 8008fd0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	781b      	ldrb	r3, [r3, #0]
 8008fda:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008fde:	2b40      	cmp	r3, #64	@ 0x40
 8008fe0:	d005      	beq.n	8008fee <USBD_StdDevReq+0x26>
 8008fe2:	2b40      	cmp	r3, #64	@ 0x40
 8008fe4:	d853      	bhi.n	800908e <USBD_StdDevReq+0xc6>
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d00b      	beq.n	8009002 <USBD_StdDevReq+0x3a>
 8008fea:	2b20      	cmp	r3, #32
 8008fec:	d14f      	bne.n	800908e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	6839      	ldr	r1, [r7, #0]
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	4798      	blx	r3
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	73fb      	strb	r3, [r7, #15]
      break;
 8009000:	e04a      	b.n	8009098 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	785b      	ldrb	r3, [r3, #1]
 8009006:	2b09      	cmp	r3, #9
 8009008:	d83b      	bhi.n	8009082 <USBD_StdDevReq+0xba>
 800900a:	a201      	add	r2, pc, #4	@ (adr r2, 8009010 <USBD_StdDevReq+0x48>)
 800900c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009010:	08009065 	.word	0x08009065
 8009014:	08009079 	.word	0x08009079
 8009018:	08009083 	.word	0x08009083
 800901c:	0800906f 	.word	0x0800906f
 8009020:	08009083 	.word	0x08009083
 8009024:	08009043 	.word	0x08009043
 8009028:	08009039 	.word	0x08009039
 800902c:	08009083 	.word	0x08009083
 8009030:	0800905b 	.word	0x0800905b
 8009034:	0800904d 	.word	0x0800904d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009038:	6839      	ldr	r1, [r7, #0]
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f000 f9de 	bl	80093fc <USBD_GetDescriptor>
          break;
 8009040:	e024      	b.n	800908c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009042:	6839      	ldr	r1, [r7, #0]
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f000 fb6d 	bl	8009724 <USBD_SetAddress>
          break;
 800904a:	e01f      	b.n	800908c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800904c:	6839      	ldr	r1, [r7, #0]
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 fbac 	bl	80097ac <USBD_SetConfig>
 8009054:	4603      	mov	r3, r0
 8009056:	73fb      	strb	r3, [r7, #15]
          break;
 8009058:	e018      	b.n	800908c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800905a:	6839      	ldr	r1, [r7, #0]
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f000 fc4b 	bl	80098f8 <USBD_GetConfig>
          break;
 8009062:	e013      	b.n	800908c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009064:	6839      	ldr	r1, [r7, #0]
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f000 fc7c 	bl	8009964 <USBD_GetStatus>
          break;
 800906c:	e00e      	b.n	800908c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800906e:	6839      	ldr	r1, [r7, #0]
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f000 fcab 	bl	80099cc <USBD_SetFeature>
          break;
 8009076:	e009      	b.n	800908c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009078:	6839      	ldr	r1, [r7, #0]
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 fcba 	bl	80099f4 <USBD_ClrFeature>
          break;
 8009080:	e004      	b.n	800908c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8009082:	6839      	ldr	r1, [r7, #0]
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f000 fd11 	bl	8009aac <USBD_CtlError>
          break;
 800908a:	bf00      	nop
      }
      break;
 800908c:	e004      	b.n	8009098 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800908e:	6839      	ldr	r1, [r7, #0]
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f000 fd0b 	bl	8009aac <USBD_CtlError>
      break;
 8009096:	bf00      	nop
  }

  return ret;
 8009098:	7bfb      	ldrb	r3, [r7, #15]
}
 800909a:	4618      	mov	r0, r3
 800909c:	3710      	adds	r7, #16
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}
 80090a2:	bf00      	nop

080090a4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b084      	sub	sp, #16
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80090ae:	2300      	movs	r3, #0
 80090b0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	781b      	ldrb	r3, [r3, #0]
 80090b6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80090ba:	2b40      	cmp	r3, #64	@ 0x40
 80090bc:	d005      	beq.n	80090ca <USBD_StdItfReq+0x26>
 80090be:	2b40      	cmp	r3, #64	@ 0x40
 80090c0:	d82f      	bhi.n	8009122 <USBD_StdItfReq+0x7e>
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d001      	beq.n	80090ca <USBD_StdItfReq+0x26>
 80090c6:	2b20      	cmp	r3, #32
 80090c8:	d12b      	bne.n	8009122 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090d0:	b2db      	uxtb	r3, r3
 80090d2:	3b01      	subs	r3, #1
 80090d4:	2b02      	cmp	r3, #2
 80090d6:	d81d      	bhi.n	8009114 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	889b      	ldrh	r3, [r3, #4]
 80090dc:	b2db      	uxtb	r3, r3
 80090de:	2b01      	cmp	r3, #1
 80090e0:	d813      	bhi.n	800910a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090e8:	689b      	ldr	r3, [r3, #8]
 80090ea:	6839      	ldr	r1, [r7, #0]
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	4798      	blx	r3
 80090f0:	4603      	mov	r3, r0
 80090f2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	88db      	ldrh	r3, [r3, #6]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d110      	bne.n	800911e <USBD_StdItfReq+0x7a>
 80090fc:	7bfb      	ldrb	r3, [r7, #15]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d10d      	bne.n	800911e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f000 fd9d 	bl	8009c42 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009108:	e009      	b.n	800911e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800910a:	6839      	ldr	r1, [r7, #0]
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f000 fccd 	bl	8009aac <USBD_CtlError>
          break;
 8009112:	e004      	b.n	800911e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8009114:	6839      	ldr	r1, [r7, #0]
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f000 fcc8 	bl	8009aac <USBD_CtlError>
          break;
 800911c:	e000      	b.n	8009120 <USBD_StdItfReq+0x7c>
          break;
 800911e:	bf00      	nop
      }
      break;
 8009120:	e004      	b.n	800912c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8009122:	6839      	ldr	r1, [r7, #0]
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f000 fcc1 	bl	8009aac <USBD_CtlError>
      break;
 800912a:	bf00      	nop
  }

  return ret;
 800912c:	7bfb      	ldrb	r3, [r7, #15]
}
 800912e:	4618      	mov	r0, r3
 8009130:	3710      	adds	r7, #16
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}

08009136 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009136:	b580      	push	{r7, lr}
 8009138:	b084      	sub	sp, #16
 800913a:	af00      	add	r7, sp, #0
 800913c:	6078      	str	r0, [r7, #4]
 800913e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009140:	2300      	movs	r3, #0
 8009142:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	889b      	ldrh	r3, [r3, #4]
 8009148:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	781b      	ldrb	r3, [r3, #0]
 800914e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009152:	2b40      	cmp	r3, #64	@ 0x40
 8009154:	d007      	beq.n	8009166 <USBD_StdEPReq+0x30>
 8009156:	2b40      	cmp	r3, #64	@ 0x40
 8009158:	f200 8145 	bhi.w	80093e6 <USBD_StdEPReq+0x2b0>
 800915c:	2b00      	cmp	r3, #0
 800915e:	d00c      	beq.n	800917a <USBD_StdEPReq+0x44>
 8009160:	2b20      	cmp	r3, #32
 8009162:	f040 8140 	bne.w	80093e6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800916c:	689b      	ldr	r3, [r3, #8]
 800916e:	6839      	ldr	r1, [r7, #0]
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	4798      	blx	r3
 8009174:	4603      	mov	r3, r0
 8009176:	73fb      	strb	r3, [r7, #15]
      break;
 8009178:	e13a      	b.n	80093f0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	785b      	ldrb	r3, [r3, #1]
 800917e:	2b03      	cmp	r3, #3
 8009180:	d007      	beq.n	8009192 <USBD_StdEPReq+0x5c>
 8009182:	2b03      	cmp	r3, #3
 8009184:	f300 8129 	bgt.w	80093da <USBD_StdEPReq+0x2a4>
 8009188:	2b00      	cmp	r3, #0
 800918a:	d07f      	beq.n	800928c <USBD_StdEPReq+0x156>
 800918c:	2b01      	cmp	r3, #1
 800918e:	d03c      	beq.n	800920a <USBD_StdEPReq+0xd4>
 8009190:	e123      	b.n	80093da <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009198:	b2db      	uxtb	r3, r3
 800919a:	2b02      	cmp	r3, #2
 800919c:	d002      	beq.n	80091a4 <USBD_StdEPReq+0x6e>
 800919e:	2b03      	cmp	r3, #3
 80091a0:	d016      	beq.n	80091d0 <USBD_StdEPReq+0x9a>
 80091a2:	e02c      	b.n	80091fe <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80091a4:	7bbb      	ldrb	r3, [r7, #14]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d00d      	beq.n	80091c6 <USBD_StdEPReq+0x90>
 80091aa:	7bbb      	ldrb	r3, [r7, #14]
 80091ac:	2b80      	cmp	r3, #128	@ 0x80
 80091ae:	d00a      	beq.n	80091c6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80091b0:	7bbb      	ldrb	r3, [r7, #14]
 80091b2:	4619      	mov	r1, r3
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f001 f917 	bl	800a3e8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80091ba:	2180      	movs	r1, #128	@ 0x80
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	f001 f913 	bl	800a3e8 <USBD_LL_StallEP>
 80091c2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80091c4:	e020      	b.n	8009208 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80091c6:	6839      	ldr	r1, [r7, #0]
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f000 fc6f 	bl	8009aac <USBD_CtlError>
              break;
 80091ce:	e01b      	b.n	8009208 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	885b      	ldrh	r3, [r3, #2]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d10e      	bne.n	80091f6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80091d8:	7bbb      	ldrb	r3, [r7, #14]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d00b      	beq.n	80091f6 <USBD_StdEPReq+0xc0>
 80091de:	7bbb      	ldrb	r3, [r7, #14]
 80091e0:	2b80      	cmp	r3, #128	@ 0x80
 80091e2:	d008      	beq.n	80091f6 <USBD_StdEPReq+0xc0>
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	88db      	ldrh	r3, [r3, #6]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d104      	bne.n	80091f6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80091ec:	7bbb      	ldrb	r3, [r7, #14]
 80091ee:	4619      	mov	r1, r3
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f001 f8f9 	bl	800a3e8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 fd23 	bl	8009c42 <USBD_CtlSendStatus>

              break;
 80091fc:	e004      	b.n	8009208 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80091fe:	6839      	ldr	r1, [r7, #0]
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	f000 fc53 	bl	8009aac <USBD_CtlError>
              break;
 8009206:	bf00      	nop
          }
          break;
 8009208:	e0ec      	b.n	80093e4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009210:	b2db      	uxtb	r3, r3
 8009212:	2b02      	cmp	r3, #2
 8009214:	d002      	beq.n	800921c <USBD_StdEPReq+0xe6>
 8009216:	2b03      	cmp	r3, #3
 8009218:	d016      	beq.n	8009248 <USBD_StdEPReq+0x112>
 800921a:	e030      	b.n	800927e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800921c:	7bbb      	ldrb	r3, [r7, #14]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d00d      	beq.n	800923e <USBD_StdEPReq+0x108>
 8009222:	7bbb      	ldrb	r3, [r7, #14]
 8009224:	2b80      	cmp	r3, #128	@ 0x80
 8009226:	d00a      	beq.n	800923e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009228:	7bbb      	ldrb	r3, [r7, #14]
 800922a:	4619      	mov	r1, r3
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f001 f8db 	bl	800a3e8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009232:	2180      	movs	r1, #128	@ 0x80
 8009234:	6878      	ldr	r0, [r7, #4]
 8009236:	f001 f8d7 	bl	800a3e8 <USBD_LL_StallEP>
 800923a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800923c:	e025      	b.n	800928a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800923e:	6839      	ldr	r1, [r7, #0]
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f000 fc33 	bl	8009aac <USBD_CtlError>
              break;
 8009246:	e020      	b.n	800928a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	885b      	ldrh	r3, [r3, #2]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d11b      	bne.n	8009288 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009250:	7bbb      	ldrb	r3, [r7, #14]
 8009252:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009256:	2b00      	cmp	r3, #0
 8009258:	d004      	beq.n	8009264 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800925a:	7bbb      	ldrb	r3, [r7, #14]
 800925c:	4619      	mov	r1, r3
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f001 f8e1 	bl	800a426 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009264:	6878      	ldr	r0, [r7, #4]
 8009266:	f000 fcec 	bl	8009c42 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009270:	689b      	ldr	r3, [r3, #8]
 8009272:	6839      	ldr	r1, [r7, #0]
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	4798      	blx	r3
 8009278:	4603      	mov	r3, r0
 800927a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800927c:	e004      	b.n	8009288 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800927e:	6839      	ldr	r1, [r7, #0]
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 fc13 	bl	8009aac <USBD_CtlError>
              break;
 8009286:	e000      	b.n	800928a <USBD_StdEPReq+0x154>
              break;
 8009288:	bf00      	nop
          }
          break;
 800928a:	e0ab      	b.n	80093e4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009292:	b2db      	uxtb	r3, r3
 8009294:	2b02      	cmp	r3, #2
 8009296:	d002      	beq.n	800929e <USBD_StdEPReq+0x168>
 8009298:	2b03      	cmp	r3, #3
 800929a:	d032      	beq.n	8009302 <USBD_StdEPReq+0x1cc>
 800929c:	e097      	b.n	80093ce <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800929e:	7bbb      	ldrb	r3, [r7, #14]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d007      	beq.n	80092b4 <USBD_StdEPReq+0x17e>
 80092a4:	7bbb      	ldrb	r3, [r7, #14]
 80092a6:	2b80      	cmp	r3, #128	@ 0x80
 80092a8:	d004      	beq.n	80092b4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80092aa:	6839      	ldr	r1, [r7, #0]
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f000 fbfd 	bl	8009aac <USBD_CtlError>
                break;
 80092b2:	e091      	b.n	80093d8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80092b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	da0b      	bge.n	80092d4 <USBD_StdEPReq+0x19e>
 80092bc:	7bbb      	ldrb	r3, [r7, #14]
 80092be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80092c2:	4613      	mov	r3, r2
 80092c4:	009b      	lsls	r3, r3, #2
 80092c6:	4413      	add	r3, r2
 80092c8:	009b      	lsls	r3, r3, #2
 80092ca:	3310      	adds	r3, #16
 80092cc:	687a      	ldr	r2, [r7, #4]
 80092ce:	4413      	add	r3, r2
 80092d0:	3304      	adds	r3, #4
 80092d2:	e00b      	b.n	80092ec <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80092d4:	7bbb      	ldrb	r3, [r7, #14]
 80092d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80092da:	4613      	mov	r3, r2
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	4413      	add	r3, r2
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	4413      	add	r3, r2
 80092ea:	3304      	adds	r3, #4
 80092ec:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	2200      	movs	r2, #0
 80092f2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	2202      	movs	r2, #2
 80092f8:	4619      	mov	r1, r3
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	f000 fc47 	bl	8009b8e <USBD_CtlSendData>
              break;
 8009300:	e06a      	b.n	80093d8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009302:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009306:	2b00      	cmp	r3, #0
 8009308:	da11      	bge.n	800932e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800930a:	7bbb      	ldrb	r3, [r7, #14]
 800930c:	f003 020f 	and.w	r2, r3, #15
 8009310:	6879      	ldr	r1, [r7, #4]
 8009312:	4613      	mov	r3, r2
 8009314:	009b      	lsls	r3, r3, #2
 8009316:	4413      	add	r3, r2
 8009318:	009b      	lsls	r3, r3, #2
 800931a:	440b      	add	r3, r1
 800931c:	3324      	adds	r3, #36	@ 0x24
 800931e:	881b      	ldrh	r3, [r3, #0]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d117      	bne.n	8009354 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8009324:	6839      	ldr	r1, [r7, #0]
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f000 fbc0 	bl	8009aac <USBD_CtlError>
                  break;
 800932c:	e054      	b.n	80093d8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800932e:	7bbb      	ldrb	r3, [r7, #14]
 8009330:	f003 020f 	and.w	r2, r3, #15
 8009334:	6879      	ldr	r1, [r7, #4]
 8009336:	4613      	mov	r3, r2
 8009338:	009b      	lsls	r3, r3, #2
 800933a:	4413      	add	r3, r2
 800933c:	009b      	lsls	r3, r3, #2
 800933e:	440b      	add	r3, r1
 8009340:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009344:	881b      	ldrh	r3, [r3, #0]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d104      	bne.n	8009354 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800934a:	6839      	ldr	r1, [r7, #0]
 800934c:	6878      	ldr	r0, [r7, #4]
 800934e:	f000 fbad 	bl	8009aac <USBD_CtlError>
                  break;
 8009352:	e041      	b.n	80093d8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009354:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009358:	2b00      	cmp	r3, #0
 800935a:	da0b      	bge.n	8009374 <USBD_StdEPReq+0x23e>
 800935c:	7bbb      	ldrb	r3, [r7, #14]
 800935e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009362:	4613      	mov	r3, r2
 8009364:	009b      	lsls	r3, r3, #2
 8009366:	4413      	add	r3, r2
 8009368:	009b      	lsls	r3, r3, #2
 800936a:	3310      	adds	r3, #16
 800936c:	687a      	ldr	r2, [r7, #4]
 800936e:	4413      	add	r3, r2
 8009370:	3304      	adds	r3, #4
 8009372:	e00b      	b.n	800938c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009374:	7bbb      	ldrb	r3, [r7, #14]
 8009376:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800937a:	4613      	mov	r3, r2
 800937c:	009b      	lsls	r3, r3, #2
 800937e:	4413      	add	r3, r2
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009386:	687a      	ldr	r2, [r7, #4]
 8009388:	4413      	add	r3, r2
 800938a:	3304      	adds	r3, #4
 800938c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800938e:	7bbb      	ldrb	r3, [r7, #14]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d002      	beq.n	800939a <USBD_StdEPReq+0x264>
 8009394:	7bbb      	ldrb	r3, [r7, #14]
 8009396:	2b80      	cmp	r3, #128	@ 0x80
 8009398:	d103      	bne.n	80093a2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	2200      	movs	r2, #0
 800939e:	601a      	str	r2, [r3, #0]
 80093a0:	e00e      	b.n	80093c0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80093a2:	7bbb      	ldrb	r3, [r7, #14]
 80093a4:	4619      	mov	r1, r3
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f001 f85c 	bl	800a464 <USBD_LL_IsStallEP>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d003      	beq.n	80093ba <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	2201      	movs	r2, #1
 80093b6:	601a      	str	r2, [r3, #0]
 80093b8:	e002      	b.n	80093c0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	2200      	movs	r2, #0
 80093be:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	2202      	movs	r2, #2
 80093c4:	4619      	mov	r1, r3
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f000 fbe1 	bl	8009b8e <USBD_CtlSendData>
              break;
 80093cc:	e004      	b.n	80093d8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80093ce:	6839      	ldr	r1, [r7, #0]
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 fb6b 	bl	8009aac <USBD_CtlError>
              break;
 80093d6:	bf00      	nop
          }
          break;
 80093d8:	e004      	b.n	80093e4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80093da:	6839      	ldr	r1, [r7, #0]
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 fb65 	bl	8009aac <USBD_CtlError>
          break;
 80093e2:	bf00      	nop
      }
      break;
 80093e4:	e004      	b.n	80093f0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80093e6:	6839      	ldr	r1, [r7, #0]
 80093e8:	6878      	ldr	r0, [r7, #4]
 80093ea:	f000 fb5f 	bl	8009aac <USBD_CtlError>
      break;
 80093ee:	bf00      	nop
  }

  return ret;
 80093f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3710      	adds	r7, #16
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
	...

080093fc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b084      	sub	sp, #16
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009406:	2300      	movs	r3, #0
 8009408:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800940a:	2300      	movs	r3, #0
 800940c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800940e:	2300      	movs	r3, #0
 8009410:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	885b      	ldrh	r3, [r3, #2]
 8009416:	0a1b      	lsrs	r3, r3, #8
 8009418:	b29b      	uxth	r3, r3
 800941a:	3b01      	subs	r3, #1
 800941c:	2b0e      	cmp	r3, #14
 800941e:	f200 8152 	bhi.w	80096c6 <USBD_GetDescriptor+0x2ca>
 8009422:	a201      	add	r2, pc, #4	@ (adr r2, 8009428 <USBD_GetDescriptor+0x2c>)
 8009424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009428:	08009499 	.word	0x08009499
 800942c:	080094b1 	.word	0x080094b1
 8009430:	080094f1 	.word	0x080094f1
 8009434:	080096c7 	.word	0x080096c7
 8009438:	080096c7 	.word	0x080096c7
 800943c:	08009667 	.word	0x08009667
 8009440:	08009693 	.word	0x08009693
 8009444:	080096c7 	.word	0x080096c7
 8009448:	080096c7 	.word	0x080096c7
 800944c:	080096c7 	.word	0x080096c7
 8009450:	080096c7 	.word	0x080096c7
 8009454:	080096c7 	.word	0x080096c7
 8009458:	080096c7 	.word	0x080096c7
 800945c:	080096c7 	.word	0x080096c7
 8009460:	08009465 	.word	0x08009465
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800946a:	69db      	ldr	r3, [r3, #28]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d00b      	beq.n	8009488 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009476:	69db      	ldr	r3, [r3, #28]
 8009478:	687a      	ldr	r2, [r7, #4]
 800947a:	7c12      	ldrb	r2, [r2, #16]
 800947c:	f107 0108 	add.w	r1, r7, #8
 8009480:	4610      	mov	r0, r2
 8009482:	4798      	blx	r3
 8009484:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009486:	e126      	b.n	80096d6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009488:	6839      	ldr	r1, [r7, #0]
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 fb0e 	bl	8009aac <USBD_CtlError>
        err++;
 8009490:	7afb      	ldrb	r3, [r7, #11]
 8009492:	3301      	adds	r3, #1
 8009494:	72fb      	strb	r3, [r7, #11]
      break;
 8009496:	e11e      	b.n	80096d6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	687a      	ldr	r2, [r7, #4]
 80094a2:	7c12      	ldrb	r2, [r2, #16]
 80094a4:	f107 0108 	add.w	r1, r7, #8
 80094a8:	4610      	mov	r0, r2
 80094aa:	4798      	blx	r3
 80094ac:	60f8      	str	r0, [r7, #12]
      break;
 80094ae:	e112      	b.n	80096d6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	7c1b      	ldrb	r3, [r3, #16]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d10d      	bne.n	80094d4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094c0:	f107 0208 	add.w	r2, r7, #8
 80094c4:	4610      	mov	r0, r2
 80094c6:	4798      	blx	r3
 80094c8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	3301      	adds	r3, #1
 80094ce:	2202      	movs	r2, #2
 80094d0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80094d2:	e100      	b.n	80096d6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094dc:	f107 0208 	add.w	r2, r7, #8
 80094e0:	4610      	mov	r0, r2
 80094e2:	4798      	blx	r3
 80094e4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	3301      	adds	r3, #1
 80094ea:	2202      	movs	r2, #2
 80094ec:	701a      	strb	r2, [r3, #0]
      break;
 80094ee:	e0f2      	b.n	80096d6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	885b      	ldrh	r3, [r3, #2]
 80094f4:	b2db      	uxtb	r3, r3
 80094f6:	2b05      	cmp	r3, #5
 80094f8:	f200 80ac 	bhi.w	8009654 <USBD_GetDescriptor+0x258>
 80094fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009504 <USBD_GetDescriptor+0x108>)
 80094fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009502:	bf00      	nop
 8009504:	0800951d 	.word	0x0800951d
 8009508:	08009551 	.word	0x08009551
 800950c:	08009585 	.word	0x08009585
 8009510:	080095b9 	.word	0x080095b9
 8009514:	080095ed 	.word	0x080095ed
 8009518:	08009621 	.word	0x08009621
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d00b      	beq.n	8009540 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800952e:	685b      	ldr	r3, [r3, #4]
 8009530:	687a      	ldr	r2, [r7, #4]
 8009532:	7c12      	ldrb	r2, [r2, #16]
 8009534:	f107 0108 	add.w	r1, r7, #8
 8009538:	4610      	mov	r0, r2
 800953a:	4798      	blx	r3
 800953c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800953e:	e091      	b.n	8009664 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009540:	6839      	ldr	r1, [r7, #0]
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f000 fab2 	bl	8009aac <USBD_CtlError>
            err++;
 8009548:	7afb      	ldrb	r3, [r7, #11]
 800954a:	3301      	adds	r3, #1
 800954c:	72fb      	strb	r3, [r7, #11]
          break;
 800954e:	e089      	b.n	8009664 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009556:	689b      	ldr	r3, [r3, #8]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d00b      	beq.n	8009574 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	687a      	ldr	r2, [r7, #4]
 8009566:	7c12      	ldrb	r2, [r2, #16]
 8009568:	f107 0108 	add.w	r1, r7, #8
 800956c:	4610      	mov	r0, r2
 800956e:	4798      	blx	r3
 8009570:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009572:	e077      	b.n	8009664 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009574:	6839      	ldr	r1, [r7, #0]
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 fa98 	bl	8009aac <USBD_CtlError>
            err++;
 800957c:	7afb      	ldrb	r3, [r7, #11]
 800957e:	3301      	adds	r3, #1
 8009580:	72fb      	strb	r3, [r7, #11]
          break;
 8009582:	e06f      	b.n	8009664 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800958a:	68db      	ldr	r3, [r3, #12]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d00b      	beq.n	80095a8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009596:	68db      	ldr	r3, [r3, #12]
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	7c12      	ldrb	r2, [r2, #16]
 800959c:	f107 0108 	add.w	r1, r7, #8
 80095a0:	4610      	mov	r0, r2
 80095a2:	4798      	blx	r3
 80095a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095a6:	e05d      	b.n	8009664 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80095a8:	6839      	ldr	r1, [r7, #0]
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	f000 fa7e 	bl	8009aac <USBD_CtlError>
            err++;
 80095b0:	7afb      	ldrb	r3, [r7, #11]
 80095b2:	3301      	adds	r3, #1
 80095b4:	72fb      	strb	r3, [r7, #11]
          break;
 80095b6:	e055      	b.n	8009664 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095be:	691b      	ldr	r3, [r3, #16]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d00b      	beq.n	80095dc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095ca:	691b      	ldr	r3, [r3, #16]
 80095cc:	687a      	ldr	r2, [r7, #4]
 80095ce:	7c12      	ldrb	r2, [r2, #16]
 80095d0:	f107 0108 	add.w	r1, r7, #8
 80095d4:	4610      	mov	r0, r2
 80095d6:	4798      	blx	r3
 80095d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095da:	e043      	b.n	8009664 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80095dc:	6839      	ldr	r1, [r7, #0]
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f000 fa64 	bl	8009aac <USBD_CtlError>
            err++;
 80095e4:	7afb      	ldrb	r3, [r7, #11]
 80095e6:	3301      	adds	r3, #1
 80095e8:	72fb      	strb	r3, [r7, #11]
          break;
 80095ea:	e03b      	b.n	8009664 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095f2:	695b      	ldr	r3, [r3, #20]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d00b      	beq.n	8009610 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095fe:	695b      	ldr	r3, [r3, #20]
 8009600:	687a      	ldr	r2, [r7, #4]
 8009602:	7c12      	ldrb	r2, [r2, #16]
 8009604:	f107 0108 	add.w	r1, r7, #8
 8009608:	4610      	mov	r0, r2
 800960a:	4798      	blx	r3
 800960c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800960e:	e029      	b.n	8009664 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009610:	6839      	ldr	r1, [r7, #0]
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 fa4a 	bl	8009aac <USBD_CtlError>
            err++;
 8009618:	7afb      	ldrb	r3, [r7, #11]
 800961a:	3301      	adds	r3, #1
 800961c:	72fb      	strb	r3, [r7, #11]
          break;
 800961e:	e021      	b.n	8009664 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009626:	699b      	ldr	r3, [r3, #24]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d00b      	beq.n	8009644 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009632:	699b      	ldr	r3, [r3, #24]
 8009634:	687a      	ldr	r2, [r7, #4]
 8009636:	7c12      	ldrb	r2, [r2, #16]
 8009638:	f107 0108 	add.w	r1, r7, #8
 800963c:	4610      	mov	r0, r2
 800963e:	4798      	blx	r3
 8009640:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009642:	e00f      	b.n	8009664 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009644:	6839      	ldr	r1, [r7, #0]
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 fa30 	bl	8009aac <USBD_CtlError>
            err++;
 800964c:	7afb      	ldrb	r3, [r7, #11]
 800964e:	3301      	adds	r3, #1
 8009650:	72fb      	strb	r3, [r7, #11]
          break;
 8009652:	e007      	b.n	8009664 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009654:	6839      	ldr	r1, [r7, #0]
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f000 fa28 	bl	8009aac <USBD_CtlError>
          err++;
 800965c:	7afb      	ldrb	r3, [r7, #11]
 800965e:	3301      	adds	r3, #1
 8009660:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8009662:	bf00      	nop
      }
      break;
 8009664:	e037      	b.n	80096d6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	7c1b      	ldrb	r3, [r3, #16]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d109      	bne.n	8009682 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009674:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009676:	f107 0208 	add.w	r2, r7, #8
 800967a:	4610      	mov	r0, r2
 800967c:	4798      	blx	r3
 800967e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009680:	e029      	b.n	80096d6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009682:	6839      	ldr	r1, [r7, #0]
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f000 fa11 	bl	8009aac <USBD_CtlError>
        err++;
 800968a:	7afb      	ldrb	r3, [r7, #11]
 800968c:	3301      	adds	r3, #1
 800968e:	72fb      	strb	r3, [r7, #11]
      break;
 8009690:	e021      	b.n	80096d6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	7c1b      	ldrb	r3, [r3, #16]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d10d      	bne.n	80096b6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096a2:	f107 0208 	add.w	r2, r7, #8
 80096a6:	4610      	mov	r0, r2
 80096a8:	4798      	blx	r3
 80096aa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	3301      	adds	r3, #1
 80096b0:	2207      	movs	r2, #7
 80096b2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80096b4:	e00f      	b.n	80096d6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80096b6:	6839      	ldr	r1, [r7, #0]
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f000 f9f7 	bl	8009aac <USBD_CtlError>
        err++;
 80096be:	7afb      	ldrb	r3, [r7, #11]
 80096c0:	3301      	adds	r3, #1
 80096c2:	72fb      	strb	r3, [r7, #11]
      break;
 80096c4:	e007      	b.n	80096d6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80096c6:	6839      	ldr	r1, [r7, #0]
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	f000 f9ef 	bl	8009aac <USBD_CtlError>
      err++;
 80096ce:	7afb      	ldrb	r3, [r7, #11]
 80096d0:	3301      	adds	r3, #1
 80096d2:	72fb      	strb	r3, [r7, #11]
      break;
 80096d4:	bf00      	nop
  }

  if (err != 0U)
 80096d6:	7afb      	ldrb	r3, [r7, #11]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d11e      	bne.n	800971a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	88db      	ldrh	r3, [r3, #6]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d016      	beq.n	8009712 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80096e4:	893b      	ldrh	r3, [r7, #8]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d00e      	beq.n	8009708 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	88da      	ldrh	r2, [r3, #6]
 80096ee:	893b      	ldrh	r3, [r7, #8]
 80096f0:	4293      	cmp	r3, r2
 80096f2:	bf28      	it	cs
 80096f4:	4613      	movcs	r3, r2
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80096fa:	893b      	ldrh	r3, [r7, #8]
 80096fc:	461a      	mov	r2, r3
 80096fe:	68f9      	ldr	r1, [r7, #12]
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	f000 fa44 	bl	8009b8e <USBD_CtlSendData>
 8009706:	e009      	b.n	800971c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009708:	6839      	ldr	r1, [r7, #0]
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 f9ce 	bl	8009aac <USBD_CtlError>
 8009710:	e004      	b.n	800971c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f000 fa95 	bl	8009c42 <USBD_CtlSendStatus>
 8009718:	e000      	b.n	800971c <USBD_GetDescriptor+0x320>
    return;
 800971a:	bf00      	nop
  }
}
 800971c:	3710      	adds	r7, #16
 800971e:	46bd      	mov	sp, r7
 8009720:	bd80      	pop	{r7, pc}
 8009722:	bf00      	nop

08009724 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b084      	sub	sp, #16
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
 800972c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	889b      	ldrh	r3, [r3, #4]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d131      	bne.n	800979a <USBD_SetAddress+0x76>
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	88db      	ldrh	r3, [r3, #6]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d12d      	bne.n	800979a <USBD_SetAddress+0x76>
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	885b      	ldrh	r3, [r3, #2]
 8009742:	2b7f      	cmp	r3, #127	@ 0x7f
 8009744:	d829      	bhi.n	800979a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	885b      	ldrh	r3, [r3, #2]
 800974a:	b2db      	uxtb	r3, r3
 800974c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009750:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009758:	b2db      	uxtb	r3, r3
 800975a:	2b03      	cmp	r3, #3
 800975c:	d104      	bne.n	8009768 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800975e:	6839      	ldr	r1, [r7, #0]
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	f000 f9a3 	bl	8009aac <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009766:	e01d      	b.n	80097a4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	7bfa      	ldrb	r2, [r7, #15]
 800976c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009770:	7bfb      	ldrb	r3, [r7, #15]
 8009772:	4619      	mov	r1, r3
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f000 fea1 	bl	800a4bc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f000 fa61 	bl	8009c42 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009780:	7bfb      	ldrb	r3, [r7, #15]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d004      	beq.n	8009790 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2202      	movs	r2, #2
 800978a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800978e:	e009      	b.n	80097a4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2201      	movs	r2, #1
 8009794:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009798:	e004      	b.n	80097a4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800979a:	6839      	ldr	r1, [r7, #0]
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	f000 f985 	bl	8009aac <USBD_CtlError>
  }
}
 80097a2:	bf00      	nop
 80097a4:	bf00      	nop
 80097a6:	3710      	adds	r7, #16
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}

080097ac <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b084      	sub	sp, #16
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
 80097b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80097b6:	2300      	movs	r3, #0
 80097b8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	885b      	ldrh	r3, [r3, #2]
 80097be:	b2da      	uxtb	r2, r3
 80097c0:	4b4c      	ldr	r3, [pc, #304]	@ (80098f4 <USBD_SetConfig+0x148>)
 80097c2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80097c4:	4b4b      	ldr	r3, [pc, #300]	@ (80098f4 <USBD_SetConfig+0x148>)
 80097c6:	781b      	ldrb	r3, [r3, #0]
 80097c8:	2b01      	cmp	r3, #1
 80097ca:	d905      	bls.n	80097d8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80097cc:	6839      	ldr	r1, [r7, #0]
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f000 f96c 	bl	8009aac <USBD_CtlError>
    return USBD_FAIL;
 80097d4:	2303      	movs	r3, #3
 80097d6:	e088      	b.n	80098ea <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097de:	b2db      	uxtb	r3, r3
 80097e0:	2b02      	cmp	r3, #2
 80097e2:	d002      	beq.n	80097ea <USBD_SetConfig+0x3e>
 80097e4:	2b03      	cmp	r3, #3
 80097e6:	d025      	beq.n	8009834 <USBD_SetConfig+0x88>
 80097e8:	e071      	b.n	80098ce <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80097ea:	4b42      	ldr	r3, [pc, #264]	@ (80098f4 <USBD_SetConfig+0x148>)
 80097ec:	781b      	ldrb	r3, [r3, #0]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d01c      	beq.n	800982c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80097f2:	4b40      	ldr	r3, [pc, #256]	@ (80098f4 <USBD_SetConfig+0x148>)
 80097f4:	781b      	ldrb	r3, [r3, #0]
 80097f6:	461a      	mov	r2, r3
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80097fc:	4b3d      	ldr	r3, [pc, #244]	@ (80098f4 <USBD_SetConfig+0x148>)
 80097fe:	781b      	ldrb	r3, [r3, #0]
 8009800:	4619      	mov	r1, r3
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f7ff f990 	bl	8008b28 <USBD_SetClassConfig>
 8009808:	4603      	mov	r3, r0
 800980a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800980c:	7bfb      	ldrb	r3, [r7, #15]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d004      	beq.n	800981c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8009812:	6839      	ldr	r1, [r7, #0]
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f000 f949 	bl	8009aac <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800981a:	e065      	b.n	80098e8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 fa10 	bl	8009c42 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2203      	movs	r2, #3
 8009826:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800982a:	e05d      	b.n	80098e8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f000 fa08 	bl	8009c42 <USBD_CtlSendStatus>
      break;
 8009832:	e059      	b.n	80098e8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009834:	4b2f      	ldr	r3, [pc, #188]	@ (80098f4 <USBD_SetConfig+0x148>)
 8009836:	781b      	ldrb	r3, [r3, #0]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d112      	bne.n	8009862 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2202      	movs	r2, #2
 8009840:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009844:	4b2b      	ldr	r3, [pc, #172]	@ (80098f4 <USBD_SetConfig+0x148>)
 8009846:	781b      	ldrb	r3, [r3, #0]
 8009848:	461a      	mov	r2, r3
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800984e:	4b29      	ldr	r3, [pc, #164]	@ (80098f4 <USBD_SetConfig+0x148>)
 8009850:	781b      	ldrb	r3, [r3, #0]
 8009852:	4619      	mov	r1, r3
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f7ff f983 	bl	8008b60 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 f9f1 	bl	8009c42 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009860:	e042      	b.n	80098e8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8009862:	4b24      	ldr	r3, [pc, #144]	@ (80098f4 <USBD_SetConfig+0x148>)
 8009864:	781b      	ldrb	r3, [r3, #0]
 8009866:	461a      	mov	r2, r3
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	429a      	cmp	r2, r3
 800986e:	d02a      	beq.n	80098c6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	b2db      	uxtb	r3, r3
 8009876:	4619      	mov	r1, r3
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f7ff f971 	bl	8008b60 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800987e:	4b1d      	ldr	r3, [pc, #116]	@ (80098f4 <USBD_SetConfig+0x148>)
 8009880:	781b      	ldrb	r3, [r3, #0]
 8009882:	461a      	mov	r2, r3
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009888:	4b1a      	ldr	r3, [pc, #104]	@ (80098f4 <USBD_SetConfig+0x148>)
 800988a:	781b      	ldrb	r3, [r3, #0]
 800988c:	4619      	mov	r1, r3
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f7ff f94a 	bl	8008b28 <USBD_SetClassConfig>
 8009894:	4603      	mov	r3, r0
 8009896:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009898:	7bfb      	ldrb	r3, [r7, #15]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d00f      	beq.n	80098be <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800989e:	6839      	ldr	r1, [r7, #0]
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f000 f903 	bl	8009aac <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	4619      	mov	r1, r3
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f7ff f956 	bl	8008b60 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2202      	movs	r2, #2
 80098b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80098bc:	e014      	b.n	80098e8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f000 f9bf 	bl	8009c42 <USBD_CtlSendStatus>
      break;
 80098c4:	e010      	b.n	80098e8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f000 f9bb 	bl	8009c42 <USBD_CtlSendStatus>
      break;
 80098cc:	e00c      	b.n	80098e8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80098ce:	6839      	ldr	r1, [r7, #0]
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f000 f8eb 	bl	8009aac <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80098d6:	4b07      	ldr	r3, [pc, #28]	@ (80098f4 <USBD_SetConfig+0x148>)
 80098d8:	781b      	ldrb	r3, [r3, #0]
 80098da:	4619      	mov	r1, r3
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f7ff f93f 	bl	8008b60 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80098e2:	2303      	movs	r3, #3
 80098e4:	73fb      	strb	r3, [r7, #15]
      break;
 80098e6:	bf00      	nop
  }

  return ret;
 80098e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3710      	adds	r7, #16
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}
 80098f2:	bf00      	nop
 80098f4:	2000071c 	.word	0x2000071c

080098f8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b082      	sub	sp, #8
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	88db      	ldrh	r3, [r3, #6]
 8009906:	2b01      	cmp	r3, #1
 8009908:	d004      	beq.n	8009914 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800990a:	6839      	ldr	r1, [r7, #0]
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 f8cd 	bl	8009aac <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009912:	e023      	b.n	800995c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800991a:	b2db      	uxtb	r3, r3
 800991c:	2b02      	cmp	r3, #2
 800991e:	dc02      	bgt.n	8009926 <USBD_GetConfig+0x2e>
 8009920:	2b00      	cmp	r3, #0
 8009922:	dc03      	bgt.n	800992c <USBD_GetConfig+0x34>
 8009924:	e015      	b.n	8009952 <USBD_GetConfig+0x5a>
 8009926:	2b03      	cmp	r3, #3
 8009928:	d00b      	beq.n	8009942 <USBD_GetConfig+0x4a>
 800992a:	e012      	b.n	8009952 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2200      	movs	r2, #0
 8009930:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	3308      	adds	r3, #8
 8009936:	2201      	movs	r2, #1
 8009938:	4619      	mov	r1, r3
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f000 f927 	bl	8009b8e <USBD_CtlSendData>
        break;
 8009940:	e00c      	b.n	800995c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	3304      	adds	r3, #4
 8009946:	2201      	movs	r2, #1
 8009948:	4619      	mov	r1, r3
 800994a:	6878      	ldr	r0, [r7, #4]
 800994c:	f000 f91f 	bl	8009b8e <USBD_CtlSendData>
        break;
 8009950:	e004      	b.n	800995c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009952:	6839      	ldr	r1, [r7, #0]
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f000 f8a9 	bl	8009aac <USBD_CtlError>
        break;
 800995a:	bf00      	nop
}
 800995c:	bf00      	nop
 800995e:	3708      	adds	r7, #8
 8009960:	46bd      	mov	sp, r7
 8009962:	bd80      	pop	{r7, pc}

08009964 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b082      	sub	sp, #8
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
 800996c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009974:	b2db      	uxtb	r3, r3
 8009976:	3b01      	subs	r3, #1
 8009978:	2b02      	cmp	r3, #2
 800997a:	d81e      	bhi.n	80099ba <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	88db      	ldrh	r3, [r3, #6]
 8009980:	2b02      	cmp	r3, #2
 8009982:	d004      	beq.n	800998e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009984:	6839      	ldr	r1, [r7, #0]
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f000 f890 	bl	8009aac <USBD_CtlError>
        break;
 800998c:	e01a      	b.n	80099c4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2201      	movs	r2, #1
 8009992:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800999a:	2b00      	cmp	r3, #0
 800999c:	d005      	beq.n	80099aa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	68db      	ldr	r3, [r3, #12]
 80099a2:	f043 0202 	orr.w	r2, r3, #2
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	330c      	adds	r3, #12
 80099ae:	2202      	movs	r2, #2
 80099b0:	4619      	mov	r1, r3
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f000 f8eb 	bl	8009b8e <USBD_CtlSendData>
      break;
 80099b8:	e004      	b.n	80099c4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80099ba:	6839      	ldr	r1, [r7, #0]
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f000 f875 	bl	8009aac <USBD_CtlError>
      break;
 80099c2:	bf00      	nop
  }
}
 80099c4:	bf00      	nop
 80099c6:	3708      	adds	r7, #8
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b082      	sub	sp, #8
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
 80099d4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	885b      	ldrh	r3, [r3, #2]
 80099da:	2b01      	cmp	r3, #1
 80099dc:	d106      	bne.n	80099ec <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2201      	movs	r2, #1
 80099e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f000 f92b 	bl	8009c42 <USBD_CtlSendStatus>
  }
}
 80099ec:	bf00      	nop
 80099ee:	3708      	adds	r7, #8
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}

080099f4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b082      	sub	sp, #8
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
 80099fc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a04:	b2db      	uxtb	r3, r3
 8009a06:	3b01      	subs	r3, #1
 8009a08:	2b02      	cmp	r3, #2
 8009a0a:	d80b      	bhi.n	8009a24 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	885b      	ldrh	r3, [r3, #2]
 8009a10:	2b01      	cmp	r3, #1
 8009a12:	d10c      	bne.n	8009a2e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2200      	movs	r2, #0
 8009a18:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f000 f910 	bl	8009c42 <USBD_CtlSendStatus>
      }
      break;
 8009a22:	e004      	b.n	8009a2e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009a24:	6839      	ldr	r1, [r7, #0]
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f000 f840 	bl	8009aac <USBD_CtlError>
      break;
 8009a2c:	e000      	b.n	8009a30 <USBD_ClrFeature+0x3c>
      break;
 8009a2e:	bf00      	nop
  }
}
 8009a30:	bf00      	nop
 8009a32:	3708      	adds	r7, #8
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bd80      	pop	{r7, pc}

08009a38 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b084      	sub	sp, #16
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
 8009a40:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	781a      	ldrb	r2, [r3, #0]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	3301      	adds	r3, #1
 8009a52:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	781a      	ldrb	r2, [r3, #0]
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	3301      	adds	r3, #1
 8009a60:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009a62:	68f8      	ldr	r0, [r7, #12]
 8009a64:	f7ff fa90 	bl	8008f88 <SWAPBYTE>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	461a      	mov	r2, r3
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	3301      	adds	r3, #1
 8009a74:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	3301      	adds	r3, #1
 8009a7a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009a7c:	68f8      	ldr	r0, [r7, #12]
 8009a7e:	f7ff fa83 	bl	8008f88 <SWAPBYTE>
 8009a82:	4603      	mov	r3, r0
 8009a84:	461a      	mov	r2, r3
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	3301      	adds	r3, #1
 8009a8e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	3301      	adds	r3, #1
 8009a94:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009a96:	68f8      	ldr	r0, [r7, #12]
 8009a98:	f7ff fa76 	bl	8008f88 <SWAPBYTE>
 8009a9c:	4603      	mov	r3, r0
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	80da      	strh	r2, [r3, #6]
}
 8009aa4:	bf00      	nop
 8009aa6:	3710      	adds	r7, #16
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b082      	sub	sp, #8
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009ab6:	2180      	movs	r1, #128	@ 0x80
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f000 fc95 	bl	800a3e8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009abe:	2100      	movs	r1, #0
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f000 fc91 	bl	800a3e8 <USBD_LL_StallEP>
}
 8009ac6:	bf00      	nop
 8009ac8:	3708      	adds	r7, #8
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}

08009ace <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009ace:	b580      	push	{r7, lr}
 8009ad0:	b086      	sub	sp, #24
 8009ad2:	af00      	add	r7, sp, #0
 8009ad4:	60f8      	str	r0, [r7, #12]
 8009ad6:	60b9      	str	r1, [r7, #8]
 8009ad8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009ada:	2300      	movs	r3, #0
 8009adc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d036      	beq.n	8009b52 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009ae8:	6938      	ldr	r0, [r7, #16]
 8009aea:	f000 f836 	bl	8009b5a <USBD_GetLen>
 8009aee:	4603      	mov	r3, r0
 8009af0:	3301      	adds	r3, #1
 8009af2:	b29b      	uxth	r3, r3
 8009af4:	005b      	lsls	r3, r3, #1
 8009af6:	b29a      	uxth	r2, r3
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009afc:	7dfb      	ldrb	r3, [r7, #23]
 8009afe:	68ba      	ldr	r2, [r7, #8]
 8009b00:	4413      	add	r3, r2
 8009b02:	687a      	ldr	r2, [r7, #4]
 8009b04:	7812      	ldrb	r2, [r2, #0]
 8009b06:	701a      	strb	r2, [r3, #0]
  idx++;
 8009b08:	7dfb      	ldrb	r3, [r7, #23]
 8009b0a:	3301      	adds	r3, #1
 8009b0c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009b0e:	7dfb      	ldrb	r3, [r7, #23]
 8009b10:	68ba      	ldr	r2, [r7, #8]
 8009b12:	4413      	add	r3, r2
 8009b14:	2203      	movs	r2, #3
 8009b16:	701a      	strb	r2, [r3, #0]
  idx++;
 8009b18:	7dfb      	ldrb	r3, [r7, #23]
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009b1e:	e013      	b.n	8009b48 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009b20:	7dfb      	ldrb	r3, [r7, #23]
 8009b22:	68ba      	ldr	r2, [r7, #8]
 8009b24:	4413      	add	r3, r2
 8009b26:	693a      	ldr	r2, [r7, #16]
 8009b28:	7812      	ldrb	r2, [r2, #0]
 8009b2a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	3301      	adds	r3, #1
 8009b30:	613b      	str	r3, [r7, #16]
    idx++;
 8009b32:	7dfb      	ldrb	r3, [r7, #23]
 8009b34:	3301      	adds	r3, #1
 8009b36:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009b38:	7dfb      	ldrb	r3, [r7, #23]
 8009b3a:	68ba      	ldr	r2, [r7, #8]
 8009b3c:	4413      	add	r3, r2
 8009b3e:	2200      	movs	r2, #0
 8009b40:	701a      	strb	r2, [r3, #0]
    idx++;
 8009b42:	7dfb      	ldrb	r3, [r7, #23]
 8009b44:	3301      	adds	r3, #1
 8009b46:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	781b      	ldrb	r3, [r3, #0]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d1e7      	bne.n	8009b20 <USBD_GetString+0x52>
 8009b50:	e000      	b.n	8009b54 <USBD_GetString+0x86>
    return;
 8009b52:	bf00      	nop
  }
}
 8009b54:	3718      	adds	r7, #24
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}

08009b5a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009b5a:	b480      	push	{r7}
 8009b5c:	b085      	sub	sp, #20
 8009b5e:	af00      	add	r7, sp, #0
 8009b60:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009b62:	2300      	movs	r3, #0
 8009b64:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009b6a:	e005      	b.n	8009b78 <USBD_GetLen+0x1e>
  {
    len++;
 8009b6c:	7bfb      	ldrb	r3, [r7, #15]
 8009b6e:	3301      	adds	r3, #1
 8009b70:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009b72:	68bb      	ldr	r3, [r7, #8]
 8009b74:	3301      	adds	r3, #1
 8009b76:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	781b      	ldrb	r3, [r3, #0]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d1f5      	bne.n	8009b6c <USBD_GetLen+0x12>
  }

  return len;
 8009b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3714      	adds	r7, #20
 8009b86:	46bd      	mov	sp, r7
 8009b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8c:	4770      	bx	lr

08009b8e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009b8e:	b580      	push	{r7, lr}
 8009b90:	b084      	sub	sp, #16
 8009b92:	af00      	add	r7, sp, #0
 8009b94:	60f8      	str	r0, [r7, #12]
 8009b96:	60b9      	str	r1, [r7, #8]
 8009b98:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	2202      	movs	r2, #2
 8009b9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	687a      	ldr	r2, [r7, #4]
 8009ba6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	687a      	ldr	r2, [r7, #4]
 8009bac:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	68ba      	ldr	r2, [r7, #8]
 8009bb2:	2100      	movs	r1, #0
 8009bb4:	68f8      	ldr	r0, [r7, #12]
 8009bb6:	f000 fca0 	bl	800a4fa <USBD_LL_Transmit>

  return USBD_OK;
 8009bba:	2300      	movs	r3, #0
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	3710      	adds	r7, #16
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}

08009bc4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b084      	sub	sp, #16
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	60f8      	str	r0, [r7, #12]
 8009bcc:	60b9      	str	r1, [r7, #8]
 8009bce:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	68ba      	ldr	r2, [r7, #8]
 8009bd4:	2100      	movs	r1, #0
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	f000 fc8f 	bl	800a4fa <USBD_LL_Transmit>

  return USBD_OK;
 8009bdc:	2300      	movs	r3, #0
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3710      	adds	r7, #16
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}

08009be6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009be6:	b580      	push	{r7, lr}
 8009be8:	b084      	sub	sp, #16
 8009bea:	af00      	add	r7, sp, #0
 8009bec:	60f8      	str	r0, [r7, #12]
 8009bee:	60b9      	str	r1, [r7, #8]
 8009bf0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	2203      	movs	r2, #3
 8009bf6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	687a      	ldr	r2, [r7, #4]
 8009bfe:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	687a      	ldr	r2, [r7, #4]
 8009c06:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	68ba      	ldr	r2, [r7, #8]
 8009c0e:	2100      	movs	r1, #0
 8009c10:	68f8      	ldr	r0, [r7, #12]
 8009c12:	f000 fc93 	bl	800a53c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c16:	2300      	movs	r3, #0
}
 8009c18:	4618      	mov	r0, r3
 8009c1a:	3710      	adds	r7, #16
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd80      	pop	{r7, pc}

08009c20 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b084      	sub	sp, #16
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	60f8      	str	r0, [r7, #12]
 8009c28:	60b9      	str	r1, [r7, #8]
 8009c2a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	68ba      	ldr	r2, [r7, #8]
 8009c30:	2100      	movs	r1, #0
 8009c32:	68f8      	ldr	r0, [r7, #12]
 8009c34:	f000 fc82 	bl	800a53c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c38:	2300      	movs	r3, #0
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3710      	adds	r7, #16
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}

08009c42 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009c42:	b580      	push	{r7, lr}
 8009c44:	b082      	sub	sp, #8
 8009c46:	af00      	add	r7, sp, #0
 8009c48:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2204      	movs	r2, #4
 8009c4e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009c52:	2300      	movs	r3, #0
 8009c54:	2200      	movs	r2, #0
 8009c56:	2100      	movs	r1, #0
 8009c58:	6878      	ldr	r0, [r7, #4]
 8009c5a:	f000 fc4e 	bl	800a4fa <USBD_LL_Transmit>

  return USBD_OK;
 8009c5e:	2300      	movs	r3, #0
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3708      	adds	r7, #8
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}

08009c68 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b082      	sub	sp, #8
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2205      	movs	r2, #5
 8009c74:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c78:	2300      	movs	r3, #0
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	2100      	movs	r1, #0
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 fc5c 	bl	800a53c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c84:	2300      	movs	r3, #0
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	3708      	adds	r7, #8
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}
	...

08009c90 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8009c94:	2200      	movs	r2, #0
 8009c96:	4912      	ldr	r1, [pc, #72]	@ (8009ce0 <MX_USB_Device_Init+0x50>)
 8009c98:	4812      	ldr	r0, [pc, #72]	@ (8009ce4 <MX_USB_Device_Init+0x54>)
 8009c9a:	f7fe fed7 	bl	8008a4c <USBD_Init>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d001      	beq.n	8009ca8 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8009ca4:	f7f6 fe76 	bl	8000994 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8009ca8:	490f      	ldr	r1, [pc, #60]	@ (8009ce8 <MX_USB_Device_Init+0x58>)
 8009caa:	480e      	ldr	r0, [pc, #56]	@ (8009ce4 <MX_USB_Device_Init+0x54>)
 8009cac:	f7fe fefe 	bl	8008aac <USBD_RegisterClass>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d001      	beq.n	8009cba <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8009cb6:	f7f6 fe6d 	bl	8000994 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8009cba:	490c      	ldr	r1, [pc, #48]	@ (8009cec <MX_USB_Device_Init+0x5c>)
 8009cbc:	4809      	ldr	r0, [pc, #36]	@ (8009ce4 <MX_USB_Device_Init+0x54>)
 8009cbe:	f7fe fe1f 	bl	8008900 <USBD_CDC_RegisterInterface>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d001      	beq.n	8009ccc <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8009cc8:	f7f6 fe64 	bl	8000994 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8009ccc:	4805      	ldr	r0, [pc, #20]	@ (8009ce4 <MX_USB_Device_Init+0x54>)
 8009cce:	f7fe ff14 	bl	8008afa <USBD_Start>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d001      	beq.n	8009cdc <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8009cd8:	f7f6 fe5c 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8009cdc:	bf00      	nop
 8009cde:	bd80      	pop	{r7, pc}
 8009ce0:	20000130 	.word	0x20000130
 8009ce4:	20000720 	.word	0x20000720
 8009ce8:	20000018 	.word	0x20000018
 8009cec:	2000011c 	.word	0x2000011c

08009cf0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	4905      	ldr	r1, [pc, #20]	@ (8009d0c <CDC_Init_FS+0x1c>)
 8009cf8:	4805      	ldr	r0, [pc, #20]	@ (8009d10 <CDC_Init_FS+0x20>)
 8009cfa:	f7fe fe16 	bl	800892a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009cfe:	4905      	ldr	r1, [pc, #20]	@ (8009d14 <CDC_Init_FS+0x24>)
 8009d00:	4803      	ldr	r0, [pc, #12]	@ (8009d10 <CDC_Init_FS+0x20>)
 8009d02:	f7fe fe30 	bl	8008966 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009d06:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	bd80      	pop	{r7, pc}
 8009d0c:	200011f0 	.word	0x200011f0
 8009d10:	20000720 	.word	0x20000720
 8009d14:	200009f0 	.word	0x200009f0

08009d18 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009d18:	b480      	push	{r7}
 8009d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009d1c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	46bd      	mov	sp, r7
 8009d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d26:	4770      	bx	lr

08009d28 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b083      	sub	sp, #12
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	4603      	mov	r3, r0
 8009d30:	6039      	str	r1, [r7, #0]
 8009d32:	71fb      	strb	r3, [r7, #7]
 8009d34:	4613      	mov	r3, r2
 8009d36:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009d38:	79fb      	ldrb	r3, [r7, #7]
 8009d3a:	2b23      	cmp	r3, #35	@ 0x23
 8009d3c:	d84a      	bhi.n	8009dd4 <CDC_Control_FS+0xac>
 8009d3e:	a201      	add	r2, pc, #4	@ (adr r2, 8009d44 <CDC_Control_FS+0x1c>)
 8009d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d44:	08009dd5 	.word	0x08009dd5
 8009d48:	08009dd5 	.word	0x08009dd5
 8009d4c:	08009dd5 	.word	0x08009dd5
 8009d50:	08009dd5 	.word	0x08009dd5
 8009d54:	08009dd5 	.word	0x08009dd5
 8009d58:	08009dd5 	.word	0x08009dd5
 8009d5c:	08009dd5 	.word	0x08009dd5
 8009d60:	08009dd5 	.word	0x08009dd5
 8009d64:	08009dd5 	.word	0x08009dd5
 8009d68:	08009dd5 	.word	0x08009dd5
 8009d6c:	08009dd5 	.word	0x08009dd5
 8009d70:	08009dd5 	.word	0x08009dd5
 8009d74:	08009dd5 	.word	0x08009dd5
 8009d78:	08009dd5 	.word	0x08009dd5
 8009d7c:	08009dd5 	.word	0x08009dd5
 8009d80:	08009dd5 	.word	0x08009dd5
 8009d84:	08009dd5 	.word	0x08009dd5
 8009d88:	08009dd5 	.word	0x08009dd5
 8009d8c:	08009dd5 	.word	0x08009dd5
 8009d90:	08009dd5 	.word	0x08009dd5
 8009d94:	08009dd5 	.word	0x08009dd5
 8009d98:	08009dd5 	.word	0x08009dd5
 8009d9c:	08009dd5 	.word	0x08009dd5
 8009da0:	08009dd5 	.word	0x08009dd5
 8009da4:	08009dd5 	.word	0x08009dd5
 8009da8:	08009dd5 	.word	0x08009dd5
 8009dac:	08009dd5 	.word	0x08009dd5
 8009db0:	08009dd5 	.word	0x08009dd5
 8009db4:	08009dd5 	.word	0x08009dd5
 8009db8:	08009dd5 	.word	0x08009dd5
 8009dbc:	08009dd5 	.word	0x08009dd5
 8009dc0:	08009dd5 	.word	0x08009dd5
 8009dc4:	08009dd5 	.word	0x08009dd5
 8009dc8:	08009dd5 	.word	0x08009dd5
 8009dcc:	08009dd5 	.word	0x08009dd5
 8009dd0:	08009dd5 	.word	0x08009dd5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009dd4:	bf00      	nop
  }

  return (USBD_OK);
 8009dd6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009dd8:	4618      	mov	r0, r3
 8009dda:	370c      	adds	r7, #12
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de2:	4770      	bx	lr

08009de4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b082      	sub	sp, #8
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
 8009dec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009dee:	6879      	ldr	r1, [r7, #4]
 8009df0:	4805      	ldr	r0, [pc, #20]	@ (8009e08 <CDC_Receive_FS+0x24>)
 8009df2:	f7fe fdb8 	bl	8008966 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009df6:	4804      	ldr	r0, [pc, #16]	@ (8009e08 <CDC_Receive_FS+0x24>)
 8009df8:	f7fe fdfe 	bl	80089f8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009dfc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009dfe:	4618      	mov	r0, r3
 8009e00:	3708      	adds	r7, #8
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}
 8009e06:	bf00      	nop
 8009e08:	20000720 	.word	0x20000720

08009e0c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b084      	sub	sp, #16
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
 8009e14:	460b      	mov	r3, r1
 8009e16:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009e1c:	4b0d      	ldr	r3, [pc, #52]	@ (8009e54 <CDC_Transmit_FS+0x48>)
 8009e1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009e22:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d001      	beq.n	8009e32 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	e00b      	b.n	8009e4a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009e32:	887b      	ldrh	r3, [r7, #2]
 8009e34:	461a      	mov	r2, r3
 8009e36:	6879      	ldr	r1, [r7, #4]
 8009e38:	4806      	ldr	r0, [pc, #24]	@ (8009e54 <CDC_Transmit_FS+0x48>)
 8009e3a:	f7fe fd76 	bl	800892a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009e3e:	4805      	ldr	r0, [pc, #20]	@ (8009e54 <CDC_Transmit_FS+0x48>)
 8009e40:	f7fe fdaa 	bl	8008998 <USBD_CDC_TransmitPacket>
 8009e44:	4603      	mov	r3, r0
 8009e46:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	3710      	adds	r7, #16
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop
 8009e54:	20000720 	.word	0x20000720

08009e58 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b087      	sub	sp, #28
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	60f8      	str	r0, [r7, #12]
 8009e60:	60b9      	str	r1, [r7, #8]
 8009e62:	4613      	mov	r3, r2
 8009e64:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009e66:	2300      	movs	r3, #0
 8009e68:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009e6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	371c      	adds	r7, #28
 8009e72:	46bd      	mov	sp, r7
 8009e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e78:	4770      	bx	lr
	...

08009e7c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b083      	sub	sp, #12
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	4603      	mov	r3, r0
 8009e84:	6039      	str	r1, [r7, #0]
 8009e86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	2212      	movs	r2, #18
 8009e8c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8009e8e:	4b03      	ldr	r3, [pc, #12]	@ (8009e9c <USBD_CDC_DeviceDescriptor+0x20>)
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	370c      	adds	r7, #12
 8009e94:	46bd      	mov	sp, r7
 8009e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9a:	4770      	bx	lr
 8009e9c:	20000150 	.word	0x20000150

08009ea0 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b083      	sub	sp, #12
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	6039      	str	r1, [r7, #0]
 8009eaa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	2204      	movs	r2, #4
 8009eb0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009eb2:	4b03      	ldr	r3, [pc, #12]	@ (8009ec0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	370c      	adds	r7, #12
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebe:	4770      	bx	lr
 8009ec0:	20000164 	.word	0x20000164

08009ec4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b082      	sub	sp, #8
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	4603      	mov	r3, r0
 8009ecc:	6039      	str	r1, [r7, #0]
 8009ece:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009ed0:	79fb      	ldrb	r3, [r7, #7]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d105      	bne.n	8009ee2 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8009ed6:	683a      	ldr	r2, [r7, #0]
 8009ed8:	4907      	ldr	r1, [pc, #28]	@ (8009ef8 <USBD_CDC_ProductStrDescriptor+0x34>)
 8009eda:	4808      	ldr	r0, [pc, #32]	@ (8009efc <USBD_CDC_ProductStrDescriptor+0x38>)
 8009edc:	f7ff fdf7 	bl	8009ace <USBD_GetString>
 8009ee0:	e004      	b.n	8009eec <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8009ee2:	683a      	ldr	r2, [r7, #0]
 8009ee4:	4904      	ldr	r1, [pc, #16]	@ (8009ef8 <USBD_CDC_ProductStrDescriptor+0x34>)
 8009ee6:	4805      	ldr	r0, [pc, #20]	@ (8009efc <USBD_CDC_ProductStrDescriptor+0x38>)
 8009ee8:	f7ff fdf1 	bl	8009ace <USBD_GetString>
  }
  return USBD_StrDesc;
 8009eec:	4b02      	ldr	r3, [pc, #8]	@ (8009ef8 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3708      	adds	r7, #8
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	bf00      	nop
 8009ef8:	200019f0 	.word	0x200019f0
 8009efc:	0800b0b8 	.word	0x0800b0b8

08009f00 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b082      	sub	sp, #8
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	4603      	mov	r3, r0
 8009f08:	6039      	str	r1, [r7, #0]
 8009f0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009f0c:	683a      	ldr	r2, [r7, #0]
 8009f0e:	4904      	ldr	r1, [pc, #16]	@ (8009f20 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8009f10:	4804      	ldr	r0, [pc, #16]	@ (8009f24 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8009f12:	f7ff fddc 	bl	8009ace <USBD_GetString>
  return USBD_StrDesc;
 8009f16:	4b02      	ldr	r3, [pc, #8]	@ (8009f20 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8009f18:	4618      	mov	r0, r3
 8009f1a:	3708      	adds	r7, #8
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	bd80      	pop	{r7, pc}
 8009f20:	200019f0 	.word	0x200019f0
 8009f24:	0800b0d0 	.word	0x0800b0d0

08009f28 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b082      	sub	sp, #8
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	4603      	mov	r3, r0
 8009f30:	6039      	str	r1, [r7, #0]
 8009f32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	221a      	movs	r2, #26
 8009f38:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009f3a:	f000 f843 	bl	8009fc4 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8009f3e:	4b02      	ldr	r3, [pc, #8]	@ (8009f48 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	3708      	adds	r7, #8
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}
 8009f48:	20000168 	.word	0x20000168

08009f4c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b082      	sub	sp, #8
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	4603      	mov	r3, r0
 8009f54:	6039      	str	r1, [r7, #0]
 8009f56:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009f58:	79fb      	ldrb	r3, [r7, #7]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d105      	bne.n	8009f6a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8009f5e:	683a      	ldr	r2, [r7, #0]
 8009f60:	4907      	ldr	r1, [pc, #28]	@ (8009f80 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8009f62:	4808      	ldr	r0, [pc, #32]	@ (8009f84 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8009f64:	f7ff fdb3 	bl	8009ace <USBD_GetString>
 8009f68:	e004      	b.n	8009f74 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8009f6a:	683a      	ldr	r2, [r7, #0]
 8009f6c:	4904      	ldr	r1, [pc, #16]	@ (8009f80 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8009f6e:	4805      	ldr	r0, [pc, #20]	@ (8009f84 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8009f70:	f7ff fdad 	bl	8009ace <USBD_GetString>
  }
  return USBD_StrDesc;
 8009f74:	4b02      	ldr	r3, [pc, #8]	@ (8009f80 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	3708      	adds	r7, #8
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	bd80      	pop	{r7, pc}
 8009f7e:	bf00      	nop
 8009f80:	200019f0 	.word	0x200019f0
 8009f84:	0800b0e4 	.word	0x0800b0e4

08009f88 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b082      	sub	sp, #8
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	4603      	mov	r3, r0
 8009f90:	6039      	str	r1, [r7, #0]
 8009f92:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009f94:	79fb      	ldrb	r3, [r7, #7]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d105      	bne.n	8009fa6 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8009f9a:	683a      	ldr	r2, [r7, #0]
 8009f9c:	4907      	ldr	r1, [pc, #28]	@ (8009fbc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8009f9e:	4808      	ldr	r0, [pc, #32]	@ (8009fc0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8009fa0:	f7ff fd95 	bl	8009ace <USBD_GetString>
 8009fa4:	e004      	b.n	8009fb0 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8009fa6:	683a      	ldr	r2, [r7, #0]
 8009fa8:	4904      	ldr	r1, [pc, #16]	@ (8009fbc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8009faa:	4805      	ldr	r0, [pc, #20]	@ (8009fc0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8009fac:	f7ff fd8f 	bl	8009ace <USBD_GetString>
  }
  return USBD_StrDesc;
 8009fb0:	4b02      	ldr	r3, [pc, #8]	@ (8009fbc <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3708      	adds	r7, #8
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
 8009fba:	bf00      	nop
 8009fbc:	200019f0 	.word	0x200019f0
 8009fc0:	0800b0f0 	.word	0x0800b0f0

08009fc4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b084      	sub	sp, #16
 8009fc8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009fca:	4b0f      	ldr	r3, [pc, #60]	@ (800a008 <Get_SerialNum+0x44>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800a00c <Get_SerialNum+0x48>)
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009fd6:	4b0e      	ldr	r3, [pc, #56]	@ (800a010 <Get_SerialNum+0x4c>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009fdc:	68fa      	ldr	r2, [r7, #12]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	4413      	add	r3, r2
 8009fe2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d009      	beq.n	8009ffe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009fea:	2208      	movs	r2, #8
 8009fec:	4909      	ldr	r1, [pc, #36]	@ (800a014 <Get_SerialNum+0x50>)
 8009fee:	68f8      	ldr	r0, [r7, #12]
 8009ff0:	f000 f814 	bl	800a01c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009ff4:	2204      	movs	r2, #4
 8009ff6:	4908      	ldr	r1, [pc, #32]	@ (800a018 <Get_SerialNum+0x54>)
 8009ff8:	68b8      	ldr	r0, [r7, #8]
 8009ffa:	f000 f80f 	bl	800a01c <IntToUnicode>
  }
}
 8009ffe:	bf00      	nop
 800a000:	3710      	adds	r7, #16
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
 800a006:	bf00      	nop
 800a008:	1fff7590 	.word	0x1fff7590
 800a00c:	1fff7594 	.word	0x1fff7594
 800a010:	1fff7598 	.word	0x1fff7598
 800a014:	2000016a 	.word	0x2000016a
 800a018:	2000017a 	.word	0x2000017a

0800a01c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a01c:	b480      	push	{r7}
 800a01e:	b087      	sub	sp, #28
 800a020:	af00      	add	r7, sp, #0
 800a022:	60f8      	str	r0, [r7, #12]
 800a024:	60b9      	str	r1, [r7, #8]
 800a026:	4613      	mov	r3, r2
 800a028:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a02a:	2300      	movs	r3, #0
 800a02c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a02e:	2300      	movs	r3, #0
 800a030:	75fb      	strb	r3, [r7, #23]
 800a032:	e027      	b.n	800a084 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	0f1b      	lsrs	r3, r3, #28
 800a038:	2b09      	cmp	r3, #9
 800a03a:	d80b      	bhi.n	800a054 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	0f1b      	lsrs	r3, r3, #28
 800a040:	b2da      	uxtb	r2, r3
 800a042:	7dfb      	ldrb	r3, [r7, #23]
 800a044:	005b      	lsls	r3, r3, #1
 800a046:	4619      	mov	r1, r3
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	440b      	add	r3, r1
 800a04c:	3230      	adds	r2, #48	@ 0x30
 800a04e:	b2d2      	uxtb	r2, r2
 800a050:	701a      	strb	r2, [r3, #0]
 800a052:	e00a      	b.n	800a06a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	0f1b      	lsrs	r3, r3, #28
 800a058:	b2da      	uxtb	r2, r3
 800a05a:	7dfb      	ldrb	r3, [r7, #23]
 800a05c:	005b      	lsls	r3, r3, #1
 800a05e:	4619      	mov	r1, r3
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	440b      	add	r3, r1
 800a064:	3237      	adds	r2, #55	@ 0x37
 800a066:	b2d2      	uxtb	r2, r2
 800a068:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	011b      	lsls	r3, r3, #4
 800a06e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a070:	7dfb      	ldrb	r3, [r7, #23]
 800a072:	005b      	lsls	r3, r3, #1
 800a074:	3301      	adds	r3, #1
 800a076:	68ba      	ldr	r2, [r7, #8]
 800a078:	4413      	add	r3, r2
 800a07a:	2200      	movs	r2, #0
 800a07c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a07e:	7dfb      	ldrb	r3, [r7, #23]
 800a080:	3301      	adds	r3, #1
 800a082:	75fb      	strb	r3, [r7, #23]
 800a084:	7dfa      	ldrb	r2, [r7, #23]
 800a086:	79fb      	ldrb	r3, [r7, #7]
 800a088:	429a      	cmp	r2, r3
 800a08a:	d3d3      	bcc.n	800a034 <IntToUnicode+0x18>
  }
}
 800a08c:	bf00      	nop
 800a08e:	bf00      	nop
 800a090:	371c      	adds	r7, #28
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr
	...

0800a09c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b098      	sub	sp, #96	@ 0x60
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a0a4:	f107 030c 	add.w	r3, r7, #12
 800a0a8:	2254      	movs	r2, #84	@ 0x54
 800a0aa:	2100      	movs	r1, #0
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	f000 fb2f 	bl	800a710 <memset>
  if(pcdHandle->Instance==USB)
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	4a15      	ldr	r2, [pc, #84]	@ (800a10c <HAL_PCD_MspInit+0x70>)
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	d123      	bne.n	800a104 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800a0bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a0c0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800a0c2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a0c6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a0c8:	f107 030c 	add.w	r3, r7, #12
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	f7fa fa65 	bl	800459c <HAL_RCCEx_PeriphCLKConfig>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d001      	beq.n	800a0dc <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800a0d8:	f7f6 fc5c 	bl	8000994 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a0dc:	4b0c      	ldr	r3, [pc, #48]	@ (800a110 <HAL_PCD_MspInit+0x74>)
 800a0de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0e0:	4a0b      	ldr	r2, [pc, #44]	@ (800a110 <HAL_PCD_MspInit+0x74>)
 800a0e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a0e6:	6593      	str	r3, [r2, #88]	@ 0x58
 800a0e8:	4b09      	ldr	r3, [pc, #36]	@ (800a110 <HAL_PCD_MspInit+0x74>)
 800a0ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a0f0:	60bb      	str	r3, [r7, #8]
 800a0f2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	2100      	movs	r1, #0
 800a0f8:	2014      	movs	r0, #20
 800a0fa:	f7f7 fa5e 	bl	80015ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800a0fe:	2014      	movs	r0, #20
 800a100:	f7f7 fa75 	bl	80015ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a104:	bf00      	nop
 800a106:	3760      	adds	r7, #96	@ 0x60
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}
 800a10c:	40005c00 	.word	0x40005c00
 800a110:	40021000 	.word	0x40021000

0800a114 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b082      	sub	sp, #8
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800a128:	4619      	mov	r1, r3
 800a12a:	4610      	mov	r0, r2
 800a12c:	f7fe fd30 	bl	8008b90 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800a130:	bf00      	nop
 800a132:	3708      	adds	r7, #8
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}

0800a138 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b082      	sub	sp, #8
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
 800a140:	460b      	mov	r3, r1
 800a142:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800a14a:	78fa      	ldrb	r2, [r7, #3]
 800a14c:	6879      	ldr	r1, [r7, #4]
 800a14e:	4613      	mov	r3, r2
 800a150:	009b      	lsls	r3, r3, #2
 800a152:	4413      	add	r3, r2
 800a154:	00db      	lsls	r3, r3, #3
 800a156:	440b      	add	r3, r1
 800a158:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a15c:	681a      	ldr	r2, [r3, #0]
 800a15e:	78fb      	ldrb	r3, [r7, #3]
 800a160:	4619      	mov	r1, r3
 800a162:	f7fe fd6a 	bl	8008c3a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800a166:	bf00      	nop
 800a168:	3708      	adds	r7, #8
 800a16a:	46bd      	mov	sp, r7
 800a16c:	bd80      	pop	{r7, pc}

0800a16e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a16e:	b580      	push	{r7, lr}
 800a170:	b082      	sub	sp, #8
 800a172:	af00      	add	r7, sp, #0
 800a174:	6078      	str	r0, [r7, #4]
 800a176:	460b      	mov	r3, r1
 800a178:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800a180:	78fa      	ldrb	r2, [r7, #3]
 800a182:	6879      	ldr	r1, [r7, #4]
 800a184:	4613      	mov	r3, r2
 800a186:	009b      	lsls	r3, r3, #2
 800a188:	4413      	add	r3, r2
 800a18a:	00db      	lsls	r3, r3, #3
 800a18c:	440b      	add	r3, r1
 800a18e:	3324      	adds	r3, #36	@ 0x24
 800a190:	681a      	ldr	r2, [r3, #0]
 800a192:	78fb      	ldrb	r3, [r7, #3]
 800a194:	4619      	mov	r1, r3
 800a196:	f7fe fdb3 	bl	8008d00 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800a19a:	bf00      	nop
 800a19c:	3708      	adds	r7, #8
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	bd80      	pop	{r7, pc}

0800a1a2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1a2:	b580      	push	{r7, lr}
 800a1a4:	b082      	sub	sp, #8
 800a1a6:	af00      	add	r7, sp, #0
 800a1a8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	f7fe fec7 	bl	8008f44 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800a1b6:	bf00      	nop
 800a1b8:	3708      	adds	r7, #8
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}

0800a1be <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1be:	b580      	push	{r7, lr}
 800a1c0:	b084      	sub	sp, #16
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	795b      	ldrb	r3, [r3, #5]
 800a1ce:	2b02      	cmp	r3, #2
 800a1d0:	d001      	beq.n	800a1d6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a1d2:	f7f6 fbdf 	bl	8000994 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a1dc:	7bfa      	ldrb	r2, [r7, #15]
 800a1de:	4611      	mov	r1, r2
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	f7fe fe71 	bl	8008ec8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	f7fe fe1d 	bl	8008e2c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800a1f2:	bf00      	nop
 800a1f4:	3710      	adds	r7, #16
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}
	...

0800a1fc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b082      	sub	sp, #8
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a20a:	4618      	mov	r0, r3
 800a20c:	f7fe fe6c 	bl	8008ee8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	7a5b      	ldrb	r3, [r3, #9]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d005      	beq.n	800a224 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a218:	4b04      	ldr	r3, [pc, #16]	@ (800a22c <HAL_PCD_SuspendCallback+0x30>)
 800a21a:	691b      	ldr	r3, [r3, #16]
 800a21c:	4a03      	ldr	r2, [pc, #12]	@ (800a22c <HAL_PCD_SuspendCallback+0x30>)
 800a21e:	f043 0306 	orr.w	r3, r3, #6
 800a222:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800a224:	bf00      	nop
 800a226:	3708      	adds	r7, #8
 800a228:	46bd      	mov	sp, r7
 800a22a:	bd80      	pop	{r7, pc}
 800a22c:	e000ed00 	.word	0xe000ed00

0800a230 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b082      	sub	sp, #8
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	7a5b      	ldrb	r3, [r3, #9]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d007      	beq.n	800a250 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a240:	4b08      	ldr	r3, [pc, #32]	@ (800a264 <HAL_PCD_ResumeCallback+0x34>)
 800a242:	691b      	ldr	r3, [r3, #16]
 800a244:	4a07      	ldr	r2, [pc, #28]	@ (800a264 <HAL_PCD_ResumeCallback+0x34>)
 800a246:	f023 0306 	bic.w	r3, r3, #6
 800a24a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800a24c:	f000 f9f8 	bl	800a640 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a256:	4618      	mov	r0, r3
 800a258:	f7fe fe5c 	bl	8008f14 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800a25c:	bf00      	nop
 800a25e:	3708      	adds	r7, #8
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}
 800a264:	e000ed00 	.word	0xe000ed00

0800a268 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b082      	sub	sp, #8
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800a270:	4a2b      	ldr	r2, [pc, #172]	@ (800a320 <USBD_LL_Init+0xb8>)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	4a29      	ldr	r2, [pc, #164]	@ (800a320 <USBD_LL_Init+0xb8>)
 800a27c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800a280:	4b27      	ldr	r3, [pc, #156]	@ (800a320 <USBD_LL_Init+0xb8>)
 800a282:	4a28      	ldr	r2, [pc, #160]	@ (800a324 <USBD_LL_Init+0xbc>)
 800a284:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a286:	4b26      	ldr	r3, [pc, #152]	@ (800a320 <USBD_LL_Init+0xb8>)
 800a288:	2208      	movs	r2, #8
 800a28a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a28c:	4b24      	ldr	r3, [pc, #144]	@ (800a320 <USBD_LL_Init+0xb8>)
 800a28e:	2202      	movs	r2, #2
 800a290:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a292:	4b23      	ldr	r3, [pc, #140]	@ (800a320 <USBD_LL_Init+0xb8>)
 800a294:	2202      	movs	r2, #2
 800a296:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800a298:	4b21      	ldr	r3, [pc, #132]	@ (800a320 <USBD_LL_Init+0xb8>)
 800a29a:	2200      	movs	r2, #0
 800a29c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a29e:	4b20      	ldr	r3, [pc, #128]	@ (800a320 <USBD_LL_Init+0xb8>)
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a2a4:	4b1e      	ldr	r3, [pc, #120]	@ (800a320 <USBD_LL_Init+0xb8>)
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a2aa:	4b1d      	ldr	r3, [pc, #116]	@ (800a320 <USBD_LL_Init+0xb8>)
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a2b0:	481b      	ldr	r0, [pc, #108]	@ (800a320 <USBD_LL_Init+0xb8>)
 800a2b2:	f7f7 fe8f 	bl	8001fd4 <HAL_PCD_Init>
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d001      	beq.n	800a2c0 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800a2bc:	f7f6 fb6a 	bl	8000994 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a2c6:	2318      	movs	r3, #24
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	2100      	movs	r1, #0
 800a2cc:	f7f9 fb16 	bl	80038fc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a2d6:	2358      	movs	r3, #88	@ 0x58
 800a2d8:	2200      	movs	r2, #0
 800a2da:	2180      	movs	r1, #128	@ 0x80
 800a2dc:	f7f9 fb0e 	bl	80038fc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a2e6:	23c0      	movs	r3, #192	@ 0xc0
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	2181      	movs	r1, #129	@ 0x81
 800a2ec:	f7f9 fb06 	bl	80038fc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a2f6:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	2101      	movs	r1, #1
 800a2fe:	f7f9 fafd 	bl	80038fc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a308:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a30c:	2200      	movs	r2, #0
 800a30e:	2182      	movs	r1, #130	@ 0x82
 800a310:	f7f9 faf4 	bl	80038fc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a314:	2300      	movs	r3, #0
}
 800a316:	4618      	mov	r0, r3
 800a318:	3708      	adds	r7, #8
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}
 800a31e:	bf00      	nop
 800a320:	20001bf0 	.word	0x20001bf0
 800a324:	40005c00 	.word	0x40005c00

0800a328 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b084      	sub	sp, #16
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a330:	2300      	movs	r3, #0
 800a332:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a334:	2300      	movs	r3, #0
 800a336:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a33e:	4618      	mov	r0, r3
 800a340:	f7f7 ff16 	bl	8002170 <HAL_PCD_Start>
 800a344:	4603      	mov	r3, r0
 800a346:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a348:	7bfb      	ldrb	r3, [r7, #15]
 800a34a:	4618      	mov	r0, r3
 800a34c:	f000 f97e 	bl	800a64c <USBD_Get_USB_Status>
 800a350:	4603      	mov	r3, r0
 800a352:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a354:	7bbb      	ldrb	r3, [r7, #14]
}
 800a356:	4618      	mov	r0, r3
 800a358:	3710      	adds	r7, #16
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}

0800a35e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a35e:	b580      	push	{r7, lr}
 800a360:	b084      	sub	sp, #16
 800a362:	af00      	add	r7, sp, #0
 800a364:	6078      	str	r0, [r7, #4]
 800a366:	4608      	mov	r0, r1
 800a368:	4611      	mov	r1, r2
 800a36a:	461a      	mov	r2, r3
 800a36c:	4603      	mov	r3, r0
 800a36e:	70fb      	strb	r3, [r7, #3]
 800a370:	460b      	mov	r3, r1
 800a372:	70bb      	strb	r3, [r7, #2]
 800a374:	4613      	mov	r3, r2
 800a376:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a378:	2300      	movs	r3, #0
 800a37a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a37c:	2300      	movs	r3, #0
 800a37e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a386:	78bb      	ldrb	r3, [r7, #2]
 800a388:	883a      	ldrh	r2, [r7, #0]
 800a38a:	78f9      	ldrb	r1, [r7, #3]
 800a38c:	f7f8 f85d 	bl	800244a <HAL_PCD_EP_Open>
 800a390:	4603      	mov	r3, r0
 800a392:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a394:	7bfb      	ldrb	r3, [r7, #15]
 800a396:	4618      	mov	r0, r3
 800a398:	f000 f958 	bl	800a64c <USBD_Get_USB_Status>
 800a39c:	4603      	mov	r3, r0
 800a39e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	3710      	adds	r7, #16
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	bd80      	pop	{r7, pc}

0800a3aa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a3aa:	b580      	push	{r7, lr}
 800a3ac:	b084      	sub	sp, #16
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6078      	str	r0, [r7, #4]
 800a3b2:	460b      	mov	r3, r1
 800a3b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a3c4:	78fa      	ldrb	r2, [r7, #3]
 800a3c6:	4611      	mov	r1, r2
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	f7f8 f89d 	bl	8002508 <HAL_PCD_EP_Close>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a3d2:	7bfb      	ldrb	r3, [r7, #15]
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	f000 f939 	bl	800a64c <USBD_Get_USB_Status>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3de:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	3710      	adds	r7, #16
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd80      	pop	{r7, pc}

0800a3e8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b084      	sub	sp, #16
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
 800a3f0:	460b      	mov	r3, r1
 800a3f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a402:	78fa      	ldrb	r2, [r7, #3]
 800a404:	4611      	mov	r1, r2
 800a406:	4618      	mov	r0, r3
 800a408:	f7f8 f946 	bl	8002698 <HAL_PCD_EP_SetStall>
 800a40c:	4603      	mov	r3, r0
 800a40e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a410:	7bfb      	ldrb	r3, [r7, #15]
 800a412:	4618      	mov	r0, r3
 800a414:	f000 f91a 	bl	800a64c <USBD_Get_USB_Status>
 800a418:	4603      	mov	r3, r0
 800a41a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a41c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a41e:	4618      	mov	r0, r3
 800a420:	3710      	adds	r7, #16
 800a422:	46bd      	mov	sp, r7
 800a424:	bd80      	pop	{r7, pc}

0800a426 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a426:	b580      	push	{r7, lr}
 800a428:	b084      	sub	sp, #16
 800a42a:	af00      	add	r7, sp, #0
 800a42c:	6078      	str	r0, [r7, #4]
 800a42e:	460b      	mov	r3, r1
 800a430:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a432:	2300      	movs	r3, #0
 800a434:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a436:	2300      	movs	r3, #0
 800a438:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a440:	78fa      	ldrb	r2, [r7, #3]
 800a442:	4611      	mov	r1, r2
 800a444:	4618      	mov	r0, r3
 800a446:	f7f8 f979 	bl	800273c <HAL_PCD_EP_ClrStall>
 800a44a:	4603      	mov	r3, r0
 800a44c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a44e:	7bfb      	ldrb	r3, [r7, #15]
 800a450:	4618      	mov	r0, r3
 800a452:	f000 f8fb 	bl	800a64c <USBD_Get_USB_Status>
 800a456:	4603      	mov	r3, r0
 800a458:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a45a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3710      	adds	r7, #16
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}

0800a464 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a464:	b480      	push	{r7}
 800a466:	b085      	sub	sp, #20
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
 800a46c:	460b      	mov	r3, r1
 800a46e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a476:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a478:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	da0b      	bge.n	800a498 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a480:	78fb      	ldrb	r3, [r7, #3]
 800a482:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a486:	68f9      	ldr	r1, [r7, #12]
 800a488:	4613      	mov	r3, r2
 800a48a:	009b      	lsls	r3, r3, #2
 800a48c:	4413      	add	r3, r2
 800a48e:	00db      	lsls	r3, r3, #3
 800a490:	440b      	add	r3, r1
 800a492:	3312      	adds	r3, #18
 800a494:	781b      	ldrb	r3, [r3, #0]
 800a496:	e00b      	b.n	800a4b0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a498:	78fb      	ldrb	r3, [r7, #3]
 800a49a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a49e:	68f9      	ldr	r1, [r7, #12]
 800a4a0:	4613      	mov	r3, r2
 800a4a2:	009b      	lsls	r3, r3, #2
 800a4a4:	4413      	add	r3, r2
 800a4a6:	00db      	lsls	r3, r3, #3
 800a4a8:	440b      	add	r3, r1
 800a4aa:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800a4ae:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3714      	adds	r7, #20
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr

0800a4bc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b084      	sub	sp, #16
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	460b      	mov	r3, r1
 800a4c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a4d6:	78fa      	ldrb	r2, [r7, #3]
 800a4d8:	4611      	mov	r1, r2
 800a4da:	4618      	mov	r0, r3
 800a4dc:	f7f7 ff91 	bl	8002402 <HAL_PCD_SetAddress>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4e4:	7bfb      	ldrb	r3, [r7, #15]
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f000 f8b0 	bl	800a64c <USBD_Get_USB_Status>
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	3710      	adds	r7, #16
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bd80      	pop	{r7, pc}

0800a4fa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a4fa:	b580      	push	{r7, lr}
 800a4fc:	b086      	sub	sp, #24
 800a4fe:	af00      	add	r7, sp, #0
 800a500:	60f8      	str	r0, [r7, #12]
 800a502:	607a      	str	r2, [r7, #4]
 800a504:	603b      	str	r3, [r7, #0]
 800a506:	460b      	mov	r3, r1
 800a508:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a50a:	2300      	movs	r3, #0
 800a50c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a50e:	2300      	movs	r3, #0
 800a510:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a518:	7af9      	ldrb	r1, [r7, #11]
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	687a      	ldr	r2, [r7, #4]
 800a51e:	f7f8 f884 	bl	800262a <HAL_PCD_EP_Transmit>
 800a522:	4603      	mov	r3, r0
 800a524:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a526:	7dfb      	ldrb	r3, [r7, #23]
 800a528:	4618      	mov	r0, r3
 800a52a:	f000 f88f 	bl	800a64c <USBD_Get_USB_Status>
 800a52e:	4603      	mov	r3, r0
 800a530:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a532:	7dbb      	ldrb	r3, [r7, #22]
}
 800a534:	4618      	mov	r0, r3
 800a536:	3718      	adds	r7, #24
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}

0800a53c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b086      	sub	sp, #24
 800a540:	af00      	add	r7, sp, #0
 800a542:	60f8      	str	r0, [r7, #12]
 800a544:	607a      	str	r2, [r7, #4]
 800a546:	603b      	str	r3, [r7, #0]
 800a548:	460b      	mov	r3, r1
 800a54a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a54c:	2300      	movs	r3, #0
 800a54e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a550:	2300      	movs	r3, #0
 800a552:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a55a:	7af9      	ldrb	r1, [r7, #11]
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	687a      	ldr	r2, [r7, #4]
 800a560:	f7f8 f81a 	bl	8002598 <HAL_PCD_EP_Receive>
 800a564:	4603      	mov	r3, r0
 800a566:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a568:	7dfb      	ldrb	r3, [r7, #23]
 800a56a:	4618      	mov	r0, r3
 800a56c:	f000 f86e 	bl	800a64c <USBD_Get_USB_Status>
 800a570:	4603      	mov	r3, r0
 800a572:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a574:	7dbb      	ldrb	r3, [r7, #22]
}
 800a576:	4618      	mov	r0, r3
 800a578:	3718      	adds	r7, #24
 800a57a:	46bd      	mov	sp, r7
 800a57c:	bd80      	pop	{r7, pc}

0800a57e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a57e:	b580      	push	{r7, lr}
 800a580:	b082      	sub	sp, #8
 800a582:	af00      	add	r7, sp, #0
 800a584:	6078      	str	r0, [r7, #4]
 800a586:	460b      	mov	r3, r1
 800a588:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a590:	78fa      	ldrb	r2, [r7, #3]
 800a592:	4611      	mov	r1, r2
 800a594:	4618      	mov	r0, r3
 800a596:	f7f8 f830 	bl	80025fa <HAL_PCD_EP_GetRxCount>
 800a59a:	4603      	mov	r3, r0
}
 800a59c:	4618      	mov	r0, r3
 800a59e:	3708      	adds	r7, #8
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	bd80      	pop	{r7, pc}

0800a5a4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b082      	sub	sp, #8
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
 800a5ac:	460b      	mov	r3, r1
 800a5ae:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800a5b0:	78fb      	ldrb	r3, [r7, #3]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d002      	beq.n	800a5bc <HAL_PCDEx_LPM_Callback+0x18>
 800a5b6:	2b01      	cmp	r3, #1
 800a5b8:	d013      	beq.n	800a5e2 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800a5ba:	e023      	b.n	800a604 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	7a5b      	ldrb	r3, [r3, #9]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d007      	beq.n	800a5d4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800a5c4:	f000 f83c 	bl	800a640 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a5c8:	4b10      	ldr	r3, [pc, #64]	@ (800a60c <HAL_PCDEx_LPM_Callback+0x68>)
 800a5ca:	691b      	ldr	r3, [r3, #16]
 800a5cc:	4a0f      	ldr	r2, [pc, #60]	@ (800a60c <HAL_PCDEx_LPM_Callback+0x68>)
 800a5ce:	f023 0306 	bic.w	r3, r3, #6
 800a5d2:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a5da:	4618      	mov	r0, r3
 800a5dc:	f7fe fc9a 	bl	8008f14 <USBD_LL_Resume>
    break;
 800a5e0:	e010      	b.n	800a604 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	f7fe fc7d 	bl	8008ee8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	7a5b      	ldrb	r3, [r3, #9]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d005      	beq.n	800a602 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a5f6:	4b05      	ldr	r3, [pc, #20]	@ (800a60c <HAL_PCDEx_LPM_Callback+0x68>)
 800a5f8:	691b      	ldr	r3, [r3, #16]
 800a5fa:	4a04      	ldr	r2, [pc, #16]	@ (800a60c <HAL_PCDEx_LPM_Callback+0x68>)
 800a5fc:	f043 0306 	orr.w	r3, r3, #6
 800a600:	6113      	str	r3, [r2, #16]
    break;
 800a602:	bf00      	nop
}
 800a604:	bf00      	nop
 800a606:	3708      	adds	r7, #8
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}
 800a60c:	e000ed00 	.word	0xe000ed00

0800a610 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a610:	b480      	push	{r7}
 800a612:	b083      	sub	sp, #12
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a618:	4b03      	ldr	r3, [pc, #12]	@ (800a628 <USBD_static_malloc+0x18>)
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	370c      	adds	r7, #12
 800a61e:	46bd      	mov	sp, r7
 800a620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a624:	4770      	bx	lr
 800a626:	bf00      	nop
 800a628:	20001ecc 	.word	0x20001ecc

0800a62c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b083      	sub	sp, #12
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]

}
 800a634:	bf00      	nop
 800a636:	370c      	adds	r7, #12
 800a638:	46bd      	mov	sp, r7
 800a63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63e:	4770      	bx	lr

0800a640 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800a644:	f7f6 f87a 	bl	800073c <SystemClock_Config>
}
 800a648:	bf00      	nop
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b085      	sub	sp, #20
 800a650:	af00      	add	r7, sp, #0
 800a652:	4603      	mov	r3, r0
 800a654:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a656:	2300      	movs	r3, #0
 800a658:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a65a:	79fb      	ldrb	r3, [r7, #7]
 800a65c:	2b03      	cmp	r3, #3
 800a65e:	d817      	bhi.n	800a690 <USBD_Get_USB_Status+0x44>
 800a660:	a201      	add	r2, pc, #4	@ (adr r2, 800a668 <USBD_Get_USB_Status+0x1c>)
 800a662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a666:	bf00      	nop
 800a668:	0800a679 	.word	0x0800a679
 800a66c:	0800a67f 	.word	0x0800a67f
 800a670:	0800a685 	.word	0x0800a685
 800a674:	0800a68b 	.word	0x0800a68b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a678:	2300      	movs	r3, #0
 800a67a:	73fb      	strb	r3, [r7, #15]
    break;
 800a67c:	e00b      	b.n	800a696 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a67e:	2303      	movs	r3, #3
 800a680:	73fb      	strb	r3, [r7, #15]
    break;
 800a682:	e008      	b.n	800a696 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a684:	2301      	movs	r3, #1
 800a686:	73fb      	strb	r3, [r7, #15]
    break;
 800a688:	e005      	b.n	800a696 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a68a:	2303      	movs	r3, #3
 800a68c:	73fb      	strb	r3, [r7, #15]
    break;
 800a68e:	e002      	b.n	800a696 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a690:	2303      	movs	r3, #3
 800a692:	73fb      	strb	r3, [r7, #15]
    break;
 800a694:	bf00      	nop
  }
  return usb_status;
 800a696:	7bfb      	ldrb	r3, [r7, #15]
}
 800a698:	4618      	mov	r0, r3
 800a69a:	3714      	adds	r7, #20
 800a69c:	46bd      	mov	sp, r7
 800a69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a2:	4770      	bx	lr

0800a6a4 <sniprintf>:
 800a6a4:	b40c      	push	{r2, r3}
 800a6a6:	b530      	push	{r4, r5, lr}
 800a6a8:	4b18      	ldr	r3, [pc, #96]	@ (800a70c <sniprintf+0x68>)
 800a6aa:	1e0c      	subs	r4, r1, #0
 800a6ac:	681d      	ldr	r5, [r3, #0]
 800a6ae:	b09d      	sub	sp, #116	@ 0x74
 800a6b0:	da08      	bge.n	800a6c4 <sniprintf+0x20>
 800a6b2:	238b      	movs	r3, #139	@ 0x8b
 800a6b4:	602b      	str	r3, [r5, #0]
 800a6b6:	f04f 30ff 	mov.w	r0, #4294967295
 800a6ba:	b01d      	add	sp, #116	@ 0x74
 800a6bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a6c0:	b002      	add	sp, #8
 800a6c2:	4770      	bx	lr
 800a6c4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a6c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a6cc:	f04f 0300 	mov.w	r3, #0
 800a6d0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a6d2:	bf14      	ite	ne
 800a6d4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a6d8:	4623      	moveq	r3, r4
 800a6da:	9304      	str	r3, [sp, #16]
 800a6dc:	9307      	str	r3, [sp, #28]
 800a6de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a6e2:	9002      	str	r0, [sp, #8]
 800a6e4:	9006      	str	r0, [sp, #24]
 800a6e6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a6ea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a6ec:	ab21      	add	r3, sp, #132	@ 0x84
 800a6ee:	a902      	add	r1, sp, #8
 800a6f0:	4628      	mov	r0, r5
 800a6f2:	9301      	str	r3, [sp, #4]
 800a6f4:	f000 f9a2 	bl	800aa3c <_svfiprintf_r>
 800a6f8:	1c43      	adds	r3, r0, #1
 800a6fa:	bfbc      	itt	lt
 800a6fc:	238b      	movlt	r3, #139	@ 0x8b
 800a6fe:	602b      	strlt	r3, [r5, #0]
 800a700:	2c00      	cmp	r4, #0
 800a702:	d0da      	beq.n	800a6ba <sniprintf+0x16>
 800a704:	9b02      	ldr	r3, [sp, #8]
 800a706:	2200      	movs	r2, #0
 800a708:	701a      	strb	r2, [r3, #0]
 800a70a:	e7d6      	b.n	800a6ba <sniprintf+0x16>
 800a70c:	20000184 	.word	0x20000184

0800a710 <memset>:
 800a710:	4402      	add	r2, r0
 800a712:	4603      	mov	r3, r0
 800a714:	4293      	cmp	r3, r2
 800a716:	d100      	bne.n	800a71a <memset+0xa>
 800a718:	4770      	bx	lr
 800a71a:	f803 1b01 	strb.w	r1, [r3], #1
 800a71e:	e7f9      	b.n	800a714 <memset+0x4>

0800a720 <__errno>:
 800a720:	4b01      	ldr	r3, [pc, #4]	@ (800a728 <__errno+0x8>)
 800a722:	6818      	ldr	r0, [r3, #0]
 800a724:	4770      	bx	lr
 800a726:	bf00      	nop
 800a728:	20000184 	.word	0x20000184

0800a72c <__libc_init_array>:
 800a72c:	b570      	push	{r4, r5, r6, lr}
 800a72e:	4d0d      	ldr	r5, [pc, #52]	@ (800a764 <__libc_init_array+0x38>)
 800a730:	4c0d      	ldr	r4, [pc, #52]	@ (800a768 <__libc_init_array+0x3c>)
 800a732:	1b64      	subs	r4, r4, r5
 800a734:	10a4      	asrs	r4, r4, #2
 800a736:	2600      	movs	r6, #0
 800a738:	42a6      	cmp	r6, r4
 800a73a:	d109      	bne.n	800a750 <__libc_init_array+0x24>
 800a73c:	4d0b      	ldr	r5, [pc, #44]	@ (800a76c <__libc_init_array+0x40>)
 800a73e:	4c0c      	ldr	r4, [pc, #48]	@ (800a770 <__libc_init_array+0x44>)
 800a740:	f000 fc64 	bl	800b00c <_init>
 800a744:	1b64      	subs	r4, r4, r5
 800a746:	10a4      	asrs	r4, r4, #2
 800a748:	2600      	movs	r6, #0
 800a74a:	42a6      	cmp	r6, r4
 800a74c:	d105      	bne.n	800a75a <__libc_init_array+0x2e>
 800a74e:	bd70      	pop	{r4, r5, r6, pc}
 800a750:	f855 3b04 	ldr.w	r3, [r5], #4
 800a754:	4798      	blx	r3
 800a756:	3601      	adds	r6, #1
 800a758:	e7ee      	b.n	800a738 <__libc_init_array+0xc>
 800a75a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a75e:	4798      	blx	r3
 800a760:	3601      	adds	r6, #1
 800a762:	e7f2      	b.n	800a74a <__libc_init_array+0x1e>
 800a764:	0800b17c 	.word	0x0800b17c
 800a768:	0800b17c 	.word	0x0800b17c
 800a76c:	0800b17c 	.word	0x0800b17c
 800a770:	0800b180 	.word	0x0800b180

0800a774 <__retarget_lock_acquire_recursive>:
 800a774:	4770      	bx	lr

0800a776 <__retarget_lock_release_recursive>:
 800a776:	4770      	bx	lr

0800a778 <memcpy>:
 800a778:	440a      	add	r2, r1
 800a77a:	4291      	cmp	r1, r2
 800a77c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a780:	d100      	bne.n	800a784 <memcpy+0xc>
 800a782:	4770      	bx	lr
 800a784:	b510      	push	{r4, lr}
 800a786:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a78a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a78e:	4291      	cmp	r1, r2
 800a790:	d1f9      	bne.n	800a786 <memcpy+0xe>
 800a792:	bd10      	pop	{r4, pc}

0800a794 <_free_r>:
 800a794:	b538      	push	{r3, r4, r5, lr}
 800a796:	4605      	mov	r5, r0
 800a798:	2900      	cmp	r1, #0
 800a79a:	d041      	beq.n	800a820 <_free_r+0x8c>
 800a79c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7a0:	1f0c      	subs	r4, r1, #4
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	bfb8      	it	lt
 800a7a6:	18e4      	addlt	r4, r4, r3
 800a7a8:	f000 f8e0 	bl	800a96c <__malloc_lock>
 800a7ac:	4a1d      	ldr	r2, [pc, #116]	@ (800a824 <_free_r+0x90>)
 800a7ae:	6813      	ldr	r3, [r2, #0]
 800a7b0:	b933      	cbnz	r3, 800a7c0 <_free_r+0x2c>
 800a7b2:	6063      	str	r3, [r4, #4]
 800a7b4:	6014      	str	r4, [r2, #0]
 800a7b6:	4628      	mov	r0, r5
 800a7b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7bc:	f000 b8dc 	b.w	800a978 <__malloc_unlock>
 800a7c0:	42a3      	cmp	r3, r4
 800a7c2:	d908      	bls.n	800a7d6 <_free_r+0x42>
 800a7c4:	6820      	ldr	r0, [r4, #0]
 800a7c6:	1821      	adds	r1, r4, r0
 800a7c8:	428b      	cmp	r3, r1
 800a7ca:	bf01      	itttt	eq
 800a7cc:	6819      	ldreq	r1, [r3, #0]
 800a7ce:	685b      	ldreq	r3, [r3, #4]
 800a7d0:	1809      	addeq	r1, r1, r0
 800a7d2:	6021      	streq	r1, [r4, #0]
 800a7d4:	e7ed      	b.n	800a7b2 <_free_r+0x1e>
 800a7d6:	461a      	mov	r2, r3
 800a7d8:	685b      	ldr	r3, [r3, #4]
 800a7da:	b10b      	cbz	r3, 800a7e0 <_free_r+0x4c>
 800a7dc:	42a3      	cmp	r3, r4
 800a7de:	d9fa      	bls.n	800a7d6 <_free_r+0x42>
 800a7e0:	6811      	ldr	r1, [r2, #0]
 800a7e2:	1850      	adds	r0, r2, r1
 800a7e4:	42a0      	cmp	r0, r4
 800a7e6:	d10b      	bne.n	800a800 <_free_r+0x6c>
 800a7e8:	6820      	ldr	r0, [r4, #0]
 800a7ea:	4401      	add	r1, r0
 800a7ec:	1850      	adds	r0, r2, r1
 800a7ee:	4283      	cmp	r3, r0
 800a7f0:	6011      	str	r1, [r2, #0]
 800a7f2:	d1e0      	bne.n	800a7b6 <_free_r+0x22>
 800a7f4:	6818      	ldr	r0, [r3, #0]
 800a7f6:	685b      	ldr	r3, [r3, #4]
 800a7f8:	6053      	str	r3, [r2, #4]
 800a7fa:	4408      	add	r0, r1
 800a7fc:	6010      	str	r0, [r2, #0]
 800a7fe:	e7da      	b.n	800a7b6 <_free_r+0x22>
 800a800:	d902      	bls.n	800a808 <_free_r+0x74>
 800a802:	230c      	movs	r3, #12
 800a804:	602b      	str	r3, [r5, #0]
 800a806:	e7d6      	b.n	800a7b6 <_free_r+0x22>
 800a808:	6820      	ldr	r0, [r4, #0]
 800a80a:	1821      	adds	r1, r4, r0
 800a80c:	428b      	cmp	r3, r1
 800a80e:	bf04      	itt	eq
 800a810:	6819      	ldreq	r1, [r3, #0]
 800a812:	685b      	ldreq	r3, [r3, #4]
 800a814:	6063      	str	r3, [r4, #4]
 800a816:	bf04      	itt	eq
 800a818:	1809      	addeq	r1, r1, r0
 800a81a:	6021      	streq	r1, [r4, #0]
 800a81c:	6054      	str	r4, [r2, #4]
 800a81e:	e7ca      	b.n	800a7b6 <_free_r+0x22>
 800a820:	bd38      	pop	{r3, r4, r5, pc}
 800a822:	bf00      	nop
 800a824:	20002230 	.word	0x20002230

0800a828 <sbrk_aligned>:
 800a828:	b570      	push	{r4, r5, r6, lr}
 800a82a:	4e0f      	ldr	r6, [pc, #60]	@ (800a868 <sbrk_aligned+0x40>)
 800a82c:	460c      	mov	r4, r1
 800a82e:	6831      	ldr	r1, [r6, #0]
 800a830:	4605      	mov	r5, r0
 800a832:	b911      	cbnz	r1, 800a83a <sbrk_aligned+0x12>
 800a834:	f000 fba4 	bl	800af80 <_sbrk_r>
 800a838:	6030      	str	r0, [r6, #0]
 800a83a:	4621      	mov	r1, r4
 800a83c:	4628      	mov	r0, r5
 800a83e:	f000 fb9f 	bl	800af80 <_sbrk_r>
 800a842:	1c43      	adds	r3, r0, #1
 800a844:	d103      	bne.n	800a84e <sbrk_aligned+0x26>
 800a846:	f04f 34ff 	mov.w	r4, #4294967295
 800a84a:	4620      	mov	r0, r4
 800a84c:	bd70      	pop	{r4, r5, r6, pc}
 800a84e:	1cc4      	adds	r4, r0, #3
 800a850:	f024 0403 	bic.w	r4, r4, #3
 800a854:	42a0      	cmp	r0, r4
 800a856:	d0f8      	beq.n	800a84a <sbrk_aligned+0x22>
 800a858:	1a21      	subs	r1, r4, r0
 800a85a:	4628      	mov	r0, r5
 800a85c:	f000 fb90 	bl	800af80 <_sbrk_r>
 800a860:	3001      	adds	r0, #1
 800a862:	d1f2      	bne.n	800a84a <sbrk_aligned+0x22>
 800a864:	e7ef      	b.n	800a846 <sbrk_aligned+0x1e>
 800a866:	bf00      	nop
 800a868:	2000222c 	.word	0x2000222c

0800a86c <_malloc_r>:
 800a86c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a870:	1ccd      	adds	r5, r1, #3
 800a872:	f025 0503 	bic.w	r5, r5, #3
 800a876:	3508      	adds	r5, #8
 800a878:	2d0c      	cmp	r5, #12
 800a87a:	bf38      	it	cc
 800a87c:	250c      	movcc	r5, #12
 800a87e:	2d00      	cmp	r5, #0
 800a880:	4606      	mov	r6, r0
 800a882:	db01      	blt.n	800a888 <_malloc_r+0x1c>
 800a884:	42a9      	cmp	r1, r5
 800a886:	d904      	bls.n	800a892 <_malloc_r+0x26>
 800a888:	230c      	movs	r3, #12
 800a88a:	6033      	str	r3, [r6, #0]
 800a88c:	2000      	movs	r0, #0
 800a88e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a892:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a968 <_malloc_r+0xfc>
 800a896:	f000 f869 	bl	800a96c <__malloc_lock>
 800a89a:	f8d8 3000 	ldr.w	r3, [r8]
 800a89e:	461c      	mov	r4, r3
 800a8a0:	bb44      	cbnz	r4, 800a8f4 <_malloc_r+0x88>
 800a8a2:	4629      	mov	r1, r5
 800a8a4:	4630      	mov	r0, r6
 800a8a6:	f7ff ffbf 	bl	800a828 <sbrk_aligned>
 800a8aa:	1c43      	adds	r3, r0, #1
 800a8ac:	4604      	mov	r4, r0
 800a8ae:	d158      	bne.n	800a962 <_malloc_r+0xf6>
 800a8b0:	f8d8 4000 	ldr.w	r4, [r8]
 800a8b4:	4627      	mov	r7, r4
 800a8b6:	2f00      	cmp	r7, #0
 800a8b8:	d143      	bne.n	800a942 <_malloc_r+0xd6>
 800a8ba:	2c00      	cmp	r4, #0
 800a8bc:	d04b      	beq.n	800a956 <_malloc_r+0xea>
 800a8be:	6823      	ldr	r3, [r4, #0]
 800a8c0:	4639      	mov	r1, r7
 800a8c2:	4630      	mov	r0, r6
 800a8c4:	eb04 0903 	add.w	r9, r4, r3
 800a8c8:	f000 fb5a 	bl	800af80 <_sbrk_r>
 800a8cc:	4581      	cmp	r9, r0
 800a8ce:	d142      	bne.n	800a956 <_malloc_r+0xea>
 800a8d0:	6821      	ldr	r1, [r4, #0]
 800a8d2:	1a6d      	subs	r5, r5, r1
 800a8d4:	4629      	mov	r1, r5
 800a8d6:	4630      	mov	r0, r6
 800a8d8:	f7ff ffa6 	bl	800a828 <sbrk_aligned>
 800a8dc:	3001      	adds	r0, #1
 800a8de:	d03a      	beq.n	800a956 <_malloc_r+0xea>
 800a8e0:	6823      	ldr	r3, [r4, #0]
 800a8e2:	442b      	add	r3, r5
 800a8e4:	6023      	str	r3, [r4, #0]
 800a8e6:	f8d8 3000 	ldr.w	r3, [r8]
 800a8ea:	685a      	ldr	r2, [r3, #4]
 800a8ec:	bb62      	cbnz	r2, 800a948 <_malloc_r+0xdc>
 800a8ee:	f8c8 7000 	str.w	r7, [r8]
 800a8f2:	e00f      	b.n	800a914 <_malloc_r+0xa8>
 800a8f4:	6822      	ldr	r2, [r4, #0]
 800a8f6:	1b52      	subs	r2, r2, r5
 800a8f8:	d420      	bmi.n	800a93c <_malloc_r+0xd0>
 800a8fa:	2a0b      	cmp	r2, #11
 800a8fc:	d917      	bls.n	800a92e <_malloc_r+0xc2>
 800a8fe:	1961      	adds	r1, r4, r5
 800a900:	42a3      	cmp	r3, r4
 800a902:	6025      	str	r5, [r4, #0]
 800a904:	bf18      	it	ne
 800a906:	6059      	strne	r1, [r3, #4]
 800a908:	6863      	ldr	r3, [r4, #4]
 800a90a:	bf08      	it	eq
 800a90c:	f8c8 1000 	streq.w	r1, [r8]
 800a910:	5162      	str	r2, [r4, r5]
 800a912:	604b      	str	r3, [r1, #4]
 800a914:	4630      	mov	r0, r6
 800a916:	f000 f82f 	bl	800a978 <__malloc_unlock>
 800a91a:	f104 000b 	add.w	r0, r4, #11
 800a91e:	1d23      	adds	r3, r4, #4
 800a920:	f020 0007 	bic.w	r0, r0, #7
 800a924:	1ac2      	subs	r2, r0, r3
 800a926:	bf1c      	itt	ne
 800a928:	1a1b      	subne	r3, r3, r0
 800a92a:	50a3      	strne	r3, [r4, r2]
 800a92c:	e7af      	b.n	800a88e <_malloc_r+0x22>
 800a92e:	6862      	ldr	r2, [r4, #4]
 800a930:	42a3      	cmp	r3, r4
 800a932:	bf0c      	ite	eq
 800a934:	f8c8 2000 	streq.w	r2, [r8]
 800a938:	605a      	strne	r2, [r3, #4]
 800a93a:	e7eb      	b.n	800a914 <_malloc_r+0xa8>
 800a93c:	4623      	mov	r3, r4
 800a93e:	6864      	ldr	r4, [r4, #4]
 800a940:	e7ae      	b.n	800a8a0 <_malloc_r+0x34>
 800a942:	463c      	mov	r4, r7
 800a944:	687f      	ldr	r7, [r7, #4]
 800a946:	e7b6      	b.n	800a8b6 <_malloc_r+0x4a>
 800a948:	461a      	mov	r2, r3
 800a94a:	685b      	ldr	r3, [r3, #4]
 800a94c:	42a3      	cmp	r3, r4
 800a94e:	d1fb      	bne.n	800a948 <_malloc_r+0xdc>
 800a950:	2300      	movs	r3, #0
 800a952:	6053      	str	r3, [r2, #4]
 800a954:	e7de      	b.n	800a914 <_malloc_r+0xa8>
 800a956:	230c      	movs	r3, #12
 800a958:	6033      	str	r3, [r6, #0]
 800a95a:	4630      	mov	r0, r6
 800a95c:	f000 f80c 	bl	800a978 <__malloc_unlock>
 800a960:	e794      	b.n	800a88c <_malloc_r+0x20>
 800a962:	6005      	str	r5, [r0, #0]
 800a964:	e7d6      	b.n	800a914 <_malloc_r+0xa8>
 800a966:	bf00      	nop
 800a968:	20002230 	.word	0x20002230

0800a96c <__malloc_lock>:
 800a96c:	4801      	ldr	r0, [pc, #4]	@ (800a974 <__malloc_lock+0x8>)
 800a96e:	f7ff bf01 	b.w	800a774 <__retarget_lock_acquire_recursive>
 800a972:	bf00      	nop
 800a974:	20002228 	.word	0x20002228

0800a978 <__malloc_unlock>:
 800a978:	4801      	ldr	r0, [pc, #4]	@ (800a980 <__malloc_unlock+0x8>)
 800a97a:	f7ff befc 	b.w	800a776 <__retarget_lock_release_recursive>
 800a97e:	bf00      	nop
 800a980:	20002228 	.word	0x20002228

0800a984 <__ssputs_r>:
 800a984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a988:	688e      	ldr	r6, [r1, #8]
 800a98a:	461f      	mov	r7, r3
 800a98c:	42be      	cmp	r6, r7
 800a98e:	680b      	ldr	r3, [r1, #0]
 800a990:	4682      	mov	sl, r0
 800a992:	460c      	mov	r4, r1
 800a994:	4690      	mov	r8, r2
 800a996:	d82d      	bhi.n	800a9f4 <__ssputs_r+0x70>
 800a998:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a99c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a9a0:	d026      	beq.n	800a9f0 <__ssputs_r+0x6c>
 800a9a2:	6965      	ldr	r5, [r4, #20]
 800a9a4:	6909      	ldr	r1, [r1, #16]
 800a9a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a9aa:	eba3 0901 	sub.w	r9, r3, r1
 800a9ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a9b2:	1c7b      	adds	r3, r7, #1
 800a9b4:	444b      	add	r3, r9
 800a9b6:	106d      	asrs	r5, r5, #1
 800a9b8:	429d      	cmp	r5, r3
 800a9ba:	bf38      	it	cc
 800a9bc:	461d      	movcc	r5, r3
 800a9be:	0553      	lsls	r3, r2, #21
 800a9c0:	d527      	bpl.n	800aa12 <__ssputs_r+0x8e>
 800a9c2:	4629      	mov	r1, r5
 800a9c4:	f7ff ff52 	bl	800a86c <_malloc_r>
 800a9c8:	4606      	mov	r6, r0
 800a9ca:	b360      	cbz	r0, 800aa26 <__ssputs_r+0xa2>
 800a9cc:	6921      	ldr	r1, [r4, #16]
 800a9ce:	464a      	mov	r2, r9
 800a9d0:	f7ff fed2 	bl	800a778 <memcpy>
 800a9d4:	89a3      	ldrh	r3, [r4, #12]
 800a9d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a9da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9de:	81a3      	strh	r3, [r4, #12]
 800a9e0:	6126      	str	r6, [r4, #16]
 800a9e2:	6165      	str	r5, [r4, #20]
 800a9e4:	444e      	add	r6, r9
 800a9e6:	eba5 0509 	sub.w	r5, r5, r9
 800a9ea:	6026      	str	r6, [r4, #0]
 800a9ec:	60a5      	str	r5, [r4, #8]
 800a9ee:	463e      	mov	r6, r7
 800a9f0:	42be      	cmp	r6, r7
 800a9f2:	d900      	bls.n	800a9f6 <__ssputs_r+0x72>
 800a9f4:	463e      	mov	r6, r7
 800a9f6:	6820      	ldr	r0, [r4, #0]
 800a9f8:	4632      	mov	r2, r6
 800a9fa:	4641      	mov	r1, r8
 800a9fc:	f000 faa6 	bl	800af4c <memmove>
 800aa00:	68a3      	ldr	r3, [r4, #8]
 800aa02:	1b9b      	subs	r3, r3, r6
 800aa04:	60a3      	str	r3, [r4, #8]
 800aa06:	6823      	ldr	r3, [r4, #0]
 800aa08:	4433      	add	r3, r6
 800aa0a:	6023      	str	r3, [r4, #0]
 800aa0c:	2000      	movs	r0, #0
 800aa0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa12:	462a      	mov	r2, r5
 800aa14:	f000 fac4 	bl	800afa0 <_realloc_r>
 800aa18:	4606      	mov	r6, r0
 800aa1a:	2800      	cmp	r0, #0
 800aa1c:	d1e0      	bne.n	800a9e0 <__ssputs_r+0x5c>
 800aa1e:	6921      	ldr	r1, [r4, #16]
 800aa20:	4650      	mov	r0, sl
 800aa22:	f7ff feb7 	bl	800a794 <_free_r>
 800aa26:	230c      	movs	r3, #12
 800aa28:	f8ca 3000 	str.w	r3, [sl]
 800aa2c:	89a3      	ldrh	r3, [r4, #12]
 800aa2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa32:	81a3      	strh	r3, [r4, #12]
 800aa34:	f04f 30ff 	mov.w	r0, #4294967295
 800aa38:	e7e9      	b.n	800aa0e <__ssputs_r+0x8a>
	...

0800aa3c <_svfiprintf_r>:
 800aa3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa40:	4698      	mov	r8, r3
 800aa42:	898b      	ldrh	r3, [r1, #12]
 800aa44:	061b      	lsls	r3, r3, #24
 800aa46:	b09d      	sub	sp, #116	@ 0x74
 800aa48:	4607      	mov	r7, r0
 800aa4a:	460d      	mov	r5, r1
 800aa4c:	4614      	mov	r4, r2
 800aa4e:	d510      	bpl.n	800aa72 <_svfiprintf_r+0x36>
 800aa50:	690b      	ldr	r3, [r1, #16]
 800aa52:	b973      	cbnz	r3, 800aa72 <_svfiprintf_r+0x36>
 800aa54:	2140      	movs	r1, #64	@ 0x40
 800aa56:	f7ff ff09 	bl	800a86c <_malloc_r>
 800aa5a:	6028      	str	r0, [r5, #0]
 800aa5c:	6128      	str	r0, [r5, #16]
 800aa5e:	b930      	cbnz	r0, 800aa6e <_svfiprintf_r+0x32>
 800aa60:	230c      	movs	r3, #12
 800aa62:	603b      	str	r3, [r7, #0]
 800aa64:	f04f 30ff 	mov.w	r0, #4294967295
 800aa68:	b01d      	add	sp, #116	@ 0x74
 800aa6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa6e:	2340      	movs	r3, #64	@ 0x40
 800aa70:	616b      	str	r3, [r5, #20]
 800aa72:	2300      	movs	r3, #0
 800aa74:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa76:	2320      	movs	r3, #32
 800aa78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aa7c:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa80:	2330      	movs	r3, #48	@ 0x30
 800aa82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ac20 <_svfiprintf_r+0x1e4>
 800aa86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aa8a:	f04f 0901 	mov.w	r9, #1
 800aa8e:	4623      	mov	r3, r4
 800aa90:	469a      	mov	sl, r3
 800aa92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa96:	b10a      	cbz	r2, 800aa9c <_svfiprintf_r+0x60>
 800aa98:	2a25      	cmp	r2, #37	@ 0x25
 800aa9a:	d1f9      	bne.n	800aa90 <_svfiprintf_r+0x54>
 800aa9c:	ebba 0b04 	subs.w	fp, sl, r4
 800aaa0:	d00b      	beq.n	800aaba <_svfiprintf_r+0x7e>
 800aaa2:	465b      	mov	r3, fp
 800aaa4:	4622      	mov	r2, r4
 800aaa6:	4629      	mov	r1, r5
 800aaa8:	4638      	mov	r0, r7
 800aaaa:	f7ff ff6b 	bl	800a984 <__ssputs_r>
 800aaae:	3001      	adds	r0, #1
 800aab0:	f000 80a7 	beq.w	800ac02 <_svfiprintf_r+0x1c6>
 800aab4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aab6:	445a      	add	r2, fp
 800aab8:	9209      	str	r2, [sp, #36]	@ 0x24
 800aaba:	f89a 3000 	ldrb.w	r3, [sl]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	f000 809f 	beq.w	800ac02 <_svfiprintf_r+0x1c6>
 800aac4:	2300      	movs	r3, #0
 800aac6:	f04f 32ff 	mov.w	r2, #4294967295
 800aaca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aace:	f10a 0a01 	add.w	sl, sl, #1
 800aad2:	9304      	str	r3, [sp, #16]
 800aad4:	9307      	str	r3, [sp, #28]
 800aad6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aada:	931a      	str	r3, [sp, #104]	@ 0x68
 800aadc:	4654      	mov	r4, sl
 800aade:	2205      	movs	r2, #5
 800aae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aae4:	484e      	ldr	r0, [pc, #312]	@ (800ac20 <_svfiprintf_r+0x1e4>)
 800aae6:	f7f5 fba3 	bl	8000230 <memchr>
 800aaea:	9a04      	ldr	r2, [sp, #16]
 800aaec:	b9d8      	cbnz	r0, 800ab26 <_svfiprintf_r+0xea>
 800aaee:	06d0      	lsls	r0, r2, #27
 800aaf0:	bf44      	itt	mi
 800aaf2:	2320      	movmi	r3, #32
 800aaf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aaf8:	0711      	lsls	r1, r2, #28
 800aafa:	bf44      	itt	mi
 800aafc:	232b      	movmi	r3, #43	@ 0x2b
 800aafe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab02:	f89a 3000 	ldrb.w	r3, [sl]
 800ab06:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab08:	d015      	beq.n	800ab36 <_svfiprintf_r+0xfa>
 800ab0a:	9a07      	ldr	r2, [sp, #28]
 800ab0c:	4654      	mov	r4, sl
 800ab0e:	2000      	movs	r0, #0
 800ab10:	f04f 0c0a 	mov.w	ip, #10
 800ab14:	4621      	mov	r1, r4
 800ab16:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab1a:	3b30      	subs	r3, #48	@ 0x30
 800ab1c:	2b09      	cmp	r3, #9
 800ab1e:	d94b      	bls.n	800abb8 <_svfiprintf_r+0x17c>
 800ab20:	b1b0      	cbz	r0, 800ab50 <_svfiprintf_r+0x114>
 800ab22:	9207      	str	r2, [sp, #28]
 800ab24:	e014      	b.n	800ab50 <_svfiprintf_r+0x114>
 800ab26:	eba0 0308 	sub.w	r3, r0, r8
 800ab2a:	fa09 f303 	lsl.w	r3, r9, r3
 800ab2e:	4313      	orrs	r3, r2
 800ab30:	9304      	str	r3, [sp, #16]
 800ab32:	46a2      	mov	sl, r4
 800ab34:	e7d2      	b.n	800aadc <_svfiprintf_r+0xa0>
 800ab36:	9b03      	ldr	r3, [sp, #12]
 800ab38:	1d19      	adds	r1, r3, #4
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	9103      	str	r1, [sp, #12]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	bfbb      	ittet	lt
 800ab42:	425b      	neglt	r3, r3
 800ab44:	f042 0202 	orrlt.w	r2, r2, #2
 800ab48:	9307      	strge	r3, [sp, #28]
 800ab4a:	9307      	strlt	r3, [sp, #28]
 800ab4c:	bfb8      	it	lt
 800ab4e:	9204      	strlt	r2, [sp, #16]
 800ab50:	7823      	ldrb	r3, [r4, #0]
 800ab52:	2b2e      	cmp	r3, #46	@ 0x2e
 800ab54:	d10a      	bne.n	800ab6c <_svfiprintf_r+0x130>
 800ab56:	7863      	ldrb	r3, [r4, #1]
 800ab58:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab5a:	d132      	bne.n	800abc2 <_svfiprintf_r+0x186>
 800ab5c:	9b03      	ldr	r3, [sp, #12]
 800ab5e:	1d1a      	adds	r2, r3, #4
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	9203      	str	r2, [sp, #12]
 800ab64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ab68:	3402      	adds	r4, #2
 800ab6a:	9305      	str	r3, [sp, #20]
 800ab6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ac30 <_svfiprintf_r+0x1f4>
 800ab70:	7821      	ldrb	r1, [r4, #0]
 800ab72:	2203      	movs	r2, #3
 800ab74:	4650      	mov	r0, sl
 800ab76:	f7f5 fb5b 	bl	8000230 <memchr>
 800ab7a:	b138      	cbz	r0, 800ab8c <_svfiprintf_r+0x150>
 800ab7c:	9b04      	ldr	r3, [sp, #16]
 800ab7e:	eba0 000a 	sub.w	r0, r0, sl
 800ab82:	2240      	movs	r2, #64	@ 0x40
 800ab84:	4082      	lsls	r2, r0
 800ab86:	4313      	orrs	r3, r2
 800ab88:	3401      	adds	r4, #1
 800ab8a:	9304      	str	r3, [sp, #16]
 800ab8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab90:	4824      	ldr	r0, [pc, #144]	@ (800ac24 <_svfiprintf_r+0x1e8>)
 800ab92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ab96:	2206      	movs	r2, #6
 800ab98:	f7f5 fb4a 	bl	8000230 <memchr>
 800ab9c:	2800      	cmp	r0, #0
 800ab9e:	d036      	beq.n	800ac0e <_svfiprintf_r+0x1d2>
 800aba0:	4b21      	ldr	r3, [pc, #132]	@ (800ac28 <_svfiprintf_r+0x1ec>)
 800aba2:	bb1b      	cbnz	r3, 800abec <_svfiprintf_r+0x1b0>
 800aba4:	9b03      	ldr	r3, [sp, #12]
 800aba6:	3307      	adds	r3, #7
 800aba8:	f023 0307 	bic.w	r3, r3, #7
 800abac:	3308      	adds	r3, #8
 800abae:	9303      	str	r3, [sp, #12]
 800abb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abb2:	4433      	add	r3, r6
 800abb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800abb6:	e76a      	b.n	800aa8e <_svfiprintf_r+0x52>
 800abb8:	fb0c 3202 	mla	r2, ip, r2, r3
 800abbc:	460c      	mov	r4, r1
 800abbe:	2001      	movs	r0, #1
 800abc0:	e7a8      	b.n	800ab14 <_svfiprintf_r+0xd8>
 800abc2:	2300      	movs	r3, #0
 800abc4:	3401      	adds	r4, #1
 800abc6:	9305      	str	r3, [sp, #20]
 800abc8:	4619      	mov	r1, r3
 800abca:	f04f 0c0a 	mov.w	ip, #10
 800abce:	4620      	mov	r0, r4
 800abd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abd4:	3a30      	subs	r2, #48	@ 0x30
 800abd6:	2a09      	cmp	r2, #9
 800abd8:	d903      	bls.n	800abe2 <_svfiprintf_r+0x1a6>
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d0c6      	beq.n	800ab6c <_svfiprintf_r+0x130>
 800abde:	9105      	str	r1, [sp, #20]
 800abe0:	e7c4      	b.n	800ab6c <_svfiprintf_r+0x130>
 800abe2:	fb0c 2101 	mla	r1, ip, r1, r2
 800abe6:	4604      	mov	r4, r0
 800abe8:	2301      	movs	r3, #1
 800abea:	e7f0      	b.n	800abce <_svfiprintf_r+0x192>
 800abec:	ab03      	add	r3, sp, #12
 800abee:	9300      	str	r3, [sp, #0]
 800abf0:	462a      	mov	r2, r5
 800abf2:	4b0e      	ldr	r3, [pc, #56]	@ (800ac2c <_svfiprintf_r+0x1f0>)
 800abf4:	a904      	add	r1, sp, #16
 800abf6:	4638      	mov	r0, r7
 800abf8:	f3af 8000 	nop.w
 800abfc:	1c42      	adds	r2, r0, #1
 800abfe:	4606      	mov	r6, r0
 800ac00:	d1d6      	bne.n	800abb0 <_svfiprintf_r+0x174>
 800ac02:	89ab      	ldrh	r3, [r5, #12]
 800ac04:	065b      	lsls	r3, r3, #25
 800ac06:	f53f af2d 	bmi.w	800aa64 <_svfiprintf_r+0x28>
 800ac0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ac0c:	e72c      	b.n	800aa68 <_svfiprintf_r+0x2c>
 800ac0e:	ab03      	add	r3, sp, #12
 800ac10:	9300      	str	r3, [sp, #0]
 800ac12:	462a      	mov	r2, r5
 800ac14:	4b05      	ldr	r3, [pc, #20]	@ (800ac2c <_svfiprintf_r+0x1f0>)
 800ac16:	a904      	add	r1, sp, #16
 800ac18:	4638      	mov	r0, r7
 800ac1a:	f000 f879 	bl	800ad10 <_printf_i>
 800ac1e:	e7ed      	b.n	800abfc <_svfiprintf_r+0x1c0>
 800ac20:	0800b140 	.word	0x0800b140
 800ac24:	0800b14a 	.word	0x0800b14a
 800ac28:	00000000 	.word	0x00000000
 800ac2c:	0800a985 	.word	0x0800a985
 800ac30:	0800b146 	.word	0x0800b146

0800ac34 <_printf_common>:
 800ac34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac38:	4616      	mov	r6, r2
 800ac3a:	4698      	mov	r8, r3
 800ac3c:	688a      	ldr	r2, [r1, #8]
 800ac3e:	690b      	ldr	r3, [r1, #16]
 800ac40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ac44:	4293      	cmp	r3, r2
 800ac46:	bfb8      	it	lt
 800ac48:	4613      	movlt	r3, r2
 800ac4a:	6033      	str	r3, [r6, #0]
 800ac4c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ac50:	4607      	mov	r7, r0
 800ac52:	460c      	mov	r4, r1
 800ac54:	b10a      	cbz	r2, 800ac5a <_printf_common+0x26>
 800ac56:	3301      	adds	r3, #1
 800ac58:	6033      	str	r3, [r6, #0]
 800ac5a:	6823      	ldr	r3, [r4, #0]
 800ac5c:	0699      	lsls	r1, r3, #26
 800ac5e:	bf42      	ittt	mi
 800ac60:	6833      	ldrmi	r3, [r6, #0]
 800ac62:	3302      	addmi	r3, #2
 800ac64:	6033      	strmi	r3, [r6, #0]
 800ac66:	6825      	ldr	r5, [r4, #0]
 800ac68:	f015 0506 	ands.w	r5, r5, #6
 800ac6c:	d106      	bne.n	800ac7c <_printf_common+0x48>
 800ac6e:	f104 0a19 	add.w	sl, r4, #25
 800ac72:	68e3      	ldr	r3, [r4, #12]
 800ac74:	6832      	ldr	r2, [r6, #0]
 800ac76:	1a9b      	subs	r3, r3, r2
 800ac78:	42ab      	cmp	r3, r5
 800ac7a:	dc26      	bgt.n	800acca <_printf_common+0x96>
 800ac7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ac80:	6822      	ldr	r2, [r4, #0]
 800ac82:	3b00      	subs	r3, #0
 800ac84:	bf18      	it	ne
 800ac86:	2301      	movne	r3, #1
 800ac88:	0692      	lsls	r2, r2, #26
 800ac8a:	d42b      	bmi.n	800ace4 <_printf_common+0xb0>
 800ac8c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ac90:	4641      	mov	r1, r8
 800ac92:	4638      	mov	r0, r7
 800ac94:	47c8      	blx	r9
 800ac96:	3001      	adds	r0, #1
 800ac98:	d01e      	beq.n	800acd8 <_printf_common+0xa4>
 800ac9a:	6823      	ldr	r3, [r4, #0]
 800ac9c:	6922      	ldr	r2, [r4, #16]
 800ac9e:	f003 0306 	and.w	r3, r3, #6
 800aca2:	2b04      	cmp	r3, #4
 800aca4:	bf02      	ittt	eq
 800aca6:	68e5      	ldreq	r5, [r4, #12]
 800aca8:	6833      	ldreq	r3, [r6, #0]
 800acaa:	1aed      	subeq	r5, r5, r3
 800acac:	68a3      	ldr	r3, [r4, #8]
 800acae:	bf0c      	ite	eq
 800acb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800acb4:	2500      	movne	r5, #0
 800acb6:	4293      	cmp	r3, r2
 800acb8:	bfc4      	itt	gt
 800acba:	1a9b      	subgt	r3, r3, r2
 800acbc:	18ed      	addgt	r5, r5, r3
 800acbe:	2600      	movs	r6, #0
 800acc0:	341a      	adds	r4, #26
 800acc2:	42b5      	cmp	r5, r6
 800acc4:	d11a      	bne.n	800acfc <_printf_common+0xc8>
 800acc6:	2000      	movs	r0, #0
 800acc8:	e008      	b.n	800acdc <_printf_common+0xa8>
 800acca:	2301      	movs	r3, #1
 800accc:	4652      	mov	r2, sl
 800acce:	4641      	mov	r1, r8
 800acd0:	4638      	mov	r0, r7
 800acd2:	47c8      	blx	r9
 800acd4:	3001      	adds	r0, #1
 800acd6:	d103      	bne.n	800ace0 <_printf_common+0xac>
 800acd8:	f04f 30ff 	mov.w	r0, #4294967295
 800acdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ace0:	3501      	adds	r5, #1
 800ace2:	e7c6      	b.n	800ac72 <_printf_common+0x3e>
 800ace4:	18e1      	adds	r1, r4, r3
 800ace6:	1c5a      	adds	r2, r3, #1
 800ace8:	2030      	movs	r0, #48	@ 0x30
 800acea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800acee:	4422      	add	r2, r4
 800acf0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800acf4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800acf8:	3302      	adds	r3, #2
 800acfa:	e7c7      	b.n	800ac8c <_printf_common+0x58>
 800acfc:	2301      	movs	r3, #1
 800acfe:	4622      	mov	r2, r4
 800ad00:	4641      	mov	r1, r8
 800ad02:	4638      	mov	r0, r7
 800ad04:	47c8      	blx	r9
 800ad06:	3001      	adds	r0, #1
 800ad08:	d0e6      	beq.n	800acd8 <_printf_common+0xa4>
 800ad0a:	3601      	adds	r6, #1
 800ad0c:	e7d9      	b.n	800acc2 <_printf_common+0x8e>
	...

0800ad10 <_printf_i>:
 800ad10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad14:	7e0f      	ldrb	r7, [r1, #24]
 800ad16:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ad18:	2f78      	cmp	r7, #120	@ 0x78
 800ad1a:	4691      	mov	r9, r2
 800ad1c:	4680      	mov	r8, r0
 800ad1e:	460c      	mov	r4, r1
 800ad20:	469a      	mov	sl, r3
 800ad22:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ad26:	d807      	bhi.n	800ad38 <_printf_i+0x28>
 800ad28:	2f62      	cmp	r7, #98	@ 0x62
 800ad2a:	d80a      	bhi.n	800ad42 <_printf_i+0x32>
 800ad2c:	2f00      	cmp	r7, #0
 800ad2e:	f000 80d1 	beq.w	800aed4 <_printf_i+0x1c4>
 800ad32:	2f58      	cmp	r7, #88	@ 0x58
 800ad34:	f000 80b8 	beq.w	800aea8 <_printf_i+0x198>
 800ad38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad3c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ad40:	e03a      	b.n	800adb8 <_printf_i+0xa8>
 800ad42:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ad46:	2b15      	cmp	r3, #21
 800ad48:	d8f6      	bhi.n	800ad38 <_printf_i+0x28>
 800ad4a:	a101      	add	r1, pc, #4	@ (adr r1, 800ad50 <_printf_i+0x40>)
 800ad4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ad50:	0800ada9 	.word	0x0800ada9
 800ad54:	0800adbd 	.word	0x0800adbd
 800ad58:	0800ad39 	.word	0x0800ad39
 800ad5c:	0800ad39 	.word	0x0800ad39
 800ad60:	0800ad39 	.word	0x0800ad39
 800ad64:	0800ad39 	.word	0x0800ad39
 800ad68:	0800adbd 	.word	0x0800adbd
 800ad6c:	0800ad39 	.word	0x0800ad39
 800ad70:	0800ad39 	.word	0x0800ad39
 800ad74:	0800ad39 	.word	0x0800ad39
 800ad78:	0800ad39 	.word	0x0800ad39
 800ad7c:	0800aebb 	.word	0x0800aebb
 800ad80:	0800ade7 	.word	0x0800ade7
 800ad84:	0800ae75 	.word	0x0800ae75
 800ad88:	0800ad39 	.word	0x0800ad39
 800ad8c:	0800ad39 	.word	0x0800ad39
 800ad90:	0800aedd 	.word	0x0800aedd
 800ad94:	0800ad39 	.word	0x0800ad39
 800ad98:	0800ade7 	.word	0x0800ade7
 800ad9c:	0800ad39 	.word	0x0800ad39
 800ada0:	0800ad39 	.word	0x0800ad39
 800ada4:	0800ae7d 	.word	0x0800ae7d
 800ada8:	6833      	ldr	r3, [r6, #0]
 800adaa:	1d1a      	adds	r2, r3, #4
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	6032      	str	r2, [r6, #0]
 800adb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800adb4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800adb8:	2301      	movs	r3, #1
 800adba:	e09c      	b.n	800aef6 <_printf_i+0x1e6>
 800adbc:	6833      	ldr	r3, [r6, #0]
 800adbe:	6820      	ldr	r0, [r4, #0]
 800adc0:	1d19      	adds	r1, r3, #4
 800adc2:	6031      	str	r1, [r6, #0]
 800adc4:	0606      	lsls	r6, r0, #24
 800adc6:	d501      	bpl.n	800adcc <_printf_i+0xbc>
 800adc8:	681d      	ldr	r5, [r3, #0]
 800adca:	e003      	b.n	800add4 <_printf_i+0xc4>
 800adcc:	0645      	lsls	r5, r0, #25
 800adce:	d5fb      	bpl.n	800adc8 <_printf_i+0xb8>
 800add0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800add4:	2d00      	cmp	r5, #0
 800add6:	da03      	bge.n	800ade0 <_printf_i+0xd0>
 800add8:	232d      	movs	r3, #45	@ 0x2d
 800adda:	426d      	negs	r5, r5
 800addc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ade0:	4858      	ldr	r0, [pc, #352]	@ (800af44 <_printf_i+0x234>)
 800ade2:	230a      	movs	r3, #10
 800ade4:	e011      	b.n	800ae0a <_printf_i+0xfa>
 800ade6:	6821      	ldr	r1, [r4, #0]
 800ade8:	6833      	ldr	r3, [r6, #0]
 800adea:	0608      	lsls	r0, r1, #24
 800adec:	f853 5b04 	ldr.w	r5, [r3], #4
 800adf0:	d402      	bmi.n	800adf8 <_printf_i+0xe8>
 800adf2:	0649      	lsls	r1, r1, #25
 800adf4:	bf48      	it	mi
 800adf6:	b2ad      	uxthmi	r5, r5
 800adf8:	2f6f      	cmp	r7, #111	@ 0x6f
 800adfa:	4852      	ldr	r0, [pc, #328]	@ (800af44 <_printf_i+0x234>)
 800adfc:	6033      	str	r3, [r6, #0]
 800adfe:	bf14      	ite	ne
 800ae00:	230a      	movne	r3, #10
 800ae02:	2308      	moveq	r3, #8
 800ae04:	2100      	movs	r1, #0
 800ae06:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ae0a:	6866      	ldr	r6, [r4, #4]
 800ae0c:	60a6      	str	r6, [r4, #8]
 800ae0e:	2e00      	cmp	r6, #0
 800ae10:	db05      	blt.n	800ae1e <_printf_i+0x10e>
 800ae12:	6821      	ldr	r1, [r4, #0]
 800ae14:	432e      	orrs	r6, r5
 800ae16:	f021 0104 	bic.w	r1, r1, #4
 800ae1a:	6021      	str	r1, [r4, #0]
 800ae1c:	d04b      	beq.n	800aeb6 <_printf_i+0x1a6>
 800ae1e:	4616      	mov	r6, r2
 800ae20:	fbb5 f1f3 	udiv	r1, r5, r3
 800ae24:	fb03 5711 	mls	r7, r3, r1, r5
 800ae28:	5dc7      	ldrb	r7, [r0, r7]
 800ae2a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ae2e:	462f      	mov	r7, r5
 800ae30:	42bb      	cmp	r3, r7
 800ae32:	460d      	mov	r5, r1
 800ae34:	d9f4      	bls.n	800ae20 <_printf_i+0x110>
 800ae36:	2b08      	cmp	r3, #8
 800ae38:	d10b      	bne.n	800ae52 <_printf_i+0x142>
 800ae3a:	6823      	ldr	r3, [r4, #0]
 800ae3c:	07df      	lsls	r7, r3, #31
 800ae3e:	d508      	bpl.n	800ae52 <_printf_i+0x142>
 800ae40:	6923      	ldr	r3, [r4, #16]
 800ae42:	6861      	ldr	r1, [r4, #4]
 800ae44:	4299      	cmp	r1, r3
 800ae46:	bfde      	ittt	le
 800ae48:	2330      	movle	r3, #48	@ 0x30
 800ae4a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ae4e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ae52:	1b92      	subs	r2, r2, r6
 800ae54:	6122      	str	r2, [r4, #16]
 800ae56:	f8cd a000 	str.w	sl, [sp]
 800ae5a:	464b      	mov	r3, r9
 800ae5c:	aa03      	add	r2, sp, #12
 800ae5e:	4621      	mov	r1, r4
 800ae60:	4640      	mov	r0, r8
 800ae62:	f7ff fee7 	bl	800ac34 <_printf_common>
 800ae66:	3001      	adds	r0, #1
 800ae68:	d14a      	bne.n	800af00 <_printf_i+0x1f0>
 800ae6a:	f04f 30ff 	mov.w	r0, #4294967295
 800ae6e:	b004      	add	sp, #16
 800ae70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae74:	6823      	ldr	r3, [r4, #0]
 800ae76:	f043 0320 	orr.w	r3, r3, #32
 800ae7a:	6023      	str	r3, [r4, #0]
 800ae7c:	4832      	ldr	r0, [pc, #200]	@ (800af48 <_printf_i+0x238>)
 800ae7e:	2778      	movs	r7, #120	@ 0x78
 800ae80:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ae84:	6823      	ldr	r3, [r4, #0]
 800ae86:	6831      	ldr	r1, [r6, #0]
 800ae88:	061f      	lsls	r7, r3, #24
 800ae8a:	f851 5b04 	ldr.w	r5, [r1], #4
 800ae8e:	d402      	bmi.n	800ae96 <_printf_i+0x186>
 800ae90:	065f      	lsls	r7, r3, #25
 800ae92:	bf48      	it	mi
 800ae94:	b2ad      	uxthmi	r5, r5
 800ae96:	6031      	str	r1, [r6, #0]
 800ae98:	07d9      	lsls	r1, r3, #31
 800ae9a:	bf44      	itt	mi
 800ae9c:	f043 0320 	orrmi.w	r3, r3, #32
 800aea0:	6023      	strmi	r3, [r4, #0]
 800aea2:	b11d      	cbz	r5, 800aeac <_printf_i+0x19c>
 800aea4:	2310      	movs	r3, #16
 800aea6:	e7ad      	b.n	800ae04 <_printf_i+0xf4>
 800aea8:	4826      	ldr	r0, [pc, #152]	@ (800af44 <_printf_i+0x234>)
 800aeaa:	e7e9      	b.n	800ae80 <_printf_i+0x170>
 800aeac:	6823      	ldr	r3, [r4, #0]
 800aeae:	f023 0320 	bic.w	r3, r3, #32
 800aeb2:	6023      	str	r3, [r4, #0]
 800aeb4:	e7f6      	b.n	800aea4 <_printf_i+0x194>
 800aeb6:	4616      	mov	r6, r2
 800aeb8:	e7bd      	b.n	800ae36 <_printf_i+0x126>
 800aeba:	6833      	ldr	r3, [r6, #0]
 800aebc:	6825      	ldr	r5, [r4, #0]
 800aebe:	6961      	ldr	r1, [r4, #20]
 800aec0:	1d18      	adds	r0, r3, #4
 800aec2:	6030      	str	r0, [r6, #0]
 800aec4:	062e      	lsls	r6, r5, #24
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	d501      	bpl.n	800aece <_printf_i+0x1be>
 800aeca:	6019      	str	r1, [r3, #0]
 800aecc:	e002      	b.n	800aed4 <_printf_i+0x1c4>
 800aece:	0668      	lsls	r0, r5, #25
 800aed0:	d5fb      	bpl.n	800aeca <_printf_i+0x1ba>
 800aed2:	8019      	strh	r1, [r3, #0]
 800aed4:	2300      	movs	r3, #0
 800aed6:	6123      	str	r3, [r4, #16]
 800aed8:	4616      	mov	r6, r2
 800aeda:	e7bc      	b.n	800ae56 <_printf_i+0x146>
 800aedc:	6833      	ldr	r3, [r6, #0]
 800aede:	1d1a      	adds	r2, r3, #4
 800aee0:	6032      	str	r2, [r6, #0]
 800aee2:	681e      	ldr	r6, [r3, #0]
 800aee4:	6862      	ldr	r2, [r4, #4]
 800aee6:	2100      	movs	r1, #0
 800aee8:	4630      	mov	r0, r6
 800aeea:	f7f5 f9a1 	bl	8000230 <memchr>
 800aeee:	b108      	cbz	r0, 800aef4 <_printf_i+0x1e4>
 800aef0:	1b80      	subs	r0, r0, r6
 800aef2:	6060      	str	r0, [r4, #4]
 800aef4:	6863      	ldr	r3, [r4, #4]
 800aef6:	6123      	str	r3, [r4, #16]
 800aef8:	2300      	movs	r3, #0
 800aefa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aefe:	e7aa      	b.n	800ae56 <_printf_i+0x146>
 800af00:	6923      	ldr	r3, [r4, #16]
 800af02:	4632      	mov	r2, r6
 800af04:	4649      	mov	r1, r9
 800af06:	4640      	mov	r0, r8
 800af08:	47d0      	blx	sl
 800af0a:	3001      	adds	r0, #1
 800af0c:	d0ad      	beq.n	800ae6a <_printf_i+0x15a>
 800af0e:	6823      	ldr	r3, [r4, #0]
 800af10:	079b      	lsls	r3, r3, #30
 800af12:	d413      	bmi.n	800af3c <_printf_i+0x22c>
 800af14:	68e0      	ldr	r0, [r4, #12]
 800af16:	9b03      	ldr	r3, [sp, #12]
 800af18:	4298      	cmp	r0, r3
 800af1a:	bfb8      	it	lt
 800af1c:	4618      	movlt	r0, r3
 800af1e:	e7a6      	b.n	800ae6e <_printf_i+0x15e>
 800af20:	2301      	movs	r3, #1
 800af22:	4632      	mov	r2, r6
 800af24:	4649      	mov	r1, r9
 800af26:	4640      	mov	r0, r8
 800af28:	47d0      	blx	sl
 800af2a:	3001      	adds	r0, #1
 800af2c:	d09d      	beq.n	800ae6a <_printf_i+0x15a>
 800af2e:	3501      	adds	r5, #1
 800af30:	68e3      	ldr	r3, [r4, #12]
 800af32:	9903      	ldr	r1, [sp, #12]
 800af34:	1a5b      	subs	r3, r3, r1
 800af36:	42ab      	cmp	r3, r5
 800af38:	dcf2      	bgt.n	800af20 <_printf_i+0x210>
 800af3a:	e7eb      	b.n	800af14 <_printf_i+0x204>
 800af3c:	2500      	movs	r5, #0
 800af3e:	f104 0619 	add.w	r6, r4, #25
 800af42:	e7f5      	b.n	800af30 <_printf_i+0x220>
 800af44:	0800b151 	.word	0x0800b151
 800af48:	0800b162 	.word	0x0800b162

0800af4c <memmove>:
 800af4c:	4288      	cmp	r0, r1
 800af4e:	b510      	push	{r4, lr}
 800af50:	eb01 0402 	add.w	r4, r1, r2
 800af54:	d902      	bls.n	800af5c <memmove+0x10>
 800af56:	4284      	cmp	r4, r0
 800af58:	4623      	mov	r3, r4
 800af5a:	d807      	bhi.n	800af6c <memmove+0x20>
 800af5c:	1e43      	subs	r3, r0, #1
 800af5e:	42a1      	cmp	r1, r4
 800af60:	d008      	beq.n	800af74 <memmove+0x28>
 800af62:	f811 2b01 	ldrb.w	r2, [r1], #1
 800af66:	f803 2f01 	strb.w	r2, [r3, #1]!
 800af6a:	e7f8      	b.n	800af5e <memmove+0x12>
 800af6c:	4402      	add	r2, r0
 800af6e:	4601      	mov	r1, r0
 800af70:	428a      	cmp	r2, r1
 800af72:	d100      	bne.n	800af76 <memmove+0x2a>
 800af74:	bd10      	pop	{r4, pc}
 800af76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800af7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800af7e:	e7f7      	b.n	800af70 <memmove+0x24>

0800af80 <_sbrk_r>:
 800af80:	b538      	push	{r3, r4, r5, lr}
 800af82:	4d06      	ldr	r5, [pc, #24]	@ (800af9c <_sbrk_r+0x1c>)
 800af84:	2300      	movs	r3, #0
 800af86:	4604      	mov	r4, r0
 800af88:	4608      	mov	r0, r1
 800af8a:	602b      	str	r3, [r5, #0]
 800af8c:	f7f5 fe58 	bl	8000c40 <_sbrk>
 800af90:	1c43      	adds	r3, r0, #1
 800af92:	d102      	bne.n	800af9a <_sbrk_r+0x1a>
 800af94:	682b      	ldr	r3, [r5, #0]
 800af96:	b103      	cbz	r3, 800af9a <_sbrk_r+0x1a>
 800af98:	6023      	str	r3, [r4, #0]
 800af9a:	bd38      	pop	{r3, r4, r5, pc}
 800af9c:	20002224 	.word	0x20002224

0800afa0 <_realloc_r>:
 800afa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afa4:	4607      	mov	r7, r0
 800afa6:	4614      	mov	r4, r2
 800afa8:	460d      	mov	r5, r1
 800afaa:	b921      	cbnz	r1, 800afb6 <_realloc_r+0x16>
 800afac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800afb0:	4611      	mov	r1, r2
 800afb2:	f7ff bc5b 	b.w	800a86c <_malloc_r>
 800afb6:	b92a      	cbnz	r2, 800afc4 <_realloc_r+0x24>
 800afb8:	f7ff fbec 	bl	800a794 <_free_r>
 800afbc:	4625      	mov	r5, r4
 800afbe:	4628      	mov	r0, r5
 800afc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afc4:	f000 f81a 	bl	800affc <_malloc_usable_size_r>
 800afc8:	4284      	cmp	r4, r0
 800afca:	4606      	mov	r6, r0
 800afcc:	d802      	bhi.n	800afd4 <_realloc_r+0x34>
 800afce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800afd2:	d8f4      	bhi.n	800afbe <_realloc_r+0x1e>
 800afd4:	4621      	mov	r1, r4
 800afd6:	4638      	mov	r0, r7
 800afd8:	f7ff fc48 	bl	800a86c <_malloc_r>
 800afdc:	4680      	mov	r8, r0
 800afde:	b908      	cbnz	r0, 800afe4 <_realloc_r+0x44>
 800afe0:	4645      	mov	r5, r8
 800afe2:	e7ec      	b.n	800afbe <_realloc_r+0x1e>
 800afe4:	42b4      	cmp	r4, r6
 800afe6:	4622      	mov	r2, r4
 800afe8:	4629      	mov	r1, r5
 800afea:	bf28      	it	cs
 800afec:	4632      	movcs	r2, r6
 800afee:	f7ff fbc3 	bl	800a778 <memcpy>
 800aff2:	4629      	mov	r1, r5
 800aff4:	4638      	mov	r0, r7
 800aff6:	f7ff fbcd 	bl	800a794 <_free_r>
 800affa:	e7f1      	b.n	800afe0 <_realloc_r+0x40>

0800affc <_malloc_usable_size_r>:
 800affc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b000:	1f18      	subs	r0, r3, #4
 800b002:	2b00      	cmp	r3, #0
 800b004:	bfbc      	itt	lt
 800b006:	580b      	ldrlt	r3, [r1, r0]
 800b008:	18c0      	addlt	r0, r0, r3
 800b00a:	4770      	bx	lr

0800b00c <_init>:
 800b00c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b00e:	bf00      	nop
 800b010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b012:	bc08      	pop	{r3}
 800b014:	469e      	mov	lr, r3
 800b016:	4770      	bx	lr

0800b018 <_fini>:
 800b018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b01a:	bf00      	nop
 800b01c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b01e:	bc08      	pop	{r3}
 800b020:	469e      	mov	lr, r3
 800b022:	4770      	bx	lr
