// Seed: 1115835424
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output wand id_2,
    output supply1 id_3,
    output uwire id_4,
    input wor id_5,
    output wire id_6
);
  genvar id_8;
  wire id_9;
  id_10(
      1, 1, 1
  );
  always @(*) begin : LABEL_0
    #1;
    wait (id_8);
  end
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1
    , id_9,
    output wor id_2
    , id_10,
    input tri0 id_3,
    input wand id_4,
    input wand id_5,
    input wire id_6,
    output supply0 id_7
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_1,
      id_1,
      id_5,
      id_1
  );
endmodule
