{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753136991958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753136991968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 21 15:29:51 2025 " "Processing started: Mon Jul 21 15:29:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753136991968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753136991968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753136991968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753136992400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753136992400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_rc4_solution.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_rc4_solution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753137006575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753137006575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_memory-SYN " "Found design unit 1: s_memory-SYN" {  } { { "s_memory.vhd" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/s_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753137006854 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.vhd" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/s_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753137006854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753137006854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk simple_rc4_solution.sv(25) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(25): created implicit net for \"clk\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137006854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_address simple_rc4_solution.sv(28) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(28): created implicit net for \"s_address\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137006854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_data simple_rc4_solution.sv(29) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(29): created implicit net for \"s_data\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137006855 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_wren simple_rc4_solution.sv(30) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(30): created implicit net for \"s_wren\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137006855 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done simple_rc4_solution.sv(31) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(31): created implicit net for \"done\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137006855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753137006881 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "secret_key simple_rc4_solution.sv(34) " "Verilog HDL warning at simple_rc4_solution.sv(34): object secret_key used but never assigned" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1753137006882 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(63) " "Verilog HDL assignment warning at simple_rc4_solution.sv(63): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137006882 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(64) " "Verilog HDL assignment warning at simple_rc4_solution.sv(64): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137006882 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(65) " "Verilog HDL assignment warning at simple_rc4_solution.sv(65): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137006882 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(66) " "Verilog HDL assignment warning at simple_rc4_solution.sv(66): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137006882 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(67) " "Verilog HDL assignment warning at simple_rc4_solution.sv(67): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137006883 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(68) " "Verilog HDL assignment warning at simple_rc4_solution.sv(68): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137006883 "|ksa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "secret_key 0 simple_rc4_solution.sv(34) " "Net \"secret_key\" at simple_rc4_solution.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753137006883 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR simple_rc4_solution.sv(4) " "Output port \"LEDR\" at simple_rc4_solution.sv(4) has no driver" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1753137006883 "|ksa"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE task_1.sv(9) " "Verilog HDL Declaration information at task_1.sv(9): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "task_1.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/task_1.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753137006895 ""}
{ "Warning" "WSGN_SEARCH_FILE" "task_1.sv 1 1 " "Using design file task_1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 task_1 " "Found entity 1: task_1" {  } { { "task_1.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/task_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753137006896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1753137006896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task_1 task_1:inst_task_1 " "Elaborating entity \"task_1\" for hierarchy \"task_1:inst_task_1\"" {  } { { "simple_rc4_solution.sv" "inst_task_1" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137006896 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "counter task_1.sv(21) " "Verilog HDL warning at task_1.sv(21): object counter used but never assigned" {  } { { "task_1.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/task_1.sv" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1753137006900 "|ksa|task_1:inst_task_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 task_1.sv(32) " "Verilog HDL assignment warning at task_1.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "task_1.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/task_1.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137006900 "|ksa|task_1:inst_task_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "counter 0 task_1.sv(21) " "Net \"counter\" at task_1.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "task_1.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/task_1.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753137006900 "|ksa|task_1:inst_task_1"}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentdisplaydecoder.v 1 1 " "Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "sevensegmentdisplaydecoder.v" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/sevensegmentdisplaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753137006918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1753137006918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "simple_rc4_solution.sv" "SevenSegmentDisplayDecoder_inst0" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137006920 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CLOCK_50 inst_task_1 " "Port \"CLOCK_50\" does not exist in macrofunction \"inst_task_1\"" {  } { { "simple_rc4_solution.sv" "inst_task_1" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137006962 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s_address_1 inst_task_1 " "Port \"s_address_1\" does not exist in macrofunction \"inst_task_1\"" {  } { { "simple_rc4_solution.sv" "inst_task_1" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137006963 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s_data_1 inst_task_1 " "Port \"s_data_1\" does not exist in macrofunction \"inst_task_1\"" {  } { { "simple_rc4_solution.sv" "inst_task_1" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137006963 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s_wren_1 inst_task_1 " "Port \"s_wren_1\" does not exist in macrofunction \"inst_task_1\"" {  } { { "simple_rc4_solution.sv" "inst_task_1" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137006963 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "task_1_done inst_task_1 " "Port \"task_1_done\" does not exist in macrofunction \"inst_task_1\"" {  } { { "simple_rc4_solution.sv" "inst_task_1" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137006963 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1753137006971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/output_files/rc4.map.smsg " "Generated suppressed messages file D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753137007019 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753137007075 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 21 15:30:07 2025 " "Processing ended: Mon Jul 21 15:30:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753137007075 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753137007075 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753137007075 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753137007075 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753137007716 ""}
