# Reading E:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ravin/Documents/GitHub/fpga_processor {C:/Users/ravin/Documents/GitHub/fpga_processor/BUS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:41 on May 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ravin/Documents/GitHub/fpga_processor" C:/Users/ravin/Documents/GitHub/fpga_processor/BUS.v 
# -- Compiling module BUS
# 
# Top level modules:
# 	BUS
# End time: 14:29:41 on May 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/ravin/Documents/GitHub/fpga_processor/tb/BUS_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:52 on May 24,2021
# vlog -reportprogress 300 -work work C:/Users/ravin/Documents/GitHub/fpga_processor/tb/BUS_tb.v 
# -- Compiling module BUS_tb
# 
# Top level modules:
# 	BUS_tb
# End time: 14:29:52 on May 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.BUS_tb
# vsim work.BUS_tb 
# Start time: 14:29:55 on May 24,2021
# Loading work.BUS_tb
# Loading work.BUS
add wave -position end  sim:/BUS_tb/clock
add wave -position end  sim:/BUS_tb/control
add wave -position end  sim:/BUS_tb/ar
add wave -position end  sim:/BUS_tb/pc
add wave -position end  sim:/BUS_tb/dr
add wave -position end  sim:/BUS_tb/ir
add wave -position end  sim:/BUS_tb/r
add wave -position end  sim:/BUS_tb/ac
add wave -position end  sim:/BUS_tb/dram
add wave -position end  sim:/BUS_tb/iram
add wave -position end  sim:/BUS_tb/data_out
add wave -position end  sim:/BUS_tb/addr
run -all
# Break key hit
# Break in Module BUS_tb at C:/Users/ravin/Documents/GitHub/fpga_processor/tb/BUS_tb.v line 13
# End time: 14:33:13 on May 24,2021, Elapsed time: 0:03:18
# Errors: 0, Warnings: 0
