# RISC CPU Design

## Phase 1

## Phase 2
- [x] Load
    - Load `quartus/datapath_load_tb.v`
    - Load Indexed `tb/datapath/test_datapath.py`
    - Load Immediate `quartus/datapath_load_imm_tb.v`
    - Load Indexed Immediate `tb/datapath/test_datapath.py`
- [x] Store
- [x] ALU Immediates
    - Add
    - And
    - Or
- [x] Branch `tb/datapath/test_datapath.py`
    - Zero
    - Non-zero
    - Positive
    - Negative
- [x] In/Out
- [x] Move HI/LO 
- [ ] Jump: Return and Call
