

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sat Apr 17 18:28:36 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.366 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      328|      329| 1.640 us | 1.645 us |  328|  329|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------------------------------------------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval |                   Pipeline                  |
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |                     Type                    |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------------------------------------------+
        |grp_lstm_fu_200                |lstm                |      316|      317|  1.580 us |  1.585 us |  308|  308| loop rewind(delay=0 initiation interval(s)) |
        |grp_softmax_fu_262             |softmax             |        6|        6| 30.000 ns | 30.000 ns |    1|    1|                   function                  |
        |grp_dense_simple_0_0_1_fu_280  |dense_simple_0_0_1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1|                   function                  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        -|       -|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |       98|   3680|   133737|  280294|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      59|    -|
|Register             |        -|      -|      687|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |       98|   3680|   134424|  280353|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        4|    133|       20|      84|  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        2|     66|       10|      42|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+--------+--------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +-------------------------------+--------------------+---------+-------+--------+--------+-----+
    |grp_dense_simple_0_0_1_fu_280  |dense_simple_0_0_1  |        0|    281|    6048|    8585|    0|
    |grp_lstm_fu_200                |lstm                |       48|   3399|  124702|  252675|    0|
    |grp_softmax_fu_262             |softmax             |       50|      0|    2987|   19034|    0|
    +-------------------------------+--------------------+---------+-------+--------+--------+-----+
    |Total                          |                    |       98|   3680|  133737|  280294|    0|
    +-------------------------------+--------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  59|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |  59|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  13|   0|   13|          0|
    |grp_lstm_fu_200_ap_start_reg     |   1|   0|    1|          0|
    |grp_softmax_fu_262_ap_start_reg  |   1|   0|    1|          0|
    |layer2_out_0_V_reg_534           |  16|   0|   16|          0|
    |layer2_out_10_V_reg_584          |  16|   0|   16|          0|
    |layer2_out_11_V_reg_589          |  16|   0|   16|          0|
    |layer2_out_12_V_reg_594          |  16|   0|   16|          0|
    |layer2_out_13_V_reg_599          |  16|   0|   16|          0|
    |layer2_out_14_V_reg_604          |  16|   0|   16|          0|
    |layer2_out_15_V_reg_609          |  16|   0|   16|          0|
    |layer2_out_16_V_reg_614          |  16|   0|   16|          0|
    |layer2_out_17_V_reg_619          |  16|   0|   16|          0|
    |layer2_out_18_V_reg_624          |  16|   0|   16|          0|
    |layer2_out_19_V_reg_629          |  16|   0|   16|          0|
    |layer2_out_1_V_reg_539           |  16|   0|   16|          0|
    |layer2_out_20_V_reg_634          |  16|   0|   16|          0|
    |layer2_out_21_V_reg_639          |  16|   0|   16|          0|
    |layer2_out_22_V_reg_644          |  16|   0|   16|          0|
    |layer2_out_23_V_reg_649          |  16|   0|   16|          0|
    |layer2_out_24_V_reg_654          |  16|   0|   16|          0|
    |layer2_out_25_V_reg_659          |  16|   0|   16|          0|
    |layer2_out_26_V_reg_664          |  16|   0|   16|          0|
    |layer2_out_27_V_reg_669          |  16|   0|   16|          0|
    |layer2_out_28_V_reg_674          |  16|   0|   16|          0|
    |layer2_out_29_V_reg_679          |  16|   0|   16|          0|
    |layer2_out_2_V_reg_544           |  16|   0|   16|          0|
    |layer2_out_30_V_reg_684          |  16|   0|   16|          0|
    |layer2_out_31_V_reg_689          |  16|   0|   16|          0|
    |layer2_out_3_V_reg_549           |  16|   0|   16|          0|
    |layer2_out_4_V_reg_554           |  16|   0|   16|          0|
    |layer2_out_5_V_reg_559           |  16|   0|   16|          0|
    |layer2_out_6_V_reg_564           |  16|   0|   16|          0|
    |layer2_out_7_V_reg_569           |  16|   0|   16|          0|
    |layer2_out_8_V_reg_574           |  16|   0|   16|          0|
    |layer2_out_9_V_reg_579           |  16|   0|   16|          0|
    |layer3_out_0_V_reg_694           |  16|   0|   16|          0|
    |layer3_out_1_V_reg_699           |  16|   0|   16|          0|
    |layer3_out_2_V_reg_704           |  16|   0|   16|          0|
    |layer3_out_3_V_reg_709           |  16|   0|   16|          0|
    |layer3_out_4_V_reg_714           |  16|   0|   16|          0|
    |layer3_out_5_V_reg_719           |  16|   0|   16|          0|
    |layer3_out_6_V_reg_724           |  16|   0|   16|          0|
    |layer3_out_7_V_reg_729           |  16|   0|   16|          0|
    |layer3_out_8_V_reg_734           |  16|   0|   16|          0|
    |layer3_out_9_V_reg_739           |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 687|   0|  687|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|input_1_0_V_address0     | out |    5|  ap_memory |    input_1_0_V   |     array    |
|input_1_0_V_ce0          | out |    1|  ap_memory |    input_1_0_V   |     array    |
|input_1_0_V_q0           |  in |   16|  ap_memory |    input_1_0_V   |     array    |
|input_1_1_V_address0     | out |    5|  ap_memory |    input_1_1_V   |     array    |
|input_1_1_V_ce0          | out |    1|  ap_memory |    input_1_1_V   |     array    |
|input_1_1_V_q0           |  in |   16|  ap_memory |    input_1_1_V   |     array    |
|input_1_2_V_address0     | out |    5|  ap_memory |    input_1_2_V   |     array    |
|input_1_2_V_ce0          | out |    1|  ap_memory |    input_1_2_V   |     array    |
|input_1_2_V_q0           |  in |   16|  ap_memory |    input_1_2_V   |     array    |
|input_1_3_V_address0     | out |    5|  ap_memory |    input_1_3_V   |     array    |
|input_1_3_V_ce0          | out |    1|  ap_memory |    input_1_3_V   |     array    |
|input_1_3_V_q0           |  in |   16|  ap_memory |    input_1_3_V   |     array    |
|input_1_4_V_address0     | out |    5|  ap_memory |    input_1_4_V   |     array    |
|input_1_4_V_ce0          | out |    1|  ap_memory |    input_1_4_V   |     array    |
|input_1_4_V_q0           |  in |   16|  ap_memory |    input_1_4_V   |     array    |
|input_1_5_V_address0     | out |    5|  ap_memory |    input_1_5_V   |     array    |
|input_1_5_V_ce0          | out |    1|  ap_memory |    input_1_5_V   |     array    |
|input_1_5_V_q0           |  in |   16|  ap_memory |    input_1_5_V   |     array    |
|input_1_6_V_address0     | out |    5|  ap_memory |    input_1_6_V   |     array    |
|input_1_6_V_ce0          | out |    1|  ap_memory |    input_1_6_V   |     array    |
|input_1_6_V_q0           |  in |   16|  ap_memory |    input_1_6_V   |     array    |
|input_1_7_V_address0     | out |    5|  ap_memory |    input_1_7_V   |     array    |
|input_1_7_V_ce0          | out |    1|  ap_memory |    input_1_7_V   |     array    |
|input_1_7_V_q0           |  in |   16|  ap_memory |    input_1_7_V   |     array    |
|input_1_8_V_address0     | out |    5|  ap_memory |    input_1_8_V   |     array    |
|input_1_8_V_ce0          | out |    1|  ap_memory |    input_1_8_V   |     array    |
|input_1_8_V_q0           |  in |   16|  ap_memory |    input_1_8_V   |     array    |
|input_1_9_V_address0     | out |    5|  ap_memory |    input_1_9_V   |     array    |
|input_1_9_V_ce0          | out |    1|  ap_memory |    input_1_9_V   |     array    |
|input_1_9_V_q0           |  in |   16|  ap_memory |    input_1_9_V   |     array    |
|input_1_10_V_address0    | out |    5|  ap_memory |   input_1_10_V   |     array    |
|input_1_10_V_ce0         | out |    1|  ap_memory |   input_1_10_V   |     array    |
|input_1_10_V_q0          |  in |   16|  ap_memory |   input_1_10_V   |     array    |
|input_1_11_V_address0    | out |    5|  ap_memory |   input_1_11_V   |     array    |
|input_1_11_V_ce0         | out |    1|  ap_memory |   input_1_11_V   |     array    |
|input_1_11_V_q0          |  in |   16|  ap_memory |   input_1_11_V   |     array    |
|input_1_12_V_address0    | out |    5|  ap_memory |   input_1_12_V   |     array    |
|input_1_12_V_ce0         | out |    1|  ap_memory |   input_1_12_V   |     array    |
|input_1_12_V_q0          |  in |   16|  ap_memory |   input_1_12_V   |     array    |
|input_1_13_V_address0    | out |    5|  ap_memory |   input_1_13_V   |     array    |
|input_1_13_V_ce0         | out |    1|  ap_memory |   input_1_13_V   |     array    |
|input_1_13_V_q0          |  in |   16|  ap_memory |   input_1_13_V   |     array    |
|input_1_14_V_address0    | out |    5|  ap_memory |   input_1_14_V   |     array    |
|input_1_14_V_ce0         | out |    1|  ap_memory |   input_1_14_V   |     array    |
|input_1_14_V_q0          |  in |   16|  ap_memory |   input_1_14_V   |     array    |
|input_1_15_V_address0    | out |    5|  ap_memory |   input_1_15_V   |     array    |
|input_1_15_V_ce0         | out |    1|  ap_memory |   input_1_15_V   |     array    |
|input_1_15_V_q0          |  in |   16|  ap_memory |   input_1_15_V   |     array    |
|input_1_16_V_address0    | out |    5|  ap_memory |   input_1_16_V   |     array    |
|input_1_16_V_ce0         | out |    1|  ap_memory |   input_1_16_V   |     array    |
|input_1_16_V_q0          |  in |   16|  ap_memory |   input_1_16_V   |     array    |
|input_1_17_V_address0    | out |    5|  ap_memory |   input_1_17_V   |     array    |
|input_1_17_V_ce0         | out |    1|  ap_memory |   input_1_17_V   |     array    |
|input_1_17_V_q0          |  in |   16|  ap_memory |   input_1_17_V   |     array    |
|input_1_18_V_address0    | out |    5|  ap_memory |   input_1_18_V   |     array    |
|input_1_18_V_ce0         | out |    1|  ap_memory |   input_1_18_V   |     array    |
|input_1_18_V_q0          |  in |   16|  ap_memory |   input_1_18_V   |     array    |
|input_1_19_V_address0    | out |    5|  ap_memory |   input_1_19_V   |     array    |
|input_1_19_V_ce0         | out |    1|  ap_memory |   input_1_19_V   |     array    |
|input_1_19_V_q0          |  in |   16|  ap_memory |   input_1_19_V   |     array    |
|input_1_20_V_address0    | out |    5|  ap_memory |   input_1_20_V   |     array    |
|input_1_20_V_ce0         | out |    1|  ap_memory |   input_1_20_V   |     array    |
|input_1_20_V_q0          |  in |   16|  ap_memory |   input_1_20_V   |     array    |
|input_1_21_V_address0    | out |    5|  ap_memory |   input_1_21_V   |     array    |
|input_1_21_V_ce0         | out |    1|  ap_memory |   input_1_21_V   |     array    |
|input_1_21_V_q0          |  in |   16|  ap_memory |   input_1_21_V   |     array    |
|input_1_22_V_address0    | out |    5|  ap_memory |   input_1_22_V   |     array    |
|input_1_22_V_ce0         | out |    1|  ap_memory |   input_1_22_V   |     array    |
|input_1_22_V_q0          |  in |   16|  ap_memory |   input_1_22_V   |     array    |
|input_1_23_V_address0    | out |    5|  ap_memory |   input_1_23_V   |     array    |
|input_1_23_V_ce0         | out |    1|  ap_memory |   input_1_23_V   |     array    |
|input_1_23_V_q0          |  in |   16|  ap_memory |   input_1_23_V   |     array    |
|input_1_24_V_address0    | out |    5|  ap_memory |   input_1_24_V   |     array    |
|input_1_24_V_ce0         | out |    1|  ap_memory |   input_1_24_V   |     array    |
|input_1_24_V_q0          |  in |   16|  ap_memory |   input_1_24_V   |     array    |
|input_1_25_V_address0    | out |    5|  ap_memory |   input_1_25_V   |     array    |
|input_1_25_V_ce0         | out |    1|  ap_memory |   input_1_25_V   |     array    |
|input_1_25_V_q0          |  in |   16|  ap_memory |   input_1_25_V   |     array    |
|input_1_26_V_address0    | out |    5|  ap_memory |   input_1_26_V   |     array    |
|input_1_26_V_ce0         | out |    1|  ap_memory |   input_1_26_V   |     array    |
|input_1_26_V_q0          |  in |   16|  ap_memory |   input_1_26_V   |     array    |
|input_1_27_V_address0    | out |    5|  ap_memory |   input_1_27_V   |     array    |
|input_1_27_V_ce0         | out |    1|  ap_memory |   input_1_27_V   |     array    |
|input_1_27_V_q0          |  in |   16|  ap_memory |   input_1_27_V   |     array    |
|layer5_out_0_V           | out |   16|   ap_vld   |  layer5_out_0_V  |    pointer   |
|layer5_out_0_V_ap_vld    | out |    1|   ap_vld   |  layer5_out_0_V  |    pointer   |
|layer5_out_1_V           | out |   16|   ap_vld   |  layer5_out_1_V  |    pointer   |
|layer5_out_1_V_ap_vld    | out |    1|   ap_vld   |  layer5_out_1_V  |    pointer   |
|layer5_out_2_V           | out |   16|   ap_vld   |  layer5_out_2_V  |    pointer   |
|layer5_out_2_V_ap_vld    | out |    1|   ap_vld   |  layer5_out_2_V  |    pointer   |
|layer5_out_3_V           | out |   16|   ap_vld   |  layer5_out_3_V  |    pointer   |
|layer5_out_3_V_ap_vld    | out |    1|   ap_vld   |  layer5_out_3_V  |    pointer   |
|layer5_out_4_V           | out |   16|   ap_vld   |  layer5_out_4_V  |    pointer   |
|layer5_out_4_V_ap_vld    | out |    1|   ap_vld   |  layer5_out_4_V  |    pointer   |
|layer5_out_5_V           | out |   16|   ap_vld   |  layer5_out_5_V  |    pointer   |
|layer5_out_5_V_ap_vld    | out |    1|   ap_vld   |  layer5_out_5_V  |    pointer   |
|layer5_out_6_V           | out |   16|   ap_vld   |  layer5_out_6_V  |    pointer   |
|layer5_out_6_V_ap_vld    | out |    1|   ap_vld   |  layer5_out_6_V  |    pointer   |
|layer5_out_7_V           | out |   16|   ap_vld   |  layer5_out_7_V  |    pointer   |
|layer5_out_7_V_ap_vld    | out |    1|   ap_vld   |  layer5_out_7_V  |    pointer   |
|layer5_out_8_V           | out |   16|   ap_vld   |  layer5_out_8_V  |    pointer   |
|layer5_out_8_V_ap_vld    | out |    1|   ap_vld   |  layer5_out_8_V  |    pointer   |
|layer5_out_9_V           | out |   16|   ap_vld   |  layer5_out_9_V  |    pointer   |
|layer5_out_9_V_ap_vld    | out |    1|   ap_vld   |  layer5_out_9_V  |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

