##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_BT_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (UART_BT_IntClock:R vs. UART_BT_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_1           | Frequency: 87.94 MHz  | Target: 0.00 MHz   | 
Clock: CyBUS_CLK         | Frequency: 87.94 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT         | N/A                   | Target: 24.00 MHz  | 
Clock: UART_BT_IntClock  | Frequency: 52.62 MHz  | Target: 0.31 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1           Clock_1           5e+009           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         Clock_1           41666.7          30296        N/A              N/A         N/A              N/A         N/A              N/A         
UART_BT_IntClock  UART_BT_IntClock  3.25e+006        3230997      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase    
------------  ------------  ------------------  
RX_BT(0)_PAD  27787         UART_BT_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name  Clock to Out  Clock Name:Phase    
---------  ------------  ------------------  
TX(0)_PAD  31678         UART_BT_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 87.94 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Switches(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 30296p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#120000 vs. Clock_1:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7861
-------------------------------------   ---- 
End-of-path arrival time (ps)           7861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Switches(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Switches(0)/fb                              iocell4       1948   1948  30296  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0  macrocell26   5913   7861  30296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell26         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 87.94 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Switches(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 30296p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#120000 vs. Clock_1:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7861
-------------------------------------   ---- 
End-of-path arrival time (ps)           7861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Switches(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Switches(0)/fb                              iocell4       1948   1948  30296  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0  macrocell26   5913   7861  30296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell26         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_BT_IntClock
**********************************************
Clock: UART_BT_IntClock
Frequency: 52.62 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_1\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3230997p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3470
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15533
-------------------------------------   ----- 
End-of-path arrival time (ps)           15533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:pollcount_1\/q              macrocell21     1250   1250  3230997  RISE       1
\UART_BT:BUART:rx_postpoll\/main_0         macrocell6      4399   5649  3230997  RISE       1
\UART_BT:BUART:rx_postpoll\/q              macrocell6      3350   8999  3230997  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   6533  15533  3230997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Switches(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 30296p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#120000 vs. Clock_1:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7861
-------------------------------------   ---- 
End-of-path arrival time (ps)           7861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Switches(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Switches(0)/fb                              iocell4       1948   1948  30296  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0  macrocell26   5913   7861  30296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell26         0      0  RISE       1


5.2::Critical Path Report for (UART_BT_IntClock:R vs. UART_BT_IntClock:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_1\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3230997p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3470
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15533
-------------------------------------   ----- 
End-of-path arrival time (ps)           15533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:pollcount_1\/q              macrocell21     1250   1250  3230997  RISE       1
\UART_BT:BUART:rx_postpoll\/main_0         macrocell6      4399   5649  3230997  RISE       1
\UART_BT:BUART:rx_postpoll\/q              macrocell6      3350   8999  3230997  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   6533  15533  3230997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_279/main_0
Capture Clock  : Net_279/clock_0
Path slack     : 4999992992p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell26   1250   1250  4999992992  RISE       1
Net_279/main_0                         macrocell25   2248   3498  4999992992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_279/clock_0                                            macrocell25         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Switches(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 30296p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#120000 vs. Clock_1:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7861
-------------------------------------   ---- 
End-of-path arrival time (ps)           7861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Switches(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Switches(0)/fb                              iocell4       1948   1948  30296  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0  macrocell26   5913   7861  30296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell26         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_1\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3230997p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3470
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15533
-------------------------------------   ----- 
End-of-path arrival time (ps)           15533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:pollcount_1\/q              macrocell21     1250   1250  3230997  RISE       1
\UART_BT:BUART:rx_postpoll\/main_0         macrocell6      4399   5649  3230997  RISE       1
\UART_BT:BUART:rx_postpoll\/q              macrocell6      3350   8999  3230997  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   6533  15533  3230997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3231757p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_0\/q                      macrocell11     1250   1250  3231757  RISE       1
\UART_BT:BUART:counter_load_not\/main_1           macrocell2      4582   5832  3231757  RISE       1
\UART_BT:BUART:counter_load_not\/q                macrocell2      3350   9182  3231757  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2871  12053  3231757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_BT:BUART:sRX:RxBitCounter\/clock
Path slack     : 3233371p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11269
-------------------------------------   ----- 
End-of-path arrival time (ps)           11269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_0\/q            macrocell15   1250   1250  3233371  RISE       1
\UART_BT:BUART:rx_counter_load\/main_1  macrocell5    4353   5603  3233371  RISE       1
\UART_BT:BUART:rx_counter_load\/q       macrocell5    3350   8953  3233371  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/load   count7cell    2316  11269  3233371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_BT:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_BT:BUART:sTX:TxSts\/clock
Path slack     : 3236624p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12876
-------------------------------------   ----- 
End-of-path arrival time (ps)           12876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3236624  RISE       1
\UART_BT:BUART:tx_status_0\/main_3                 macrocell3      3632   7212  3236624  RISE       1
\UART_BT:BUART:tx_status_0\/q                      macrocell3      3350  10562  3236624  RISE       1
\UART_BT:BUART:sTX:TxSts\/status_0                 statusicell1    2314  12876  3236624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_1\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_5
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 3236964p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9526
-------------------------------------   ---- 
End-of-path arrival time (ps)           9526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:pollcount_1\/q       macrocell21   1250   1250  3230997  RISE       1
\UART_BT:BUART:rx_status_3\/main_5  macrocell23   8276   9526  3236964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_BT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237082p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6908
-------------------------------------   ---- 
End-of-path arrival time (ps)           6908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3232999  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6718   6908  3237082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237105p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_0\/q                macrocell15     1250   1250  3233371  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5635   6885  3237105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_BT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_1\/q                macrocell10     1250   1250  3232760  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4853   6103  3237887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_1\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_8
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 3237952p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8538
-------------------------------------   ---- 
End-of-path arrival time (ps)           8538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:pollcount_1\/q      macrocell21   1250   1250  3230997  RISE       1
\UART_BT:BUART:rx_state_0\/main_8  macrocell15   7288   8538  3237952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_BT:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_BT:BUART:sRX:RxSts\/clock
Path slack     : 3238075p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11425
-------------------------------------   ----- 
End-of-path arrival time (ps)           11425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  3238075  RISE       1
\UART_BT:BUART:rx_status_4\/main_1                 macrocell7      2244   5824  3238075  RISE       1
\UART_BT:BUART:rx_status_4\/q                      macrocell7      3350   9174  3238075  RISE       1
\UART_BT:BUART:sRX:RxSts\/status_4                 statusicell2    2251  11425  3238075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_BT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238266p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_0\/q                macrocell11     1250   1250  3231757  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4474   5724  3238266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_BT:BUART:tx_bitclk\/clock_0
Path slack     : 3238810p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7680
-------------------------------------   ---- 
End-of-path arrival time (ps)           7680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_2\/q      macrocell12   1250   1250  3231873  RISE       1
\UART_BT:BUART:tx_bitclk\/main_3  macrocell13   6430   7680  3238810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_BT:BUART:txn\/main_3
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 3239206p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  3239206  RISE       1
\UART_BT:BUART:txn\/main_3                macrocell9      2914   7284  3239206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_BT:BUART:tx_state_0\/main_3
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 3239278p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3236624  RISE       1
\UART_BT:BUART:tx_state_0\/main_3                  macrocell11     3632   7212  3239278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:tx_state_0\/main_4
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 3239379p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7111
-------------------------------------   ---- 
End-of-path arrival time (ps)           7111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_2\/q       macrocell12   1250   1250  3231873  RISE       1
\UART_BT:BUART:tx_state_0\/main_4  macrocell11   5861   7111  3239379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_BT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239542p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6948
-------------------------------------   ---- 
End-of-path arrival time (ps)           6948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_0\/q               macrocell15   1250   1250  3233371  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/main_1  macrocell20   5698   6948  3239542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:tx_state_1\/main_1
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 3239595p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_0\/q       macrocell11   1250   1250  3231757  RISE       1
\UART_BT:BUART:tx_state_1\/main_1  macrocell10   5645   6895  3239595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:tx_state_0\/main_2
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 3239606p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3232999  RISE       1
\UART_BT:BUART:tx_state_0\/main_2               macrocell11     6694   6884  3239606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:tx_state_2\/main_1
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 3239606p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_0\/q       macrocell11   1250   1250  3231757  RISE       1
\UART_BT:BUART:tx_state_2\/main_1  macrocell12   5634   6884  3239606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_BT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239705p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6785
-------------------------------------   ---- 
End-of-path arrival time (ps)           6785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  3233675  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/main_0  macrocell20   5535   6785  3239705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_0\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_10
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 3239947p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:pollcount_0\/q       macrocell22   1250   1250  3231762  RISE       1
\UART_BT:BUART:rx_state_0\/main_10  macrocell15   5293   6543  3239947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_0\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_7
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 3239954p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:pollcount_0\/q       macrocell22   1250   1250  3231762  RISE       1
\UART_BT:BUART:rx_status_3\/main_7  macrocell23   5286   6536  3239954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:txn\/main_4
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 3240204p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6286
-------------------------------------   ---- 
End-of-path arrival time (ps)           6286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_2\/q  macrocell12   1250   1250  3231873  RISE       1
\UART_BT:BUART:txn\/main_4    macrocell9    5036   6286  3240204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_BT:BUART:tx_bitclk\/clock_0
Path slack     : 3240389p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6101
-------------------------------------   ---- 
End-of-path arrival time (ps)           6101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_1\/q      macrocell10   1250   1250  3232760  RISE       1
\UART_BT:BUART:tx_bitclk\/main_0  macrocell13   4851   6101  3240389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_bitclk\/q
Path End       : \UART_BT:BUART:tx_state_1\/main_5
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 3240405p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_bitclk\/q        macrocell13   1250   1250  3240405  RISE       1
\UART_BT:BUART:tx_state_1\/main_5  macrocell10   4835   6085  3240405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_bitclk\/q
Path End       : \UART_BT:BUART:tx_state_2\/main_5
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 3240415p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_bitclk\/q        macrocell13   1250   1250  3240405  RISE       1
\UART_BT:BUART:tx_state_2\/main_5  macrocell12   4825   6075  3240415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:tx_state_0\/main_0
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 3240422p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_1\/q       macrocell10   1250   1250  3232760  RISE       1
\UART_BT:BUART:tx_state_0\/main_0  macrocell11   4818   6068  3240422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3240488p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  3233675  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2252   3502  3240488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3240491p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  3240491  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2249   3499  3240491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_bitclk\/q
Path End       : \UART_BT:BUART:txn\/main_6
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 3240494p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_bitclk\/q  macrocell13   1250   1250  3240405  RISE       1
\UART_BT:BUART:txn\/main_6   macrocell9    4746   5996  3240494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 3240621p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  3233675  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_0  macrocell16   4619   5869  3240621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_0
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 3240621p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  3233675  RISE       1
\UART_BT:BUART:rx_state_2\/main_0    macrocell18   4619   5869  3240621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_0
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 3240621p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  3233675  RISE       1
\UART_BT:BUART:rx_status_3\/main_0   macrocell23   4619   5869  3240621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 3240624p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  3240491  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_2  macrocell16   4616   5866  3240624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_2
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 3240624p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  3240491  RISE       1
\UART_BT:BUART:rx_state_2\/main_2   macrocell18   4616   5866  3240624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_2
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 3240624p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  3240491  RISE       1
\UART_BT:BUART:rx_status_3\/main_2  macrocell23   4616   5866  3240624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:txn\/main_2
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 3240671p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_0\/q  macrocell11   1250   1250  3231757  RISE       1
\UART_BT:BUART:txn\/main_2    macrocell9    4569   5819  3240671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_BT:BUART:tx_bitclk\/clock_0
Path slack     : 3240851p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3232999  RISE       1
\UART_BT:BUART:tx_bitclk\/main_2                macrocell13     5449   5639  3240851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_1\/q
Path End       : \UART_BT:BUART:pollcount_1\/main_2
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 3240859p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:pollcount_1\/q       macrocell21   1250   1250  3230997  RISE       1
\UART_BT:BUART:pollcount_1\/main_2  macrocell21   4381   5631  3240859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_1
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 3240887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_0\/q       macrocell15   1250   1250  3233371  RISE       1
\UART_BT:BUART:rx_state_0\/main_1  macrocell15   4353   5603  3240887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_1
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 3240887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_0\/q       macrocell15   1250   1250  3233371  RISE       1
\UART_BT:BUART:rx_state_3\/main_1  macrocell17   4353   5603  3240887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_0\/q
Path End       : \UART_BT:BUART:pollcount_1\/main_4
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 3241047p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:pollcount_0\/q       macrocell22   1250   1250  3231762  RISE       1
\UART_BT:BUART:pollcount_1\/main_4  macrocell21   4193   5443  3241047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_0
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 3241190p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  3233675  RISE       1
\UART_BT:BUART:rx_state_0\/main_0    macrocell15   4050   5300  3241190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_0
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 3241190p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  3233675  RISE       1
\UART_BT:BUART:rx_state_3\/main_0    macrocell17   4050   5300  3241190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_2
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 3241192p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  3240491  RISE       1
\UART_BT:BUART:rx_state_0\/main_2   macrocell15   4048   5298  3241192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_2
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 3241192p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  3240491  RISE       1
\UART_BT:BUART:rx_state_3\/main_2   macrocell17   4048   5298  3241192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_BT:BUART:pollcount_0\/main_1
Capture Clock  : \UART_BT:BUART:pollcount_0\/clock_0
Path slack     : 3241317p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241317  RISE       1
\UART_BT:BUART:pollcount_0\/main_1        macrocell22   3233   5173  3241317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_BT:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_BT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241319p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241317  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/main_1   macrocell19   3231   5171  3241319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_BT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241323p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_2\/q               macrocell18   1250   1250  3234586  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/main_3  macrocell20   3917   5167  3241323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_BT:BUART:pollcount_1\/main_1
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 3241338p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241317  RISE       1
\UART_BT:BUART:pollcount_1\/main_1        macrocell21   3212   5152  3241338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:tx_state_0\/main_1
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 3241349p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_0\/q       macrocell11   1250   1250  3231757  RISE       1
\UART_BT:BUART:tx_state_0\/main_1  macrocell11   3891   5141  3241349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 3241447p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_0\/q         macrocell15   1250   1250  3233371  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_1  macrocell16   3793   5043  3241447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_1
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 3241447p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_0\/q       macrocell15   1250   1250  3233371  RISE       1
\UART_BT:BUART:rx_state_2\/main_1  macrocell18   3793   5043  3241447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_1
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 3241447p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_0\/q        macrocell15   1250   1250  3233371  RISE       1
\UART_BT:BUART:rx_status_3\/main_1  macrocell23   3793   5043  3241447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_BT:BUART:pollcount_0\/main_0
Capture Clock  : \UART_BT:BUART:pollcount_0\/clock_0
Path slack     : 3241472p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241472  RISE       1
\UART_BT:BUART:pollcount_0\/main_0        macrocell22   3078   5018  3241472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_BT:BUART:pollcount_1\/main_0
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 3241488p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241472  RISE       1
\UART_BT:BUART:pollcount_1\/main_0        macrocell21   3062   5002  3241488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_BT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241516p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_3\/q               macrocell17   1250   1250  3234917  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/main_2  macrocell20   3724   4974  3241516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_0\/q
Path End       : \UART_BT:BUART:pollcount_0\/main_3
Capture Clock  : \UART_BT:BUART:pollcount_0\/clock_0
Path slack     : 3241605p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:pollcount_0\/q       macrocell22   1250   1250  3231762  RISE       1
\UART_BT:BUART:pollcount_0\/main_3  macrocell22   3635   4885  3241605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:txn\/main_1
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 3241637p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_1\/q  macrocell10   1250   1250  3232760  RISE       1
\UART_BT:BUART:txn\/main_1    macrocell9    3603   4853  3241637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_BT:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_BT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241642p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241472  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/main_0   macrocell19   2908   4848  3241642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_BT:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_BT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241647p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3241647  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/main_2   macrocell19   2903   4843  3241647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BT:BUART:rx_state_0\/main_7
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 3241730p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241730  RISE       1
\UART_BT:BUART:rx_state_0\/main_7         macrocell15   2820   4760  3241730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BT:BUART:rx_state_3\/main_7
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 3241730p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241730  RISE       1
\UART_BT:BUART:rx_state_3\/main_7         macrocell17   2820   4760  3241730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BT:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 3241747p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241730  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_7       macrocell16   2803   4743  3241747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BT:BUART:rx_state_2\/main_7
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 3241747p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241730  RISE       1
\UART_BT:BUART:rx_state_2\/main_7         macrocell18   2803   4743  3241747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BT:BUART:rx_state_0\/main_6
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 3241753p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241753  RISE       1
\UART_BT:BUART:rx_state_0\/main_6         macrocell15   2797   4737  3241753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BT:BUART:rx_state_3\/main_6
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 3241753p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241753  RISE       1
\UART_BT:BUART:rx_state_3\/main_6         macrocell17   2797   4737  3241753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BT:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 3241756p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241753  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_6       macrocell16   2794   4734  3241756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BT:BUART:rx_state_2\/main_6
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 3241756p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241753  RISE       1
\UART_BT:BUART:rx_state_2\/main_6         macrocell18   2794   4734  3241756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BT:BUART:rx_state_0\/main_5
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 3241757p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241757  RISE       1
\UART_BT:BUART:rx_state_0\/main_5         macrocell15   2793   4733  3241757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BT:BUART:rx_state_3\/main_5
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 3241757p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241757  RISE       1
\UART_BT:BUART:rx_state_3\/main_5         macrocell17   2793   4733  3241757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_BT:BUART:tx_bitclk\/clock_0
Path slack     : 3241758p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_0\/q      macrocell11   1250   1250  3231757  RISE       1
\UART_BT:BUART:tx_bitclk\/main_1  macrocell13   3482   4732  3241758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BT:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 3241758p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241757  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_5       macrocell16   2792   4732  3241758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BT:BUART:rx_state_2\/main_5
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 3241758p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241757  RISE       1
\UART_BT:BUART:rx_state_2\/main_5         macrocell18   2792   4732  3241758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_4
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 3242102p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_2\/q       macrocell18   1250   1250  3234586  RISE       1
\UART_BT:BUART:rx_state_0\/main_4  macrocell15   3138   4388  3242102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_4
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 3242102p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_2\/q       macrocell18   1250   1250  3234586  RISE       1
\UART_BT:BUART:rx_state_3\/main_4  macrocell17   3138   4388  3242102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 3242129p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_2\/q         macrocell18   1250   1250  3234586  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_4  macrocell16   3111   4361  3242129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_4
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 3242129p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_2\/q       macrocell18   1250   1250  3234586  RISE       1
\UART_BT:BUART:rx_state_2\/main_4  macrocell18   3111   4361  3242129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_4
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 3242129p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_2\/q        macrocell18   1250   1250  3234586  RISE       1
\UART_BT:BUART:rx_status_3\/main_4  macrocell23   3111   4361  3242129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 3242424p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_3\/q         macrocell17   1250   1250  3234917  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_3  macrocell16   2816   4066  3242424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_3
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 3242424p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_3\/q       macrocell17   1250   1250  3234917  RISE       1
\UART_BT:BUART:rx_state_2\/main_3  macrocell18   2816   4066  3242424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_3
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 3242424p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_3\/q        macrocell17   1250   1250  3234917  RISE       1
\UART_BT:BUART:rx_status_3\/main_3  macrocell23   2816   4066  3242424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_3
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 3242433p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_3\/q       macrocell17   1250   1250  3234917  RISE       1
\UART_BT:BUART:rx_state_0\/main_3  macrocell15   2807   4057  3242433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_3
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 3242433p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_state_3\/q       macrocell17   1250   1250  3234917  RISE       1
\UART_BT:BUART:rx_state_3\/main_3  macrocell17   2807   4057  3242433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:tx_state_2\/main_3
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 3242554p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_2\/q       macrocell12   1250   1250  3231873  RISE       1
\UART_BT:BUART:tx_state_2\/main_3  macrocell12   2686   3936  3242554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:tx_state_1\/main_3
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 3242561p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_2\/q       macrocell12   1250   1250  3231873  RISE       1
\UART_BT:BUART:tx_state_1\/main_3  macrocell10   2679   3929  3242561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_load_fifo\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3242582p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4288
-------------------------------------   ---- 
End-of-path arrival time (ps)           4288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_load_fifo\/q            macrocell16     1250   1250  3239596  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3038   4288  3242582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:tx_state_2\/main_0
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 3242714p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_1\/q       macrocell10   1250   1250  3232760  RISE       1
\UART_BT:BUART:tx_state_2\/main_0  macrocell12   2526   3776  3242714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:tx_state_1\/main_0
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 3242721p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_state_1\/q       macrocell10   1250   1250  3232760  RISE       1
\UART_BT:BUART:tx_state_1\/main_0  macrocell10   2519   3769  3242721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_BT:BUART:txn\/main_5
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 3242846p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3644
-------------------------------------   ---- 
End-of-path arrival time (ps)           3644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3242846  RISE       1
\UART_BT:BUART:txn\/main_5                      macrocell9      3454   3644  3242846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_last\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_9
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 3242936p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_last\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_last\/q          macrocell24   1250   1250  3242936  RISE       1
\UART_BT:BUART:rx_state_2\/main_9  macrocell18   2304   3554  3242936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_bitclk\/q
Path End       : \UART_BT:BUART:tx_state_0\/main_5
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 3242937p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:tx_bitclk\/q        macrocell13   1250   1250  3240405  RISE       1
\UART_BT:BUART:tx_state_0\/main_5  macrocell11   2303   3553  3242937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:txn\/q
Path End       : \UART_BT:BUART:txn\/main_0
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 3242938p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_BT:BUART:txn\/q       macrocell9    1250   1250  3242938  RISE       1
\UART_BT:BUART:txn\/main_0  macrocell9    2302   3552  3242938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_BT:BUART:tx_state_1\/main_4
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 3243471p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3019
-------------------------------------   ---- 
End-of-path arrival time (ps)           3019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3242846  RISE       1
\UART_BT:BUART:tx_state_1\/main_4               macrocell10     2829   3019  3243471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_BT:BUART:tx_state_2\/main_4
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 3243479p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3011
-------------------------------------   ---- 
End-of-path arrival time (ps)           3011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3242846  RISE       1
\UART_BT:BUART:tx_state_2\/main_4               macrocell12     2821   3011  3243479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:tx_state_1\/main_2
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 3243757p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2733
-------------------------------------   ---- 
End-of-path arrival time (ps)           2733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3232999  RISE       1
\UART_BT:BUART:tx_state_1\/main_2               macrocell10     2543   2733  3243757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:tx_state_2\/main_2
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 3243764p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2726
-------------------------------------   ---- 
End-of-path arrival time (ps)           2726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3232999  RISE       1
\UART_BT:BUART:tx_state_2\/main_2               macrocell12     2536   2726  3243764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_status_3\/q
Path End       : \UART_BT:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_BT:BUART:sRX:RxSts\/clock
Path slack     : 3245391p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   3250000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_BT:BUART:rx_status_3\/q       macrocell23    1250   1250  3245391  RISE       1
\UART_BT:BUART:sRX:RxSts\/status_3  statusicell2   2859   4109  3245391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_279/main_0
Capture Clock  : Net_279/clock_0
Path slack     : 4999992992p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell26   1250   1250  4999992992  RISE       1
Net_279/main_0                         macrocell25   2248   3498  4999992992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_279/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999992992p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell26   1250   1250  4999992992  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell27   2248   3498  4999992992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell27         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_279/main_1
Capture Clock  : Net_279/clock_0
Path slack     : 4999993005p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell27   1250   1250  4999993005  RISE       1
Net_279/main_1                         macrocell25   2235   3485  4999993005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_279/clock_0                                            macrocell25         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

