[{"commit":{"message":"Improve naming for rotate routines"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_b.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"b27fc6238756c93c0b1ab079b9cb156f533444d3"},{"commit":{"message":"Revert unnecessary changes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"4f8a66625c48a9b61139bd1ae28d4e03cd38c1da"},{"commit":{"message":"Merge branch 'master' into JDK-8346478"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"58e9a0eb3ef81e106ffbc6a03750dc4169d12bf7"},{"commit":{"message":"8346478: RISC-V: Refactor add\/sub assembler routines"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_arraycopy_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_Runtime1_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/g1\/g1BarrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/cardTableBarrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shenandoah\/shenandoahBarrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/z\/zBarrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interpreterRT_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/runtime_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"22d2397f72f1e501385b5f16fd115f7e742866a8"}]