// Seed: 634701202
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    output wand id_6,
    output id_7
);
  logic id_8;
  logic id_9;
  assign id_8 = id_0 + !1 == id_3;
  defparam id_10.id_11 = 1;
  logic id_12;
  assign id_10 = 1;
  assign id_8  = 1;
  type_23 id_13 (
      .id_0(1 - id_11),
      .id_1(id_8),
      .id_2(1)
  );
  logic id_14;
  logic id_15;
  assign id_11   = 1;
  assign id_6[1] = 1'h0 < {id_2, 1};
endmodule
