# UART-Protocol-Transmitter-Receiver
Verilog-based UART Transmitter and Receiver with FSM architecture, baud rate generator, and testbench simulation.
# UART Protocol Transmitter and Receiver (with FIFO & RAM) â€“ Verilog

This project implements a complete **Universal Asynchronous Receiver-Transmitter (UART)** system using **Verilog HDL**, featuring FIFO buffering, RAM-based storage, and FSM-driven TX/RX modules for serial communication. The system is synthesizable and verified through simulation.

---

## ğŸ“‚ Modules Included

- `UART_TX.v` â€“ Transmitter module (FSM-based)
- `UART_RX.v` â€“ Receiver module (FSM-based)
- `baud_rate_generator.v` â€“ Baud tick signal generator
- `FIFO.v` â€“ First-In-First-Out buffer
- `random_access_memory.v` â€“ Simple RAM module
- `Universal_Asynchronous_Transmitter_Receiver.v` â€“ Top-level integration
- `testbench_uart.v` â€“ Testbench to simulate UART communication *(to be added)*

---

## ğŸ“Œ Project Description

This project simulates a **real-world UART communication pipeline** designed in Verilog. It features bidirectional data transmission with support for **data buffering** using FIFO and **persistent storage** using RAM. The design is modular, FSM-driven, and ideal for use in **FPGA, SoC, or embedded systems**.

### ğŸ” UART Transmitter (`UART_TX.v`)
- FSM-driven serial data transmitter.
- Sends 8-bit parallel data with framing (1 start + 1 stop bit).
- Works with baud tick for correct timing.

### ğŸ”‚ UART Receiver (`UART_RX.v`)
- FSM that detects start bit, samples 8-bit data, verifies stop bit.
- Outputs parallel data to FIFO buffer.
- Handles asynchronous reception with internal sampling.

### ğŸ•“ Baud Rate Generator (`baud_rate_generator.v`)
- Generates baud tick signals for synchronous TX and RX operation.
- Configurable divider for different standard UART rates.

### ğŸ“¥ FIFO Buffer (`FIFO.v`)
- Temporary data holding buffer between RX â†’ RAM or RAM â†’ TX.
- Prevents overflow and underflow with `full` and `empty` flags.
- Ideal for handling communication timing mismatches.

### ğŸ’¾ Random Access Memory (`random_access_memory.v`)
- Simple dual-port RAM for storing received UART data.
- Acts as simulation memory for logging/storing received bytes.

### ğŸ§© Top-Level Integration (`Universal_Asynchronous_Transmitter_Receiver.v`)
- Connects all submodules into a functional UART system.
- Supports full RX â†’ FIFO â†’ RAM write and RAM â†’ FIFO â†’ TX readback.
- Includes reset control and flow management between stages.

---

## âš™ï¸ Key Features

- Full UART pipeline: **Serial RX â†’ FIFO â†’ RAM â†’ FIFO â†’ TX**
- FSM-based clean modular design
- Baud rate configurable via generator
- Synthesizable and simulation-ready
- Buffer protection via FIFO
- Suitable for **SoC**, **ASIC**, or **FPGA** implementation

---

## ğŸ§ª Simulation Plan

- Full testbench to verify:
  - RX sampling accuracy
  - TX serial output frame structure
  - FIFO overflow/underflow conditions
  - Data loopback through memory
- Waveform analysis using ModelSim/Vivado

---

## ğŸ“Š Diagrams *(to be added)*

> Place the following in the repo under `/assets/` and link them in the README once available.

- ğŸ“¡ `block_diagram.png` â€“ High-level data flow
- ğŸ” `tx_fsm.png` â€“ Transmitter FSM state diagram
- ğŸ”‚ `rx_fsm.png` â€“ Receiver FSM state diagram

---

## ğŸ›  Tools Used

- Verilog HDL (Design)
- ModelSim / Vivado (Simulation)
- GTKWave (Waveform viewer)
- VS Code + Icarus Verilog (optional)

---

## ğŸ“ How to Run

```bash
# Step 1: Compile all Verilog files
vlog *.v

# Step 2: Run simulation
vsim work.testbench_uart

# Step 3: View waveforms
add wave *
run -all
