Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Matthew\Documents\GitHub\string-hw-accelerator-nios2\DE2-115_Basic_Computer\verilog\nios_system.qsys --block-symbol-file --output-directory=C:\Users\Matthew\Documents\GitHub\string-hw-accelerator-nios2\DE2-115_Basic_Computer\verilog\nios_system --family="Cyclone IV E" --part=EP4CE115F29C8
Progress: Loading verilog/nios_system.qsys
Progress: Reading input file
Progress: Adding Expansion_JP5 [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Green_LEDs [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module Green_LEDs
Progress: Adding HEX3_HEX0 [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX7_HEX4 [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module HEX7_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding Nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding Red_LEDs [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module Red_LEDs
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding SRAM [altera_up_avalon_sram 18.0]
Progress: Parameterizing module SRAM
Progress: Adding Serial_Port [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module Serial_Port
Progress: Adding Slider_Switches [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding String_HW_0 [String_HW 1.0]
Progress: Parameterizing module String_HW_0
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.Expansion_JP5: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.Green_LEDs: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.HEX3_HEX0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.HEX7_HEX4: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.Pushbuttons: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.Red_LEDs: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.Slider_Switches: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.SysID: Time stamp will be automatically updated when this component is generated.
Info: nios_system.System_PLL: Refclk Freq: 50.0
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Matthew\Documents\GitHub\string-hw-accelerator-nios2\DE2-115_Basic_Computer\verilog\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Users\Matthew\Documents\GitHub\string-hw-accelerator-nios2\DE2-115_Basic_Computer\verilog\nios_system\synthesis --family="Cyclone IV E" --part=EP4CE115F29C8
Progress: Loading verilog/nios_system.qsys
Progress: Reading input file
Progress: Adding Expansion_JP5 [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Green_LEDs [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module Green_LEDs
Progress: Adding HEX3_HEX0 [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX7_HEX4 [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module HEX7_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding Nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding Red_LEDs [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module Red_LEDs
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding SRAM [altera_up_avalon_sram 18.0]
Progress: Parameterizing module SRAM
Progress: Adding Serial_Port [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module Serial_Port
Progress: Adding Slider_Switches [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding String_HW_0 [String_HW 1.0]
Progress: Parameterizing module String_HW_0
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.Expansion_JP5: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.Green_LEDs: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.HEX3_HEX0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.HEX7_HEX4: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.Pushbuttons: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.Red_LEDs: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.Slider_Switches: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.SysID: Time stamp will be automatically updated when this component is generated.
Info: nios_system.System_PLL: Refclk Freq: 50.0
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Warning: nios_system: "No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: nios_system: "No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: Expansion_JP5: Starting Generation of Parallel Port
Info: Expansion_JP5: "nios_system" instantiated altera_up_avalon_parallel_port "Expansion_JP5"
Info: Green_LEDs: Starting Generation of Parallel Port
Info: Green_LEDs: "nios_system" instantiated altera_up_avalon_parallel_port "Green_LEDs"
Info: HEX3_HEX0: Starting Generation of Parallel Port
Info: HEX3_HEX0: "nios_system" instantiated altera_up_avalon_parallel_port "HEX3_HEX0"
Info: HEX7_HEX4: Starting Generation of Parallel Port
Info: HEX7_HEX4: "nios_system" instantiated altera_up_avalon_parallel_port "HEX7_HEX4"
Info: Interval_Timer: Starting RTL generation for module 'nios_system_Interval_Timer'
Info: Interval_Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_Interval_Timer --dir=C:/Users/Matthew/AppData/Local/Temp/alt8223_308816624926235418.dir/0007_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Matthew/AppData/Local/Temp/alt8223_308816624926235418.dir/0007_Interval_Timer_gen//nios_system_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: Interval_Timer: Done RTL generation for module 'nios_system_Interval_Timer'
Info: Interval_Timer: "nios_system" instantiated altera_avalon_timer "Interval_Timer"
Info: JTAG_UART: Starting RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_JTAG_UART --dir=C:/Users/Matthew/AppData/Local/Temp/alt8223_308816624926235418.dir/0008_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Matthew/AppData/Local/Temp/alt8223_308816624926235418.dir/0008_JTAG_UART_gen//nios_system_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART: "nios_system" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: JTAG_to_FPGA_Bridge: "nios_system" instantiated altera_jtag_avalon_master "JTAG_to_FPGA_Bridge"
Info: Nios2: "nios_system" instantiated altera_nios2_gen2 "Nios2"
Info: Nios2_Floating_Point: "nios_system" instantiated altera_nios_custom_instr_floating_point "Nios2_Floating_Point"
Info: Pushbuttons: Starting Generation of Parallel Port
Info: Pushbuttons: "nios_system" instantiated altera_up_avalon_parallel_port "Pushbuttons"
Info: Red_LEDs: Starting Generation of Parallel Port
Info: Red_LEDs: "nios_system" instantiated altera_up_avalon_parallel_port "Red_LEDs"
Info: SDRAM: Starting RTL generation for module 'nios_system_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_SDRAM --dir=C:/Users/Matthew/AppData/Local/Temp/alt8223_308816624926235418.dir/0011_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Matthew/AppData/Local/Temp/alt8223_308816624926235418.dir/0011_SDRAM_gen//nios_system_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'nios_system_SDRAM'
Info: SDRAM: "nios_system" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: SRAM: Starting Generation of the SRAM Controller
Info: SRAM: "nios_system" instantiated altera_up_avalon_sram "SRAM"
Info: Serial_Port: Starting Generation of RS232 UART
Info: Serial_Port: "nios_system" instantiated altera_up_avalon_rs232 "Serial_Port"
Info: Slider_Switches: Starting Generation of Parallel Port
Info: Slider_Switches: "nios_system" instantiated altera_up_avalon_parallel_port "Slider_Switches"
Info: String_HW_0: "nios_system" instantiated String_HW "String_HW_0"
Info: SysID: "nios_system" instantiated altera_avalon_sysid_qsys "SysID"
Info: System_PLL: "nios_system" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: Nios2_custom_instruction_master_translator: "nios_system" instantiated altera_customins_master_translator "Nios2_custom_instruction_master_translator"
Info: Nios2_custom_instruction_master_multi_xconnect: "nios_system" instantiated altera_customins_xconnect "Nios2_custom_instruction_master_multi_xconnect"
Info: Nios2_custom_instruction_master_multi_slave_translator0: "nios_system" instantiated altera_customins_slave_translator "Nios2_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "JTAG_to_FPGA_Bridge" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "JTAG_to_FPGA_Bridge" instantiated timing_adapter "timing_adt"
Info: fifo: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "JTAG_to_FPGA_Bridge" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "JTAG_to_FPGA_Bridge" instantiated channel_adapter "p2b_adapter"
Info: cpu: Starting RTL generation for module 'nios_system_Nios2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_Nios2_cpu --dir=C:/Users/Matthew/AppData/Local/Temp/alt8223_308816624926235418.dir/0030_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Matthew/AppData/Local/Temp/alt8223_308816624926235418.dir/0030_cpu_gen//nios_system_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.11.23 15:21:19 (*) Starting Nios II generation
Info: cpu: # 2019.11.23 15:21:19 (*)   Checking for plaintext license.
Info: cpu: # 2019.11.23 15:21:20 (*)   Plaintext license not found.
Info: cpu: # 2019.11.23 15:21:20 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.11.23 15:21:20 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.11.23 15:21:20 (*)   Creating all objects for CPU
Info: cpu: # 2019.11.23 15:21:22 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.11.23 15:21:22 (*)   Creating plain-text RTL
Info: cpu: # 2019.11.23 15:21:22 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_Nios2_cpu'
Info: cpu: "Nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "System_PLL" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Nios2_data_master_translator"
Info: JTAG_UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_UART_avalon_jtag_slave_translator"
Info: Nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Nios2_data_master_agent"
Info: JTAG_UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_UART_avalon_jtag_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info: router_016: "mm_interconnect_0" instantiated altera_merlin_router "router_016"
Info: JTAG_to_FPGA_Bridge_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "JTAG_to_FPGA_Bridge_master_limiter"
Info: Reusing file C:/Users/Matthew/Documents/GitHub/string-hw-accelerator-nios2/DE2-115_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Matthew/Documents/GitHub/string-hw-accelerator-nios2/DE2-115_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: SRAM_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SRAM_avalon_sram_slave_burst_adapter"
Info: Reusing file C:/Users/Matthew/Documents/GitHub/string-hw-accelerator-nios2/DE2-115_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/Matthew/Documents/GitHub/string-hw-accelerator-nios2/DE2-115_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_009: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_009"
Info: Reusing file C:/Users/Matthew/Documents/GitHub/string-hw-accelerator-nios2/DE2-115_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_010: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_010"
Info: Reusing file C:/Users/Matthew/Documents/GitHub/string-hw-accelerator-nios2/DE2-115_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_009: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_009"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Matthew/Documents/GitHub/string-hw-accelerator-nios2/DE2-115_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Matthew/Documents/GitHub/string-hw-accelerator-nios2/DE2-115_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Matthew/Documents/GitHub/string-hw-accelerator-nios2/DE2-115_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SRAM_avalon_sram_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SRAM_avalon_sram_slave_rsp_width_adapter"
Info: Reusing file C:/Users/Matthew/Documents/GitHub/string-hw-accelerator-nios2/DE2-115_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Matthew/Documents/GitHub/string-hw-accelerator-nios2/DE2-115_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 66 modules, 104 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
