<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\EthernetBRIDGE\impl\gwsynthesis\EthernetBRIDGE.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\EthernetBRIDGE\src\pinout_test_board.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18EQ144C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon May 15 17:53:15 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1255</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1857</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>phy_rx_clk_ibuf/I </td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>phy_tx_clk_ibuf/I </td>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>rx_stat_valid</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q </td>
</tr>
<tr>
<td>phy_mdc_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>phy_rx_clk</td>
<td>100.000(MHz)</td>
<td>215.351(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>phy_tx_clk</td>
<td>100.000(MHz)</td>
<td>127.290(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>267.110(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>phy_mdc_d</td>
<td>100.000(MHz)</td>
<td>204.724(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of rx_stat_valid!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx_stat_valid</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx_stat_valid</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_mdc_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_mdc_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.144</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/last_byte_s4/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.821</td>
</tr>
<tr>
<td>2</td>
<td>2.823</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/tx_data_o_0_s2/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.142</td>
</tr>
<tr>
<td>3</td>
<td>2.823</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/tx_data_o_4_s2/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.142</td>
</tr>
<tr>
<td>4</td>
<td>2.823</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/tx_data_o_6_s2/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.142</td>
</tr>
<tr>
<td>5</td>
<td>2.844</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/tx_data_o_3_s2/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.121</td>
</tr>
<tr>
<td>6</td>
<td>2.844</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/tx_data_o_5_s2/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.121</td>
</tr>
<tr>
<td>7</td>
<td>2.846</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/last_byte_s4/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.119</td>
</tr>
<tr>
<td>8</td>
<td>2.862</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/pointer_6_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.103</td>
</tr>
<tr>
<td>9</td>
<td>2.867</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/nextByte_s4/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.098</td>
</tr>
<tr>
<td>10</td>
<td>2.875</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/tx_data_o_1_s2/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.090</td>
</tr>
<tr>
<td>11</td>
<td>2.875</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/tx_data_o_2_s2/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.090</td>
</tr>
<tr>
<td>12</td>
<td>2.883</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/pointer_3_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.082</td>
</tr>
<tr>
<td>13</td>
<td>2.883</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/pointer_8_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.082</td>
</tr>
<tr>
<td>14</td>
<td>2.883</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/pointer_9_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.082</td>
</tr>
<tr>
<td>15</td>
<td>2.883</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/pointer_10_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.082</td>
</tr>
<tr>
<td>16</td>
<td>2.883</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/pointer_12_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.082</td>
</tr>
<tr>
<td>17</td>
<td>2.905</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0/CE</td>
<td>phy_mdc_d:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-1.252</td>
<td>3.277</td>
</tr>
<tr>
<td>18</td>
<td>2.931</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/tx_data_o_7_s2/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.034</td>
</tr>
<tr>
<td>19</td>
<td>2.970</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/pointer_11_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.995</td>
</tr>
<tr>
<td>20</td>
<td>2.970</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/pointer_14_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.995</td>
</tr>
<tr>
<td>21</td>
<td>3.061</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/pointer_15_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.904</td>
</tr>
<tr>
<td>22</td>
<td>3.428</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0/CE</td>
<td>phy_mdc_d:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-1.252</td>
<td>2.754</td>
</tr>
<tr>
<td>23</td>
<td>3.524</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/tx_data_o_0_s2/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.441</td>
</tr>
<tr>
<td>24</td>
<td>3.524</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/tx_data_o_3_s2/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.441</td>
</tr>
<tr>
<td>25</td>
<td>3.524</td>
<td>controller/pointer_4_s0/Q</td>
<td>controller/tx_data_o_4_s2/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.441</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.919</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_s3/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/D</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.450</td>
<td>controller/finish_flag_s0/RESET</td>
<td>controller/finish_flag_s0/RESET</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>-1.119</td>
<td>0.715</td>
</tr>
<tr>
<td>3</td>
<td>0.143</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.297</td>
</tr>
<tr>
<td>4</td>
<td>0.143</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.297</td>
</tr>
<tr>
<td>5</td>
<td>0.263</td>
<td>configurator/wren_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0/D</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.392</td>
<td>0.700</td>
</tr>
<tr>
<td>6</td>
<td>0.271</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.425</td>
</tr>
<tr>
<td>7</td>
<td>0.271</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.425</td>
</tr>
<tr>
<td>8</td>
<td>0.271</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.425</td>
</tr>
<tr>
<td>9</td>
<td>0.271</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.425</td>
</tr>
<tr>
<td>10</td>
<td>0.272</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.426</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.429</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.429</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.429</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.432</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.432</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.432</td>
</tr>
<tr>
<td>17</td>
<td>0.278</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.432</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.432</td>
</tr>
<tr>
<td>19</td>
<td>0.278</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.432</td>
</tr>
<tr>
<td>20</td>
<td>0.332</td>
<td>rxfifo/wr_ptr_0_s0/Q</td>
<td>rxfifo/ram_ram_0_0_s/ADA[3]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>21</td>
<td>0.358</td>
<td>rxfifo/wr_ptr_5_s0/Q</td>
<td>rxfifo/ram_ram_0_0_s/ADA[8]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>22</td>
<td>0.358</td>
<td>rxfifo/wr_ptr_4_s0/Q</td>
<td>rxfifo/ram_ram_0_0_s/ADA[7]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>23</td>
<td>0.359</td>
<td>rxfifo/rd_ptr_0_s1/Q</td>
<td>rxfifo/ram_ram_0_0_s/ADB[3]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>24</td>
<td>0.396</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.550</td>
</tr>
<tr>
<td>25</td>
<td>0.405</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>1.559</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_mdc_d</td>
<td>configurator/i_31_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_mdc_d</td>
<td>configurator/i_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_mdc_d</td>
<td>configurator/i_25_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_mdc_d</td>
<td>configurator/i_24_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_mdc_d</td>
<td>configurator/i_23_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_mdc_d</td>
<td>configurator/i_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_mdc_d</td>
<td>configurator/i_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_mdc_d</td>
<td>configurator/i_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_mdc_d</td>
<td>configurator/wren_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_mdc_d</td>
<td>configurator/finish_flag_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/last_byte_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.829</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][A]</td>
<td>controller/n394_s9/I2</td>
</tr>
<tr>
<td>8.378</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[3][A]</td>
<td style=" background: #97FFFF;">controller/n394_s9/F</td>
</tr>
<tr>
<td>9.102</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">controller/last_byte_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>controller/last_byte_s4/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>controller/last_byte_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.942, 37.616%; route: 4.647, 59.417%; tC2Q: 0.232, 2.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.853</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>controller/n430_s9/I3</td>
</tr>
<tr>
<td>8.423</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">controller/n430_s9/F</td>
</tr>
<tr>
<td>8.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>controller/tx_data_o_0_s2/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>controller/tx_data_o_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 41.486%; route: 3.947, 55.266%; tC2Q: 0.232, 3.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.853</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>controller/n422_s9/I3</td>
</tr>
<tr>
<td>8.423</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">controller/n422_s9/F</td>
</tr>
<tr>
<td>8.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" font-weight:bold;">controller/tx_data_o_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>controller/tx_data_o_4_s2/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>controller/tx_data_o_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 41.486%; route: 3.947, 55.266%; tC2Q: 0.232, 3.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.853</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>controller/n418_s9/I3</td>
</tr>
<tr>
<td>8.423</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">controller/n418_s9/F</td>
</tr>
<tr>
<td>8.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>controller/tx_data_o_6_s2/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>controller/tx_data_o_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 41.486%; route: 3.947, 55.266%; tC2Q: 0.232, 3.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.853</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>controller/n424_s9/I3</td>
</tr>
<tr>
<td>8.402</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">controller/n424_s9/F</td>
</tr>
<tr>
<td>8.402</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>controller/tx_data_o_3_s2/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>controller/tx_data_o_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.942, 41.314%; route: 3.947, 55.429%; tC2Q: 0.232, 3.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.853</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td>controller/n420_s9/I3</td>
</tr>
<tr>
<td>8.402</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">controller/n420_s9/F</td>
</tr>
<tr>
<td>8.402</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" font-weight:bold;">controller/tx_data_o_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td>controller/tx_data_o_5_s2/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[0][B]</td>
<td>controller/tx_data_o_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.942, 41.314%; route: 3.947, 55.429%; tC2Q: 0.232, 3.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/last_byte_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.829</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>controller/n394_s10/I0</td>
</tr>
<tr>
<td>8.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" background: #97FFFF;">controller/n394_s10/F</td>
</tr>
<tr>
<td>8.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">controller/last_byte_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>controller/last_byte_s4/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>controller/last_byte_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 41.623%; route: 3.924, 55.118%; tC2Q: 0.232, 3.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[2][A]</td>
<td>controller/n406_s13/I1</td>
</tr>
<tr>
<td>8.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n406_s13/F</td>
</tr>
<tr>
<td>8.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[2][A]</td>
<td style=" font-weight:bold;">controller/pointer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[2][A]</td>
<td>controller/pointer_6_s0/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C21[2][A]</td>
<td>controller/pointer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 41.715%; route: 3.908, 55.018%; tC2Q: 0.232, 3.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/nextByte_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.829</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>controller/n396_s15/I1</td>
</tr>
<tr>
<td>8.378</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">controller/n396_s15/F</td>
</tr>
<tr>
<td>8.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">controller/nextByte_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>controller/nextByte_s4/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>controller/nextByte_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.942, 41.451%; route: 3.924, 55.281%; tC2Q: 0.232, 3.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.821</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>controller/n428_s9/I3</td>
</tr>
<tr>
<td>8.370</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">controller/n428_s9/F</td>
</tr>
<tr>
<td>8.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>controller/tx_data_o_1_s2/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>controller/tx_data_o_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.942, 41.497%; route: 3.916, 55.231%; tC2Q: 0.232, 3.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.821</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>controller/n426_s9/I3</td>
</tr>
<tr>
<td>8.370</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">controller/n426_s9/F</td>
</tr>
<tr>
<td>8.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td style=" font-weight:bold;">controller/tx_data_o_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>controller/tx_data_o_2_s2/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>controller/tx_data_o_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.942, 41.497%; route: 3.916, 55.231%; tC2Q: 0.232, 3.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>controller/n409_s13/I1</td>
</tr>
<tr>
<td>8.363</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td style=" background: #97FFFF;">controller/n409_s13/F</td>
</tr>
<tr>
<td>8.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td style=" font-weight:bold;">controller/pointer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>controller/pointer_3_s0/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>controller/pointer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.942, 41.543%; route: 3.908, 55.182%; tC2Q: 0.232, 3.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>controller/n404_s13/I1</td>
</tr>
<tr>
<td>8.363</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">controller/n404_s13/F</td>
</tr>
<tr>
<td>8.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" font-weight:bold;">controller/pointer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>controller/pointer_8_s0/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>controller/pointer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.942, 41.543%; route: 3.908, 55.182%; tC2Q: 0.232, 3.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>controller/n403_s13/I1</td>
</tr>
<tr>
<td>8.363</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">controller/n403_s13/F</td>
</tr>
<tr>
<td>8.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td style=" font-weight:bold;">controller/pointer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>controller/pointer_9_s0/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>controller/pointer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.942, 41.543%; route: 3.908, 55.182%; tC2Q: 0.232, 3.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>controller/n402_s13/I3</td>
</tr>
<tr>
<td>8.363</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td style=" background: #97FFFF;">controller/n402_s13/F</td>
</tr>
<tr>
<td>8.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td style=" font-weight:bold;">controller/pointer_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>controller/pointer_10_s0/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>controller/pointer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.942, 41.543%; route: 3.908, 55.182%; tC2Q: 0.232, 3.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>controller/n400_s13/I2</td>
</tr>
<tr>
<td>8.363</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td style=" background: #97FFFF;">controller/n400_s13/F</td>
</tr>
<tr>
<td>8.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">controller/pointer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>controller/pointer_12_s0/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>controller/pointer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.942, 41.543%; route: 3.908, 55.182%; tC2Q: 0.232, 3.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.352</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>7.226</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s2/I3</td>
</tr>
<tr>
<td>7.553</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C20[0][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s2/F</td>
</tr>
<tr>
<td>8.277</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0</td>
</tr>
<tr>
<td>11.182</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.252</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.780, 23.803%; route: 1.145, 34.939%; tC2Q: 1.352, 41.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.853</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td>controller/n416_s10/I3</td>
</tr>
<tr>
<td>8.315</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">controller/n416_s10/F</td>
</tr>
<tr>
<td>8.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" font-weight:bold;">controller/tx_data_o_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td>controller/tx_data_o_7_s2/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[1][B]</td>
<td>controller/tx_data_o_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.855, 40.588%; route: 3.947, 56.114%; tC2Q: 0.232, 3.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[2][A]</td>
<td>controller/n401_s13/I3</td>
</tr>
<tr>
<td>8.276</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C19[2][A]</td>
<td style=" background: #97FFFF;">controller/n401_s13/F</td>
</tr>
<tr>
<td>8.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[2][A]</td>
<td style=" font-weight:bold;">controller/pointer_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[2][A]</td>
<td>controller/pointer_11_s0/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C19[2][A]</td>
<td>controller/pointer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.855, 40.815%; route: 3.908, 55.868%; tC2Q: 0.232, 3.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>controller/n398_s13/I1</td>
</tr>
<tr>
<td>8.276</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n398_s13/F</td>
</tr>
<tr>
<td>8.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td style=" font-weight:bold;">controller/pointer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>controller/pointer_14_s0/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>controller/pointer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.855, 40.815%; route: 3.908, 55.868%; tC2Q: 0.232, 3.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>controller/n414_s20/I3</td>
</tr>
<tr>
<td>3.753</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n414_s20/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>controller/n414_s14/I2</td>
</tr>
<tr>
<td>4.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">controller/n414_s14/F</td>
</tr>
<tr>
<td>4.948</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>controller/n414_s11/I0</td>
</tr>
<tr>
<td>5.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">controller/n414_s11/F</td>
</tr>
<tr>
<td>6.410</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>controller/n394_s12/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">controller/n394_s12/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>controller/n397_s13/I1</td>
</tr>
<tr>
<td>8.185</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">controller/n397_s13/F</td>
</tr>
<tr>
<td>8.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td style=" font-weight:bold;">controller/pointer_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>controller/pointer_15_s0/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>controller/pointer_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.764, 40.035%; route: 3.908, 56.604%; tC2Q: 0.232, 3.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.352</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>6.805</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>7.061</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s2/I2</td>
</tr>
<tr>
<td>7.610</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s2/F</td>
</tr>
<tr>
<td>7.754</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0</td>
</tr>
<tr>
<td>11.182</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.252</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.002, 36.382%; route: 0.400, 14.528%; tC2Q: 1.352, 49.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>controller/n394_s34/I0</td>
</tr>
<tr>
<td>3.762</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n394_s34/F</td>
</tr>
<tr>
<td>3.934</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[2][A]</td>
<td>controller/n394_s26/I2</td>
</tr>
<tr>
<td>4.451</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n394_s26/F</td>
</tr>
<tr>
<td>4.873</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td>controller/n394_s17/I3</td>
</tr>
<tr>
<td>5.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C19[1][A]</td>
<td style=" background: #97FFFF;">controller/n394_s17/F</td>
</tr>
<tr>
<td>5.903</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][A]</td>
<td>controller/n416_s12/I0</td>
</tr>
<tr>
<td>6.356</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n416_s12/F</td>
</tr>
<tr>
<td>7.054</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td>controller/n416_s21/I2</td>
</tr>
<tr>
<td>7.381</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R22C20[2][B]</td>
<td style=" background: #97FFFF;">controller/n416_s21/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>controller/tx_data_o_0_s2/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>controller/tx_data_o_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.729, 42.369%; route: 3.480, 54.029%; tC2Q: 0.232, 3.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>controller/n394_s34/I0</td>
</tr>
<tr>
<td>3.762</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n394_s34/F</td>
</tr>
<tr>
<td>3.934</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[2][A]</td>
<td>controller/n394_s26/I2</td>
</tr>
<tr>
<td>4.451</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n394_s26/F</td>
</tr>
<tr>
<td>4.873</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td>controller/n394_s17/I3</td>
</tr>
<tr>
<td>5.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C19[1][A]</td>
<td style=" background: #97FFFF;">controller/n394_s17/F</td>
</tr>
<tr>
<td>5.903</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][A]</td>
<td>controller/n416_s12/I0</td>
</tr>
<tr>
<td>6.356</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n416_s12/F</td>
</tr>
<tr>
<td>7.054</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td>controller/n416_s21/I2</td>
</tr>
<tr>
<td>7.381</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R22C20[2][B]</td>
<td style=" background: #97FFFF;">controller/n416_s21/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>controller/tx_data_o_3_s2/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>controller/tx_data_o_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.729, 42.369%; route: 3.480, 54.029%; tC2Q: 0.232, 3.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n396_s43/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n396_s43/F</td>
</tr>
<tr>
<td>3.300</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>controller/n394_s34/I0</td>
</tr>
<tr>
<td>3.762</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n394_s34/F</td>
</tr>
<tr>
<td>3.934</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[2][A]</td>
<td>controller/n394_s26/I2</td>
</tr>
<tr>
<td>4.451</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n394_s26/F</td>
</tr>
<tr>
<td>4.873</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td>controller/n394_s17/I3</td>
</tr>
<tr>
<td>5.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C19[1][A]</td>
<td style=" background: #97FFFF;">controller/n394_s17/F</td>
</tr>
<tr>
<td>5.903</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][A]</td>
<td>controller/n416_s12/I0</td>
</tr>
<tr>
<td>6.356</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n416_s12/F</td>
</tr>
<tr>
<td>7.054</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td>controller/n416_s21/I2</td>
</tr>
<tr>
<td>7.381</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R22C20[2][B]</td>
<td style=" background: #97FFFF;">controller/n416_s21/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" font-weight:bold;">controller/tx_data_o_4_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.281</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>controller/tx_data_o_4_s2/CLK</td>
</tr>
<tr>
<td>11.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>controller/tx_data_o_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.729, 42.369%; route: 3.480, 54.029%; tC2Q: 0.232, 3.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 53.293%; route: 0.598, 46.707%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C19[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_s3/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C19[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_s3/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C19[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/finish_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/finish_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C37[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.715</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">controller/finish_flag_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>348</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.119</td>
<td>0.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>controller/finish_flag_s0/CLK</td>
</tr>
<tr>
<td>1.154</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/finish_flag_s0</td>
</tr>
<tr>
<td>1.165</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>controller/finish_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.370%; route: 0.443, 39.630%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R32C21[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C21[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.910%; route: 0.133, 10.295%; tC2Q: 0.853, 65.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R32C21[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C21[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.910%; route: 0.133, 10.295%; tC2Q: 0.853, 65.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>configurator/wren_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>configurator/wren_s0/CLK</td>
</tr>
<tr>
<td>0.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C23[2][B]</td>
<td style=" font-weight:bold;">configurator/wren_s0/Q</td>
</tr>
<tr>
<td>1.416</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C22[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.159%; tC2Q: 0.202, 28.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.425</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.758%; route: 0.262, 18.369%; tC2Q: 0.853, 59.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.425</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C20[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.758%; route: 0.262, 18.369%; tC2Q: 0.853, 59.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.425</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C20[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.758%; route: 0.262, 18.369%; tC2Q: 0.853, 59.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.425</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C20[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.758%; route: 0.262, 18.369%; tC2Q: 0.853, 59.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.426</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.739%; route: 0.263, 18.441%; tC2Q: 0.853, 59.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.429</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.693%; route: 0.266, 18.612%; tC2Q: 0.853, 59.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.429</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.693%; route: 0.266, 18.612%; tC2Q: 0.853, 59.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.429</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C19[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.693%; route: 0.266, 18.612%; tC2Q: 0.853, 59.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.432</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.648%; route: 0.269, 18.783%; tC2Q: 0.853, 59.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.432</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.648%; route: 0.269, 18.783%; tC2Q: 0.853, 59.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.432</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.648%; route: 0.269, 18.783%; tC2Q: 0.853, 59.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.432</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.648%; route: 0.269, 18.783%; tC2Q: 0.853, 59.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.432</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.648%; route: 0.269, 18.783%; tC2Q: 0.853, 59.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.432</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 21.648%; route: 0.269, 18.783%; tC2Q: 0.853, 59.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>rxfifo/wr_ptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rxfifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][A]</td>
<td>rxfifo/wr_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C19[0][A]</td>
<td style=" font-weight:bold;">rxfifo/wr_ptr_0_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">rxfifo/ram_ram_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>rxfifo/ram_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.375</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>rxfifo/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 55.078%; tC2Q: 0.202, 44.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>rxfifo/wr_ptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rxfifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[2][B]</td>
<td>rxfifo/wr_ptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C21[2][B]</td>
<td style=" font-weight:bold;">rxfifo/wr_ptr_5_s0/Q</td>
</tr>
<tr>
<td>1.733</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">rxfifo/ram_ram_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>rxfifo/ram_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.375</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>rxfifo/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>rxfifo/wr_ptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rxfifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>rxfifo/wr_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C21[2][A]</td>
<td style=" font-weight:bold;">rxfifo/wr_ptr_4_s0/Q</td>
</tr>
<tr>
<td>1.733</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">rxfifo/ram_ram_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>rxfifo/ram_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.375</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>rxfifo/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>rxfifo/rd_ptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rxfifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>rxfifo/rd_ptr_0_s1/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C20[2][B]</td>
<td style=" font-weight:bold;">rxfifo/rd_ptr_0_s1/Q</td>
</tr>
<tr>
<td>1.734</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">rxfifo/ram_ram_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>rxfifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.375</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>rxfifo/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.645%; tC2Q: 0.202, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R32C21[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.550</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 20.003%; route: 0.387, 24.953%; tC2Q: 0.853, 55.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R32C19[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.163</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R32C21[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.559</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.888%; route: 0.396, 25.386%; tC2Q: 0.853, 54.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>configurator/i_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>configurator/i_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>configurator/i_31_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>configurator/i_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>configurator/i_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>configurator/i_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>configurator/i_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>configurator/i_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>configurator/i_25_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>configurator/i_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>configurator/i_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>configurator/i_24_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>configurator/i_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>configurator/i_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>configurator/i_23_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>configurator/i_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>configurator/i_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>configurator/i_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>configurator/i_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>configurator/i_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>configurator/i_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>configurator/i_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>configurator/i_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>configurator/i_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>configurator/wren_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>configurator/wren_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>configurator/wren_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>configurator/finish_flag_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>configurator/finish_flag_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>configurator/finish_flag_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>348</td>
<td>phy_tx_clk_d</td>
<td>2.144</td>
<td>0.670</td>
</tr>
<tr>
<td>242</td>
<td>phy_rx_clk_d</td>
<td>4.578</td>
<td>0.924</td>
</tr>
<tr>
<td>83</td>
<td>clk_tx_ena_int</td>
<td>3.924</td>
<td>1.478</td>
</tr>
<tr>
<td>75</td>
<td>hd_state_enable</td>
<td>6.809</td>
<td>1.175</td>
</tr>
<tr>
<td>72</td>
<td>tx_pause_source_addr_reg1_0_9</td>
<td>7.682</td>
<td>1.481</td>
</tr>
<tr>
<td>72</td>
<td>tx_pause_source_addr_reg1_0_10</td>
<td>7.077</td>
<td>2.086</td>
</tr>
<tr>
<td>64</td>
<td>tx_pause_val_latch_15_8</td>
<td>6.809</td>
<td>1.950</td>
</tr>
<tr>
<td>50</td>
<td>clk_d</td>
<td>6.256</td>
<td>0.653</td>
</tr>
<tr>
<td>43</td>
<td>c_state.s_ifg</td>
<td>5.647</td>
<td>2.035</td>
</tr>
<tr>
<td>41</td>
<td>tx_mac_ready</td>
<td>5.313</td>
<td>1.415</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R32C26</td>
<td>90.28%</td>
</tr>
<tr>
<td>R33C30</td>
<td>86.11%</td>
</tr>
<tr>
<td>R30C25</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C36</td>
<td>83.33%</td>
</tr>
<tr>
<td>R20C19</td>
<td>81.94%</td>
</tr>
<tr>
<td>R33C36</td>
<td>81.94%</td>
</tr>
<tr>
<td>R23C37</td>
<td>81.94%</td>
</tr>
<tr>
<td>R21C30</td>
<td>80.56%</td>
</tr>
<tr>
<td>R21C37</td>
<td>80.56%</td>
</tr>
<tr>
<td>R36C36</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
