// Seed: 132267288
module module_0 (
    input  uwire id_0,
    output wand  id_1,
    input  tri1  id_2,
    output wire  id_3
);
  supply0 id_5;
  logic   id_6 = 1;
  logic   id_7 = 1'b0;
  assign id_5 = -1 + id_5;
  wire [-1 'b0 : 1 'b0] id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    input wor id_4,
    output uwire id_5,
    input uwire id_6,
    output wire id_7,
    input supply0 id_8
    , id_17,
    output wand id_9,
    input tri0 id_10,
    input wor id_11
    , id_18,
    output logic id_12,
    input tri0 id_13,
    input wor id_14,
    output uwire id_15
);
  always @(posedge -1) id_12 <= id_11;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_2
  );
endmodule
