0.6
2018.3
Dec  7 2018
00:33:28
D:/verilog/multi_cycle/multi_cycle.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sim_1/new/alutest.sv,1649040689,systemVerilog,,,,alutest,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sim_1/new/iosim.sv,1650183304,systemVerilog,,,,iosim,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sim_1/new/testbench1.sv,1648991084,systemVerilog,,,,testbench,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/new/IO.sv,1648556861,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/alu.sv,,IO,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/new/mux7seg.sv,1647679175,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/reg32.sv,,hex;mux7seg,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/sources_1/new/datamemorydecoder.sv,1650193255,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/datapath.sv,,dMemoryDecoder,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/alu.sv,1649040094,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/aludec.sv,,alu,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/aludec.sv,1649730001,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/controller.sv,,aludec,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/controller.sv,1649728352,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/sources_1/new/datamemorydecoder.sv,,controller,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/flopr.sv,1649038524,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/maindec.sv,,flopr,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mips_final/project_2.srcs/sources_1/new/dmem.sv,1650163279,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/flopr.sv,,mem,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mips_final/project_2.srcs/sources_1/new/mips.sv,1650187142,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mux2.sv,,mips,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mips_final/project_2.srcs/sources_1/new/signext.sv,1649724364,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/sl2.sv,,signext,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mux2.sv,1646095778,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/mux4.sv,,mux2,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/regfile.sv,1646096777,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mips_final/project_2.srcs/sources_1/new/signext.sv,,regfile,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/sl2.sv,1646096575,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/top.sv,,sl2,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/datapath.sv,1650170525,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mips_final/project_2.srcs/sources_1/new/dmem.sv,,datapath,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/maindec.sv,1649729811,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/memery.sv,,maindec,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/memery.sv,1650193258,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mips_final/project_2.srcs/sources_1/new/mips.sv,,memery,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/mux4.sv,1648990881,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/new/mux7seg.sv,,mux4,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/reg32.sv,1648538871,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/regfile.sv,,reg32,,,,,,,,
D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/top.sv,1650186977,systemVerilog,,D:/verilog/multi_cycle/multi_cycle.srcs/sim_1/new/iosim.sv,,top,,,,,,,,
