
---------- Begin Simulation Statistics ----------
final_tick                                57899290500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 197348                       # Simulator instruction rate (inst/s)
host_mem_usage                                4491036                       # Number of bytes of host memory used
host_op_rate                                   349982                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   101.14                       # Real time elapsed on the host
host_tick_rate                              572493760                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19958828                       # Number of instructions simulated
sim_ops                                      35395539                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057899                       # Number of seconds simulated
sim_ticks                                 57899290500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.579857                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920443                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871002                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365557                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28459                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       95828644                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086357                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313321                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          269                       # TLB misses on write requests
system.cpu0.numCycles                       115798581                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19969937                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              285                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    285                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9958827                       # Number of instructions committed
system.cpu1.committedOps                     20886171                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.627725                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5657144                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2448242                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        34933                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1487216                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          534                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       75316943                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086001                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5314497                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          621                       # TLB misses on write requests
system.cpu1.numCycles                       115798499                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             689197      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16237543     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2345      0.01%     81.05% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 161956      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24961      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24780      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86175      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6894      0.03%     82.52% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95118      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89466      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6128      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1701      0.01%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8239      0.04%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.48% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1883501      9.02%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1359373      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           155846      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50770      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20886171                       # Class of committed instruction
system.cpu1.tickCycles                       40481556                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1308070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2617183                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2439601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7830                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4879268                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7830                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             369077                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       948405                       # Transaction distribution
system.membus.trans_dist::CleanEvict           359665                       # Transaction distribution
system.membus.trans_dist::ReadExReq            940035                       # Transaction distribution
system.membus.trans_dist::ReadExResp           940035                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        369078                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3926295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3926295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3926295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    144481088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    144481088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               144481088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1309113                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1309113    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1309113                       # Request fanout histogram
system.membus.reqLayer4.occupancy          6820940500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              11.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6908719500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302144                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302144                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302144                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302144                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11110                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11110                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11110                       # number of overall misses
system.cpu0.icache.overall_misses::total        11110                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    277161500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    277161500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    277161500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    277161500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313254                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313254                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313254                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313254                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004803                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004803                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004803                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004803                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24947.029703                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24947.029703                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24947.029703                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24947.029703                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11094                       # number of writebacks
system.cpu0.icache.writebacks::total            11094                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11110                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11110                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11110                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11110                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    266051500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    266051500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    266051500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    266051500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004803                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004803                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004803                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004803                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23947.029703                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23947.029703                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23947.029703                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23947.029703                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11094                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11110                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11110                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    277161500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    277161500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313254                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313254                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004803                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004803                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24947.029703                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24947.029703                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11110                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11110                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    266051500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    266051500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004803                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004803                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23947.029703                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23947.029703                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999764                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313254                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11110                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.213681                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999764                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18517142                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18517142                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320129                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320129                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465713                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465713                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465713                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465713                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  99490106000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  99490106000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  99490106000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  99490106000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785842                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785842                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785842                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785842                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166827                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166827                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166827                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166827                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67878.299503                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67878.299503                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67878.299503                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67878.299503                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       912529                       # number of writebacks
system.cpu0.dcache.writebacks::total           912529                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       546131                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       546131                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       546131                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       546131                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919582                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919582                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  78673452500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  78673452500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  78673452500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  78673452500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85553.493326                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85553.493326                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85553.493326                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85553.493326                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919565                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495634                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495634                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9376                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9376                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    329732000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    329732000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006230                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006230                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35167.662116                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35167.662116                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    306466000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    306466000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006008                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006008                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 33893.607609                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33893.607609                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456337                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456337                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  99160374000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  99160374000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200023                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200023                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68088.892887                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68088.892887                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545797                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545797                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  78366986500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  78366986500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86066.495157                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86066.495157                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999779                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239710                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919581                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960287                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999779                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206317                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206317                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4190670                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4190670                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4190670                       # number of overall hits
system.cpu1.icache.overall_hits::total        4190670                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1123668                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1123668                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1123668                       # number of overall misses
system.cpu1.icache.overall_misses::total      1123668                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  37409551000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  37409551000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  37409551000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  37409551000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5314338                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5314338                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5314338                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5314338                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.211441                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.211441                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.211441                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.211441                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33292.352367                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33292.352367                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33292.352367                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33292.352367                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1123651                       # number of writebacks
system.cpu1.icache.writebacks::total          1123651                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1123668                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1123668                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1123668                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1123668                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  36285884000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  36285884000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  36285884000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  36285884000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.211441                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.211441                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.211441                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.211441                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32292.353257                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32292.353257                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32292.353257                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32292.353257                       # average overall mshr miss latency
system.cpu1.icache.replacements               1123651                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4190670                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4190670                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1123668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1123668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  37409551000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  37409551000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5314338                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5314338                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.211441                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.211441                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33292.352367                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33292.352367                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1123668                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1123668                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  36285884000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  36285884000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.211441                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.211441                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32292.353257                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32292.353257                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999753                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5314337                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1123667                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.729459                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999753                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43638371                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43638371                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3312511                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3312511                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3313495                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3313495                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       461490                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        461490                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       462560                       # number of overall misses
system.cpu1.dcache.overall_misses::total       462560                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  16985269000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16985269000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  16985269000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16985269000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3774001                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3774001                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3776055                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3776055                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.122281                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.122281                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122498                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122498                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 36805.280721                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36805.280721                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 36720.142252                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36720.142252                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       175037                       # number of writebacks
system.cpu1.dcache.writebacks::total           175037                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        77221                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77221                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        77221                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77221                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       384269                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       384269                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       385307                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       385307                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  13646972000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13646972000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  13730137500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13730137500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101820                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101820                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102040                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102040                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 35514.111209                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35514.111209                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 35634.279938                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35634.279938                       # average overall mshr miss latency
system.cpu1.dcache.replacements                385291                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2066257                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2066257                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       296608                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       296608                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  10737434000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10737434000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2362865                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2362865                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 36200.756554                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36200.756554                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12895                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12895                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       283713                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       283713                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   9979930500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9979930500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.120072                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.120072                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 35176.148079                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35176.148079                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1246254                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1246254                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164882                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164882                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   6247835000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6247835000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1411136                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1411136                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116843                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116843                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 37892.765735                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37892.765735                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        64326                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        64326                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       100556                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       100556                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3667041500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3667041500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071259                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071259                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 36467.654839                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36467.654839                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          984                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          984                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1070                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1070                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.520935                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.520935                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     83165500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     83165500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 80120.905588                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 80120.905588                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999769                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3698802                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           385307                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.599623                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999769                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30593747                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30593747                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9313                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              835142                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              278403                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1130553                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9313                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7695                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             835142                       # number of overall hits
system.l2.overall_hits::.cpu1.data             278403                       # number of overall hits
system.l2.overall_hits::total                 1130553                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1797                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            911887                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            288526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            106904                       # number of demand (read+write) misses
system.l2.demand_misses::total                1309114                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1797                       # number of overall misses
system.l2.overall_misses::.cpu0.data           911887                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           288526                       # number of overall misses
system.l2.overall_misses::.cpu1.data           106904                       # number of overall misses
system.l2.overall_misses::total               1309114                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    146397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  77187927500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  25592764000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  10166023000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     113093111500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    146397000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  77187927500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  25592764000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  10166023000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    113093111500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1123668                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          385307                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2439667                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1123668                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         385307                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2439667                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.161746                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.991632                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.256772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.277451                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.536595                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.161746                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.991632                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.256772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.277451                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.536595                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81467.445743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84646.373399                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88701.759980                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 95094.879518                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86389.047478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81467.445743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84646.373399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88701.759980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 95094.879518                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86389.047478                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              948405                       # number of writebacks
system.l2.writebacks::total                    948405                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       911887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       288526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       106904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1309114                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       911887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       288526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       106904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1309114                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    128427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  68069067500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  22707514000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9096983000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 100001991500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    128427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  68069067500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  22707514000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9096983000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 100001991500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.161746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.991632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.256772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.277451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.536595                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.161746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.991632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.256772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.277451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.536595                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71467.445743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74646.384366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78701.794639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 85094.879518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76389.062755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71467.445743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74646.384366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78701.794639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 85094.879518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76389.062755                       # average overall mshr miss latency
system.l2.replacements                        1310555                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1087566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1087566                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1087566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1087566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1134745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1134745                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1134745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1134745                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5345                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5345                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            69684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 71091                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          30903                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              940036                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  76962709000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2756965000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   79719674000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1011127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.307227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929691                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84655.060371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89213.506779                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84804.915982                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        30903                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         940036                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  67871389000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2447935000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  70319324000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.307227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74655.071370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79213.506779                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74804.926620                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9313                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        835142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             844455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1797                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       288526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           290323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    146397000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  25592764000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  25739161000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1123668                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1134778                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.161746                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.256772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.255841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81467.445743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88701.759980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88656.982051                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       288526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       290323                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    128427000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  22707514000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  22835941000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.161746                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.256772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.255841                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71467.445743                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78701.794639                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78657.016495                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       208719                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            215007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2754                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        76001                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           78755                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    225218500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   7409058000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7634276500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       284720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        293762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.304579                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.266932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.268091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81778.685548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97486.322548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96937.038918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2754                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        76001                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        78755                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    197678500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   6649048000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6846726500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.304579                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.266932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.268091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71778.685548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87486.322548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86937.038918                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.494935                       # Cycle average of tags in use
system.l2.tags.total_refs                     4873921                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1311579                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.716071                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.479777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.591505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      726.944200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      166.105750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       90.373703                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.036601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.709906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.162213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.088256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999507                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  40345723                       # Number of tag accesses
system.l2.tags.data_accesses                 40345723                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        115008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58360704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      18465664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6841856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           83783232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       115008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     18465664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18580672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     60697920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        60697920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         911886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         288526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         106904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1309113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       948405                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             948405                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1986346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1007969243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        318927293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        118168218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1447051100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1986346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    318927293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        320913639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1048336162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1048336162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1048336162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1986346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1007969243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       318927293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       118168218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2495387262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    948343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    911863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    288526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    105215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000202494500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        59061                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        59061                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3387334                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             890839                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1309113                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     948405                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1309113                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   948405                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1712                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    62                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            129764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             84753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             76429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             75308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             59833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             68696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             84691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             60910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             74518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            78900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            74363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            73409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           119346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             57066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             58945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             59941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             59911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            59112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            58297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            59573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            60236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            58999                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21484285250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6537005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             45998054000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16432.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35182.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1060625                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  852703                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1309113                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               948405                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  676235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  489444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  131356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  60182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  59609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  59651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  59738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  63460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  60954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  62818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  63241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       342395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    421.634942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   231.639955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   404.579664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119421     34.88%     34.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        60381     17.63%     52.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27777      8.11%     60.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13011      3.80%     64.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9680      2.83%     67.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8908      2.60%     69.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7920      2.31%     72.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7260      2.12%     74.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        88037     25.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       342395                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        59061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.136384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.696201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.201314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          58831     99.61%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           160      0.27%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            26      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           19      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         59061                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        59061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.056687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.052054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.410747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            57703     97.70%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              418      0.71%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              203      0.34%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              471      0.80%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              222      0.38%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               41      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         59061                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               83673664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  109568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                60692736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                83783232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             60697920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1445.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1048.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1447.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1048.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57899252000                       # Total gap between requests
system.mem_ctrls.avgGap                      25647.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       115008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58359232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     18465664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      6733760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     60692736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1986345.583975679241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1007943819.277025580406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 318927293.245501875877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 116301252.430718481541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1048246627.478103518486                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       911886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       288526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       106904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       948405                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     54716500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30469828500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  10796194500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4677314500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1452239624000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30448.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33414.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37418.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43752.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1531244.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1066123380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            566654220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4348302840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2468699820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4570463040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25576617630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        695123520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39291984450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        678.626355                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1549798500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1933360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54416132000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1378591200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            732734805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4986540300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2481551460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4570463040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25947693330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        382638720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40480212855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        699.148686                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    726626500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1933360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55239304000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1428539                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2035971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1134745                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          579440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1011127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1011126                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1134778                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       293762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3370986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1155905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7318933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1421056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117255040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    143828352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     35862016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              298366464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1310555                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60697920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3750222                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002088                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045646                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3742392     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7830      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3750222                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4661945000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         578043334                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1685515969                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1384454314                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16677475                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57899290500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
