
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.755127 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.755127 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.748535 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.748535 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008528    0.054592    2.071602 2368.820068 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.054592    0.000000 2368.820068 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028454    0.147908    1.833087 2370.653320 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.147908    0.000000 2370.653320 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.014054    0.078769    1.925400 2372.578613 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.078769    0.000227 2372.578857 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034020    0.127196    0.149612 2372.728516 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.127196    0.000227 2372.728760 ^ io_west_out[13] (out)
                                           2372.728760   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.728760   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.020996   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.755127 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.755127 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.748535 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.748535 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008528    0.054592    2.071602 2368.820068 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.054592    0.000000 2368.820068 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028454    0.147908    1.833087 2370.653320 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.147908    0.000000 2370.653320 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005698    0.043502    1.817398 2372.470703 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.043502    0.000000 2372.470703 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128314    0.141426 2372.612061 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.128315    0.000455 2372.612549 ^ io_south_out[13] (out)
                                           2372.612549   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.612549   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.137695   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.772705 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.772705 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.682373 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.682373 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053528    0.260592    1.613444 2368.295898 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.260592    0.000682 2368.296631 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.014839    0.085447    2.165962 2370.462402 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.085447    0.000000 2370.462402 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.011116    0.065996    1.697345 2372.159912 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.065996    0.000227 2372.160156 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.127440    0.146656 2372.306641 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.127440    0.000227 2372.306885 ^ io_west_out[4] (out)
                                           2372.306885   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.306885   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.443359   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.853516 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.853760 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.776855 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.776855 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.702148 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.702148 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009128    0.055608    1.549097 2368.251221 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.055608    0.000000 2368.251221 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031139    0.160550    1.910394 2370.161621 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.160550    0.000000 2370.161621 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.010238    0.064742    1.821491 2371.983154 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.064742    0.000227 2371.983398 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.126785    0.145974 2372.129395 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.126785    0.000227 2372.129639 ^ io_west_out[12] (out)
                                           2372.129639   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.129639   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.620605   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.772705 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.772705 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.682373 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.682373 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053528    0.260592    1.613444 2368.295898 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.260592    0.000682 2368.296631 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.014839    0.085447    2.165962 2370.462402 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.085447    0.000000 2370.462402 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.005825    0.039367    1.454964 2371.917480 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.039367    0.000000 2371.917480 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128131    0.139835 2372.057373 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.128132    0.000455 2372.057861 ^ io_south_out[4] (out)
                                           2372.057861   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.057861   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.692383   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.828613 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.828613 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.577393 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.577393 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031672    0.159363    1.557055 2368.134521 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.159363    0.000455 2368.134766 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014039    0.087419    2.026809 2370.161621 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.087419    0.000000 2370.161621 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.009023    0.063990    1.736453 2371.898193 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.063990    0.000227 2371.898438 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.127440    0.146201 2372.044678 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.127440    0.000227 2372.044678 ^ io_west_out[5] (out)
                                           2372.044678   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.044678   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.705078   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.853516 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.853760 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.776855 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.776855 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.702148 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.702148 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009128    0.055608    1.549097 2368.251221 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.055608    0.000000 2368.251221 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031139    0.160550    1.910394 2370.161621 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.160550    0.000000 2370.161621 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006158    0.043445    1.602984 2371.764648 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.043445    0.000000 2371.764648 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128314    0.141426 2371.906006 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.128316    0.000455 2371.906494 ^ io_south_out[12] (out)
                                           2371.906494   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.906494   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.843262   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2362.971191 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2362.971436 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.521484 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.521484 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.235840 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.235840 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029528    0.148567    1.882654 2368.118408 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.148567    0.000455 2368.118896 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015454    0.087205    1.992930 2370.111816 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.087205    0.000000 2370.111816 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009235    0.057009    1.604121 2371.716064 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.057009    0.000227 2371.716309 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.127275    0.144610 2371.860840 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.127275    0.000227 2371.861084 ^ io_west_out[6] (out)
                                           2371.861084   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.861084   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.888672   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.755127 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.755127 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.748535 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.748535 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008528    0.054592    2.071602 2368.820068 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.054592    0.000000 2368.820068 ^ cell1/CBnorth_in[13] (fpgacell)
     3    0.185118    0.882668    2.419029 2371.239258 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.883430    0.023419 2371.262695 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.172728    0.626453    0.477030 2371.739746 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.638533    0.069576 2371.809326 ^ io_east_out[13] (out)
                                           2371.809326   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.809326   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.940430   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.828613 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.828613 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.577393 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.577393 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031672    0.159363    1.557055 2368.134521 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.159363    0.000455 2368.134766 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014039    0.087419    2.026809 2370.161621 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.087419    0.000000 2370.161621 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.005958    0.046622    1.490435 2371.652100 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.046622    0.000000 2371.652100 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128270    0.142336 2371.794434 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.128308    0.000455 2371.794922 ^ io_south_out[5] (out)
                                           2371.794922   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.794922   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.955078   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2362.971191 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2362.971436 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.521484 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.521484 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.235840 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.235840 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029528    0.148567    1.882654 2368.118408 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.148567    0.000455 2368.118896 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015454    0.087205    1.992930 2370.111816 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.087205    0.000000 2370.111816 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.006598    0.045063    1.505896 2371.617676 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.045063    0.000000 2371.617676 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128310    0.141881 2371.759766 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.128312    0.000455 2371.760010 ^ io_south_out[6] (out)
                                           2371.760010   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.760010   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.989746   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.853516 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.853760 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.776855 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.776855 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.702148 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.702148 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009128    0.055608    1.549097 2368.251221 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.055608    0.000000 2368.251221 ^ cell1/CBnorth_in[12] (fpgacell)
     3    0.103177    0.497300    2.224851 2370.476074 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.500229    0.032742 2370.508789 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.142509    0.518232    0.411092 2370.919922 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.527183    0.054570 2370.974609 ^ io_east_out[12] (out)
                                           2370.974609   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.974609   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.775391   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.772705 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.772705 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.682373 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.682373 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053528    0.260592    1.613444 2368.295898 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.260592    0.000682 2368.296631 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.011432    0.063601    2.380148 2370.676758 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.063601    0.000455 2370.677246 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.040264    0.149522    0.160526 2370.837646 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.149549    0.001592 2370.839355 ^ io_east_out[4] (out)
                                           2370.839355   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.839355   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.911133   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.755127 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.755127 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.748535 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.748535 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008528    0.054592    2.071602 2368.820068 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.054592    0.000000 2368.820068 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005620    0.043213    1.677108 2370.497314 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.043213    0.000000 2370.497314 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128315    0.141199 2370.638428 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.128316    0.000455 2370.638916 ^ io_south_out[29] (out)
                                           2370.638916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.638916   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.111328   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2362.971191 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2362.971436 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.521484 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.521484 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.235840 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.235840 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029528    0.148567    1.882654 2368.118408 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.148567    0.000455 2368.118896 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.012117    0.066306    2.102979 2370.221924 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.066306    0.000455 2370.222412 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.043536    0.160689    0.168711 2370.391113 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.160734    0.002274 2370.393311 ^ io_east_out[6] (out)
                                           2370.393311   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.393311   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.356934   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.828613 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.828613 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.577393 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.577393 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031672    0.159363    1.557055 2368.134521 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.159363    0.000455 2368.134766 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014877    0.078494    2.039315 2370.174072 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.078494    0.000455 2370.174561 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.042942    0.159012    0.170076 2370.344727 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.159051    0.002046 2370.346680 ^ io_east_out[5] (out)
                                           2370.346680   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.346680   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.403320   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.772705 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.772705 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.682373 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.682373 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053528    0.260592    1.613444 2368.295898 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.260592    0.000682 2368.296631 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005976    0.039993    1.911076 2370.207520 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.039993    0.000000 2370.207520 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.128392    0.140290 2370.347900 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.128393    0.000455 2370.348389 ^ io_south_out[20] (out)
                                           2370.348389   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.348389   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.401855   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2362.971191 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2362.971436 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.521484 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.521484 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.235840 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.235840 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029528    0.148567    1.882654 2368.118408 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.148567    0.000455 2368.118896 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.006520    0.044750    1.872650 2369.991699 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.044750    0.000000 2369.991699 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128311    0.141654 2370.133301 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.128312    0.000455 2370.133789 ^ io_south_out[22] (out)
                                           2370.133789   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.133789   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.616211   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.828613 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.828613 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.577393 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.577393 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031672    0.159363    1.557055 2368.134521 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.159363    0.000455 2368.134766 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006037    0.046907    1.761919 2369.896729 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.046907    0.000000 2369.896729 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034328    0.128313    0.142336 2370.039062 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.128350    0.000455 2370.039551 ^ io_south_out[21] (out)
                                           2370.039551   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.039551   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.710449   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.671143 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.671143 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.475830 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.475830 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.007872    0.047834    1.855824 2366.331543 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.047834    0.000000 2366.331543 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014621    0.081571    1.514536 2367.846191 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.081571    0.000000 2367.846191 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006309    0.041106    2.041588 2369.887695 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.041106    0.000000 2369.887695 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.128084    0.140517 2370.028320 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.128085    0.000455 2370.028564 ^ io_north_out[1] (out)
                                           2370.028564   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.028564   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.721191   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.853516 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.853760 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.776855 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.776855 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.702148 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.702148 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009128    0.055608    1.549097 2368.251221 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.055608    0.000000 2368.251221 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006210    0.043652    1.621174 2369.872559 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.043652    0.000000 2369.872559 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128314    0.141426 2370.013916 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.128315    0.000455 2370.014404 ^ io_south_out[28] (out)
                                           2370.014404   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.014404   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.735840   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.755127 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.755127 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.748535 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.748535 ^ cell3/SBwest_in[13] (fpgacell)
     3    0.132484    0.638718    2.627075 2369.375732 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.641475    0.036835 2369.412598 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.132717    0.481761    0.396312 2369.808838 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.489043    0.047521 2369.856201 ^ io_east_out[29] (out)
                                           2369.856201   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.856201   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.893555   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.671143 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.671143 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.475830 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.475830 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.007872    0.047834    1.855824 2366.331543 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.047834    0.000000 2366.331543 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014621    0.081571    1.514536 2367.846191 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.081571    0.000000 2367.846191 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010020    0.057940    1.549324 2369.395508 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.057940    0.000227 2369.395752 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.127445    0.144837 2369.540527 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.127445    0.000227 2369.540771 ^ io_west_out[17] (out)
                                           2369.540771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.540771   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.209473   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.853516 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.853760 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.776855 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.776855 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.702148 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.702148 ^ cell3/SBwest_in[12] (fpgacell)
     3    0.113905    0.550290    2.179832 2368.882080 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.552459    0.030241 2368.912354 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.141085    0.506274    0.438831 2369.351074 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.506638    0.011369 2369.362549 ^ io_east_out[28] (out)
                                           2369.362549   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.362549   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.387695   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.772705 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.772705 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.682373 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.682373 ^ cell3/SBwest_in[4] (fpgacell)
     3    0.104625    0.502479    2.219394 2368.901855 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.503769    0.022965 2368.924805 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.125116    0.455241    0.375849 2369.300537 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.460920    0.041155 2369.341797 ^ io_east_out[20] (out)
                                           2369.341797   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.341797   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.408203   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.828613 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.828613 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.577393 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.577393 ^ cell3/SBwest_in[5] (fpgacell)
     3    0.149774    0.717656    2.184152 2368.761475 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.717771    0.009095 2368.770508 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.123215    0.448349    0.372438 2369.143066 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.454069    0.040927 2369.184082 ^ io_east_out[21] (out)
                                           2369.184082   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.184082   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.566406   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2362.971191 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2362.971436 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.521484 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.521484 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.235840 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.235840 ^ cell3/SBwest_in[6] (fpgacell)
     3    0.147210    0.704660    2.477918 2368.713867 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.704706    0.006139 2368.719971 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.120093    0.436702    0.367891 2369.087891 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.442023    0.038881 2369.126709 ^ io_east_out[22] (out)
                                           2369.126709   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.126709   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.623535   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.755127 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.755127 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.748535 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.748535 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.007966    0.048387    2.012939 2368.761475 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.048387    0.000000 2368.761475 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.037993    0.141417    0.151658 2368.913086 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.141424    0.000909 2368.914062 ^ io_north_out[29] (out)
                                           2368.914062   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.914062   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.835938   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.853516 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.853760 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.776855 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.776855 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.702148 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.702148 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011057    0.061789    2.047500 2368.749756 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.061789    0.000227 2368.750000 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.036754    0.136965    0.152113 2368.902100 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.136969    0.000682 2368.902588 ^ io_north_out[28] (out)
                                           2368.902588   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.902588   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.847168   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.671143 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.671143 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.475830 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.475830 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.007872    0.047834    1.855824 2366.331543 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.047834    0.000000 2366.331543 ^ cell3/SBsouth_in[1] (fpgacell)
     3    0.152343    0.730688    2.207571 2368.539062 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.730894    0.011823 2368.551025 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.094513    0.345160    0.311957 2368.863037 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.348454    0.027285 2368.890137 ^ io_east_out[17] (out)
                                           2368.890137   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.890137   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.860352   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2362.971191 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2362.971436 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.521484 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.521484 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.235840 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.235840 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.008394    0.050074    2.499519 2368.735352 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.050074    0.000000 2368.735352 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128117    0.143245 2368.878662 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.128155    0.000455 2368.879150 ^ io_north_out[22] (out)
                                           2368.879150   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.879150   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.871094   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.828613 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.828613 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.577393 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.577393 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.008563    0.050817    2.024990 2368.602295 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.050817    0.000000 2368.602295 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.127981    0.143245 2368.745605 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.128019    0.000455 2368.746094 ^ io_north_out[21] (out)
                                           2368.746094   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.746094   data arrival time
---------------------------------------------------------------------------------------------
                                           5631.003906   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.772705 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.772705 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.682373 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.682373 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.008021    0.048420    1.872195 2368.554688 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.048420    0.000000 2368.554688 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128121    0.142791 2368.697510 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.128159    0.000455 2368.697754 ^ io_north_out[20] (out)
                                           2368.697754   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.697754   data arrival time
---------------------------------------------------------------------------------------------
                                           5631.052246   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.671143 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.671143 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.475830 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.475830 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.007872    0.047834    1.855824 2366.331543 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.047834    0.000000 2366.331543 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.006502    0.041920    1.991566 2368.323242 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.041920    0.000000 2368.323242 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.128395    0.140972 2368.464111 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.128397    0.000455 2368.464600 ^ io_north_out[17] (out)
                                           2368.464600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.464600   data arrival time
---------------------------------------------------------------------------------------------
                                           5631.285645   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.853516 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.853760 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.776855 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.776855 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.008755    0.051697    2.104116 2366.880859 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.051697    0.000227 2366.881104 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034540    0.129057    0.144382 2367.025391 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.129095    0.000455 2367.025879 ^ io_north_out[12] (out)
                                           2367.025879   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.025879   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.724121   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.828613 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.828613 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008573    0.050857    2.046591 2366.875244 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.050857    0.000000 2366.875244 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.127981    0.143473 2367.018799 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.128018    0.000455 2367.019043 ^ io_north_out[5] (out)
                                           2367.019043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.019043   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.730957   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2362.971191 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2362.971436 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.521484 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.521484 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008484    0.050467    2.200750 2366.722168 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.050467    0.000000 2366.722168 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034309    0.128239    0.143473 2366.865723 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.128276    0.000455 2366.866211 ^ io_north_out[6] (out)
                                           2366.866211   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.866211   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.883789   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.755127 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.755127 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.012650    0.072742    1.920625 2366.675781 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.072742    0.000000 2366.675781 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128102    0.148702 2366.824463 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.128102    0.000455 2366.824951 ^ io_west_out[29] (out)
                                           2366.824951   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.824951   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.925293   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.772705 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.772705 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.008007    0.048359    1.872195 2366.644775 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.048359    0.000000 2366.644775 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128121    0.142791 2366.787598 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.128159    0.000455 2366.788086 ^ io_north_out[4] (out)
                                           2366.788086   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.788086   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.961914   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.853516 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.853760 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.776855 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.776855 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.009766    0.062854    1.819672 2366.596436 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.062854    0.000000 2366.596436 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.127441    0.145974 2366.742432 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.127441    0.000227 2366.742676 ^ io_west_out[28] (out)
                                           2366.742676   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.742676   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.007324   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.828613 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.828613 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008693    0.062773    1.735089 2366.563721 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.062773    0.000000 2366.563721 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.127441    0.145974 2366.709717 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.127441    0.000227 2366.709961 ^ io_west_out[21] (out)
                                           2366.709961   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.709961   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.040039   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.755127 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.755127 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.007997    0.048506    1.769422 2366.524658 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.048506    0.000000 2366.524658 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.128150    0.142791 2366.667480 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.128188    0.000455 2366.667969 ^ io_north_out[13] (out)
                                           2366.667969   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.667969   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.082031   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.772705 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.772705 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.010736    0.064441    1.695980 2366.468750 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.064441    0.000000 2366.468750 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034233    0.127951    0.146656 2366.615234 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.127951    0.000227 2366.615479 ^ io_west_out[20] (out)
                                           2366.615479   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.615479   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.134766   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2362.971191 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2362.971436 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.521484 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.521484 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008327    0.053289    1.600938 2366.122314 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.053289    0.000000 2366.122314 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.127486    0.143928 2366.266357 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.127486    0.000227 2366.266602 ^ io_west_out[22] (out)
                                           2366.266602   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.266602   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.483398   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.671143 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.671143 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.475830 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.475830 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.012657    0.068479    1.614126 2366.089844 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.068479    0.000227 2366.090088 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.039504    0.146756    0.160071 2366.250244 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.146769    0.001137 2366.251221 ^ io_east_out[1] (out)
                                           2366.251221   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.251221   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.498535   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.671143 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.671143 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.475830 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.475830 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.006220    0.041037    1.282842 2365.758545 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.041037    0.000000 2365.758545 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128127    0.140517 2365.899170 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.128128    0.000455 2365.899658 ^ io_south_out[17] (out)
                                           2365.899658   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.899658   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.850586   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     3    0.143956    0.687905    6.486516 2365.430176 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.688791    0.021828 2365.452148 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.137441    0.493133    0.431100 2365.883301 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.493448    0.010459 2365.893555 ^ io_east_out[24] (out)
                                           2365.893555   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.893555   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.856445   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     3    0.103329    0.497139    6.448090 2365.391846 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.498957    0.026603 2365.418457 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.138686    0.497961    0.432237 2365.850586 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.498259    0.010232 2365.860840 ^ io_east_out[26] (out)
                                           2365.860840   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.860840   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.889160   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     3    0.140810    0.677841    6.466507 2365.410156 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.678715    0.021828 2365.432129 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.126304    0.459233    0.380169 2365.812256 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.465847    0.044338 2365.856689 ^ io_east_out[27] (out)
                                           2365.856689   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.856689   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.893066   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     3    0.181779    0.870109    6.454002 2365.397705 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.870179    0.008185 2365.406006 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.132814    0.482793    0.389036 2365.794922 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.489629    0.046384 2365.841309 ^ io_east_out[25] (out)
                                           2365.841309   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.841309   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.908691   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     3    0.166324    0.792189    6.379878 2365.323730 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.792292    0.009322 2365.333008 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.091991    0.336491    0.303999 2365.636963 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.339882    0.027285 2365.664307 ^ io_east_out[18] (out)
                                           2365.664307   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.664307   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.085938   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009763    0.056265    6.090886 2365.034668 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.056265    0.000000 2365.034668 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.128300    0.145064 2365.179688 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.128338    0.000455 2365.180176 ^ io_north_out[26] (out)
                                           2365.180176   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.180176   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.569824   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009302    0.055125    6.081109 2365.024902 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.055125    0.000000 2365.024902 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128112    0.144610 2365.169434 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.128150    0.000455 2365.169922 ^ io_north_out[24] (out)
                                           2365.169922   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.169922   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.580078   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014721    0.077750    6.046093 2364.989746 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.077750    0.000000 2364.989746 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128100    0.149839 2365.139648 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.128100    0.000455 2365.140137 ^ io_north_out[27] (out)
                                           2365.140137   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.140137   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.609863   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.011774    0.064975    6.036544 2364.980225 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.064975    0.000000 2364.980225 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034367    0.128434    0.147111 2365.127441 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.128472    0.000455 2365.127930 ^ io_north_out[25] (out)
                                           2365.127930   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.127930   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.622070   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     3    0.146184    0.701941    5.696393 2364.640137 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.702626    0.028649 2364.668701 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.097124    0.354139    0.319915 2364.988770 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.357098    0.026375 2365.015137 ^ io_east_out[16] (out)
                                           2365.015137   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.015137   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.734863   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.100055    7.365088 2356.169678 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.100055    0.000227 2356.169922 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.098408    2.390607 2358.560547 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.098408    0.000227 2358.560791 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.009686    0.037876    6.285518 2364.846436 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.037876    0.000000 2364.846436 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034277    0.062680    0.120508 2364.966797 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.062681    0.000455 2364.967285 v io_north_out[18] (out)
                                           2364.967285   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.967285   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.782715   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     3    0.094544    0.454122    5.324864 2364.268555 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.454696    0.021373 2364.290039 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.131281    0.477643    0.387445 2364.677490 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.484083    0.044793 2364.722168 ^ io_east_out[23] (out)
                                           2364.722168   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.722168   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.027832   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     3    0.177645    0.849768    5.400580 2364.344238 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.849826    0.007503 2364.351807 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.104788    0.382433    0.330147 2364.681885 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.386710    0.032742 2364.714600 ^ io_east_out[19] (out)
                                           2364.714600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.714600   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.035645   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.671143 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.671143 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.009745    0.056751    1.548415 2364.219482 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.056751    0.000000 2364.219482 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.127445    0.144610 2364.364014 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.127445    0.000227 2364.364258 ^ io_west_out[1] (out)
                                           2364.364258   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.364258   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.385742   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.671143 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.671143 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006347    0.041568    1.474746 2364.145752 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.041568    0.000000 2364.145752 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128125    0.140517 2364.286377 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.128127    0.000455 2364.286865 ^ io_south_out[1] (out)
                                           2364.286865   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.286865   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.462891   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     3    0.019659    0.100708    6.782784 2363.112549 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.100708    0.000682 2363.113281 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.045648    0.168739    0.181217 2363.294434 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.168827    0.003183 2363.297607 ^ io_east_out[10] (out)
                                           2363.297607   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.297607   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.452637   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     3    0.024663    0.123368    6.694791 2363.024658 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.123368    0.000455 2363.025146 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.049268    0.181363    0.196678 2363.221680 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.181368    0.000909 2363.222656 ^ io_east_out[11] (out)
                                           2363.222656   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.222656   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.527344   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.012510    0.068354    6.658865 2362.988770 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.068354    0.000455 2362.989258 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.045327    0.167073    0.173259 2363.162354 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.167135    0.002728 2363.165283 ^ io_east_out[8] (out)
                                           2363.165283   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.165283   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.584961   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019040    0.097853    6.516530 2362.846436 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.097853    0.000227 2362.846680 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.044570    0.164877    0.178034 2363.024658 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.164943    0.002728 2363.027344 ^ io_east_out[9] (out)
                                           2363.027344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.027344   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.722656   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.009854    0.058296    6.467190 2362.797119 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.058296    0.000227 2362.797363 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.039790    0.147818    0.158252 2362.955566 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.147834    0.001364 2362.956787 ^ io_east_out[2] (out)
                                           2362.956787   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.956787   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.792969   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006420    0.045134    6.233222 2362.562988 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.045134    0.000000 2362.562988 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128050    0.141654 2362.704834 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.128087    0.000455 2362.705078 ^ io_south_out[24] (out)
                                           2362.705078   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.705078   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.044922   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005876    0.040856    6.215714 2362.545654 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.040856    0.000000 2362.545654 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.128390    0.140517 2362.686035 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.128391    0.000455 2362.686523 ^ io_south_out[27] (out)
                                           2362.686523   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.686523   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.063965   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005967    0.040379    6.175014 2362.504883 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.040379    0.000000 2362.504883 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128353    0.140290 2362.645264 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.128355    0.000455 2362.645508 ^ io_south_out[26] (out)
                                           2362.645508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.645508   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.104492   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005559    0.038756    6.062692 2362.392578 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.038756    0.000000 2362.392578 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128357    0.139835 2362.532471 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.128359    0.000455 2362.532715 ^ io_south_out[25] (out)
                                           2362.532715   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.532715   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.217285   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006459    0.041715    6.036089 2362.365967 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.041715    0.000000 2362.365967 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128350    0.140744 2362.506592 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.128351    0.000455 2362.507080 ^ io_south_out[18] (out)
                                           2362.507080   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.507080   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.243164   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.007420    0.048057    5.853735 2362.183594 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.048057    0.000000 2362.183594 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.039268    0.145979    0.154841 2362.338379 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.145982    0.000682 2362.339111 ^ io_east_out[0] (out)
                                           2362.339111   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.339111   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.411133   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.017977    0.092514    5.677293 2362.007080 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.092514    0.000455 2362.007568 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.044162    0.162842    0.176215 2362.183838 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.162897    0.002501 2362.186279 ^ io_east_out[7] (out)
                                           2362.186279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.186279   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.563965   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.015755    0.082519    5.465609 2361.795410 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.082519    0.000227 2361.795654 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.040890    0.151668    0.166438 2361.962158 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.151690    0.001592 2361.963623 ^ io_east_out[3] (out)
                                           2361.963623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2361.963623   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.786133   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.943604 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.943848 v cell3/SBsouth_in[7] (fpgacell)
     1    0.008283    0.034717    1.994749 2360.938477 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.034717    0.000000 2360.938477 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062675    0.119371 2361.057861 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.062676    0.000455 2361.058350 v io_north_out[23] (out)
                                           2361.058350   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2361.058350   data arrival time
---------------------------------------------------------------------------------------------
                                           5638.691895   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.329590 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.329834 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005756    0.029575    1.856961 2358.186768 v cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.029575    0.000000 2358.186768 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062728    0.117325 2358.304199 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.062729    0.000455 2358.304688 v io_south_out[23] (out)
                                           2358.304688   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2358.304688   data arrival time
---------------------------------------------------------------------------------------------
                                           5641.445801   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.009404    0.037224    4.324420 2353.129150 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.037224    0.000000 2353.129150 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034358    0.062800    0.120508 2353.249512 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.062802    0.000455 2353.250000 v io_north_out[19] (out)
                                           2353.250000   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.250000   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.500000   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.804688 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.804688 v cell3/SBsouth_in[3] (fpgacell)
     1    0.011083    0.041142    4.195954 2353.000732 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.041142    0.000000 2353.000732 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.062800    0.122100 2353.122803 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.062801    0.000455 2353.123291 v io_north_out[16] (out)
                                           2353.123291   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.123291   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.626953   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.679688 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.679688 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.035889 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.036133 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006608    0.031213    4.790763 2345.826904 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.031213    0.000000 2345.826904 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062728    0.118007 2345.945068 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.062729    0.000455 2345.945557 v io_south_out[19] (out)
                                           2345.945557   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2345.945557   data arrival time
---------------------------------------------------------------------------------------------
                                           5653.804688   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.009773    0.056306    6.367373 2340.911133 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.056306    0.000000 2340.911133 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.128406    0.145064 2341.056152 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.128444    0.000455 2341.056641 ^ io_north_out[10] (out)
                                           2341.056641   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.056641   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.693359   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.009106    0.054291    6.356686 2340.900391 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.054291    0.000000 2340.900391 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.127978    0.144382 2341.044922 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.128016    0.000455 2341.045410 ^ io_north_out[8] (out)
                                           2341.045410   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.045410   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.704590   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.014707    0.077685    6.322352 2340.866211 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.077685    0.000000 2340.866211 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.128288    0.149839 2341.016113 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.128288    0.000455 2341.016357 ^ io_north_out[11] (out)
                                           2341.016357   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.016357   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.733398   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.011642    0.064456    6.312575 2340.856445 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.064456    0.000000 2340.856445 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034485    0.128858    0.147338 2341.003662 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.128896    0.000455 2341.004150 ^ io_north_out[9] (out)
                                           2341.004150   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.004150   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.746094   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.009879    0.056560    6.130222 2340.674072 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.056560    0.000000 2340.674072 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128112    0.144837 2340.818848 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.128149    0.000455 2340.819336 ^ io_north_out[2] (out)
                                           2340.819336   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.819336   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.930664   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.006766    0.051886    6.126584 2340.670410 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.051886    0.000000 2340.670410 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.127489    0.143473 2340.813965 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.127489    0.000227 2340.814209 ^ io_west_out[24] (out)
                                           2340.814209   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.814209   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.936035   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.008608    0.056294    6.026767 2340.570557 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.056294    0.000000 2340.570557 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.127446    0.144610 2340.715088 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.127446    0.000227 2340.715332 ^ io_west_out[18] (out)
                                           2340.715332   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.715332   data arrival time
---------------------------------------------------------------------------------------------
                                           5659.034668   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.008714    0.058110    6.023129 2340.566895 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.058110    0.000000 2340.566895 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.127496    0.145064 2340.711914 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.127496    0.000227 2340.712158 ^ io_west_out[25] (out)
                                           2340.712158   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.712158   data arrival time
---------------------------------------------------------------------------------------------
                                           5659.038086   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.015834    0.084385    5.998118 2340.541992 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.084385    0.000000 2340.541992 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.127499    0.150976 2340.692871 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.127499    0.000227 2340.693115 ^ io_west_out[26] (out)
                                           2340.693115   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.693115   data arrival time
---------------------------------------------------------------------------------------------
                                           5659.057129   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.013639    0.074642    6.001528 2340.545410 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.074642    0.000000 2340.545410 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034037    0.127272    0.148475 2340.693848 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.127272    0.000227 2340.694092 ^ io_west_out[27] (out)
                                           2340.694092   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.694092   data arrival time
---------------------------------------------------------------------------------------------
                                           5659.056152   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.008281    0.034711    2.271236 2336.814941 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.034711    0.000000 2336.814941 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034275    0.062676    0.119371 2336.934326 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.062678    0.000455 2336.934814 v io_north_out[7] (out)
                                           2336.934814   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2336.934814   data arrival time
---------------------------------------------------------------------------------------------
                                           5662.815430   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.404053 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.404053 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.543701 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.543701 v cell2/CBeast_in[7] (fpgacell)
     1    0.010854    0.041454    1.704620 2336.248535 v cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.041454    0.000000 2336.248535 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.062359    0.121872 2336.370361 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.062360    0.000227 2336.370605 v io_west_out[23] (out)
                                           2336.370605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2336.370605   data arrival time
---------------------------------------------------------------------------------------------
                                           5663.379395   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009414    0.037245    8.564939 2315.118652 v cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.037245    0.000000 2315.118652 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062675    0.120281 2315.238770 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.062677    0.000455 2315.239258 v io_north_out[3] (out)
                                           2315.239258   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.239258   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.510742   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.011220    0.062566    8.500592 2315.054199 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.062566    0.000000 2315.054199 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034499    0.128910    0.146883 2315.201172 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.128949    0.000455 2315.201660 ^ io_north_out[0] (out)
                                           2315.201660   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.201660   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.548340   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007573    0.034355    5.734819 2312.288574 v cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.034355    0.000000 2312.288574 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.062348    0.119144 2312.407715 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.062348    0.000227 2312.407959 v io_west_out[19] (out)
                                           2312.407959   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.407959   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.342285   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.229980 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.229980 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.245605 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.245850 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.141846 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.141846 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.006836 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.006836 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.593994 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.594238 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.108154 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.108154 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.553711 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.553711 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006304    0.042323    1.461558 2308.015137 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.042323    0.000000 2308.015137 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.128022    0.140744 2308.156006 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.128059    0.000227 2308.156250 ^ io_west_out[16] (out)
                                           2308.156250   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.156250   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.593750   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.014688    0.079320    1.541821 2289.906494 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.079320    0.000227 2289.906738 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034031    0.127235    0.149612 2290.056396 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.127235    0.000227 2290.056641 ^ io_west_out[11] (out)
                                           2290.056641   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.056641   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.693359   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.478271 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.478271 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.601562 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.601807 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.462402 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.462402 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.410889 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.410889 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.032227 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.032471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.364746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.364746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005725    0.040251    1.432682 2289.797363 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.040251    0.000000 2289.797363 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128129    0.140290 2289.937744 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.128130    0.000455 2289.937988 ^ io_south_out[11] (out)
                                           2289.937988   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2289.937988   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.812012   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.016248    0.086234    1.524995 2265.054688 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.086234    0.000227 2265.054932 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.033924    0.126857    0.150976 2265.206055 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.126857    0.000227 2265.206299 ^ io_west_out[10] (out)
                                           2265.206299   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.206299   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.543945   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.164795 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.164795 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.103271 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.103516 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.667725 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.667725 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.061035 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.061523 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.529785 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.529785 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006072    0.040809    1.381750 2264.911621 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.040809    0.000000 2264.911621 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128352    0.140517 2265.052002 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.128354    0.000455 2265.052490 ^ io_south_out[10] (out)
                                           2265.052490   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.052490   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.697754   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.008975    0.059134    1.594572 2241.019531 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.059134    0.000227 2241.019775 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.127487    0.145292 2241.165039 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.127487    0.000227 2241.165283 ^ io_west_out[9] (out)
                                           2241.165283   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.165283   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.584961   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.127197 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.127197 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.280029 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.280273 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.243164 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.243164 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.177734 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.177734 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.881104 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.881348 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.425049 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.425049 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.005625    0.039022    1.314220 2240.739258 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.039022    0.000000 2240.739258 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128357    0.140062 2240.879395 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.128358    0.000455 2240.879639 ^ io_south_out[9] (out)
                                           2240.879639   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.879639   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.870605   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007571    0.054847    1.738726 2215.930908 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.054847    0.000227 2215.931152 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.127446    0.144155 2216.075195 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.127446    0.000227 2216.075439 ^ io_west_out[8] (out)
                                           2216.075439   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.075439   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.674316   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.014648 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.014648 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.192139 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.192139 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006498    0.045442    1.523404 2215.715576 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.045442    0.000000 2215.715576 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128049    0.141881 2215.857422 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.128087    0.000455 2215.857910 ^ io_south_out[8] (out)
                                           2215.857910   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.857910   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.892090   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.009141    0.058425    6.028813 2202.907471 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.058425    0.000227 2202.907715 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034037    0.127257    0.144837 2203.052490 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.127257    0.000227 2203.052734 ^ io_west_out[2] (out)
                                           2203.052734   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.052734   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.697266   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.006525    0.041992    5.717084 2202.595703 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.041992    0.000000 2202.595703 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128349    0.140972 2202.736572 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.128351    0.000455 2202.737061 ^ io_south_out[2] (out)
                                           2202.737061   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2202.737061   data arrival time
---------------------------------------------------------------------------------------------
                                           5797.013184   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.011433    0.042822    1.706212 2198.584717 v cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.042822    0.000227 2198.584961 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.062366    0.122554 2198.707520 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.062367    0.000227 2198.707764 v io_west_out[7] (out)
                                           2198.707764   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.707764   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.041992   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.093018 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.093018 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.093994 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.093994 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.437988 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.437988 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.325928 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.325928 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.586670 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.587158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.878662 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.878662 v cell0/CBeast_in[7] (fpgacell)
     1    0.005886    0.029816    1.538183 2198.416748 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.029816    0.000000 2198.416748 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062728    0.117325 2198.534180 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.062729    0.000455 2198.534668 v io_south_out[7] (out)
                                           2198.534668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.534668   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.215820   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008035    0.035314    5.735956 2168.824219 v cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.035314    0.000227 2168.824219 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.062359    0.119371 2168.943604 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.062359    0.000227 2168.943848 v io_west_out[3] (out)
                                           2168.943848   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2168.943848   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.806152   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006713    0.031421    5.594984 2168.683105 v cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.031421    0.000000 2168.683105 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062728    0.118007 2168.801025 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.062729    0.000455 2168.801514 v io_south_out[3] (out)
                                           2168.801514   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2168.801514   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.948730   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006477    0.043019    1.462240 2164.550293 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.043019    0.000227 2164.550537 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034097    0.127516    0.140744 2164.691406 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.127552    0.000227 2164.691650 ^ io_west_out[0] (out)
                                           2164.691650   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.691650   data arrival time
---------------------------------------------------------------------------------------------
                                           5835.058594   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.088135 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.088135 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005649    0.038446    1.375611 2164.463867 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.038446    0.000000 2164.463867 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128358    0.139835 2164.603516 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.128359    0.000455 2164.604004 ^ io_south_out[0] (out)
                                           2164.604004   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.604004   data arrival time
---------------------------------------------------------------------------------------------
                                           5835.146484   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003847    0.017676    0.010004 2000.010010 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017676    0.000000 2000.010010 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.101141    0.096861 2000.106934 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.101141    0.000227 2000.107178 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.534424 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.534912 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.296753 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.296753 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.755981 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.756470 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.803345 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.803345 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.557129 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.557129 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.937500 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.937988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.554688 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.554688 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.336426 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.336426 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.567383 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.567871 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.380859 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.380859 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.675537 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.676025 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.476318 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.476562 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.768311 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.768555 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.492676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.492920 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.254639 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.254883 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.082764 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.083008 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.646973 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.647461 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.489746 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.489990 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.222900 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.223145 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.880127 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.880371 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.672607 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.532227 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.532227 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005515    0.037883    1.464059 2162.996338 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.037883    0.000000 2162.996338 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128359    0.139607 2163.135986 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.128361    0.000455 2163.136230 ^ io_south_out[16] (out)
                                           2163.136230   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2163.136230   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.613770   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.021901    0.078049    0.053698    0.053698 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000    0.053698 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.116993    0.170691 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056466    0.000267    0.170957 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.104911    0.092714    0.138149    0.309106 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092969    0.003931    0.313037 ^ cell3/clk (fpgacell)
     3    0.079614    0.383673    2.012734    2.325771 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.383794    0.006485    2.332255 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.108956    0.395841    0.348737    2.680992 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.397352    0.020066    2.701058 ^ config_data_out (out)
                                              2.701058   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.701058   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.048828   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012109    0.045651    0.030241 2000.030273 ^ config_en (in)
                                                         config_en (net)
                      0.045651    0.000000 2000.030273 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.122568    0.110818    0.124601 2000.154907 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.110922    0.002956 2000.157837 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.183819    0.161701    0.145974 2000.303833 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.180406    0.041837 2000.345703 ^ cell0/config_en (fpgacell)
                                           2000.345703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021901    0.078049    0.053660 10000.053711 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000 10000.053711 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.117325 10000.170898 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.057799    0.006366 10000.177734 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141815    0.119216    0.149157 10000.326172 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120257    0.009095 10000.335938 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.085938   clock uncertainty
                                  0.000000 10000.085938   clock reconvergence pessimism
                                 -2.286230 9997.798828   library setup time
                                           9997.798828   data required time
---------------------------------------------------------------------------------------------
                                           9997.798828   data required time
                                           -2000.345703   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.453613   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012109    0.045651    0.030241 2000.030273 ^ config_en (in)
                                                         config_en (net)
                      0.045651    0.000000 2000.030273 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.122568    0.110818    0.124601 2000.154907 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.110922    0.002956 2000.157837 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.183819    0.161701    0.145974 2000.303833 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.173803    0.033879 2000.337646 ^ cell1/config_en (fpgacell)
                                           2000.337646   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021901    0.078049    0.053660 10000.053711 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000 10000.053711 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.117325 10000.170898 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.057799    0.006366 10000.177734 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141815    0.119216    0.149157 10000.326172 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.126019    0.021828 10000.348633 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.098633   clock uncertainty
                                  0.000000 10000.098633   clock reconvergence pessimism
                                 -2.286230 9997.811523   library setup time
                                           9997.811523   data required time
---------------------------------------------------------------------------------------------
                                           9997.811523   data required time
                                           -2000.337646   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.474609   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012109    0.045651    0.030241 2000.030273 ^ config_en (in)
                                                         config_en (net)
                      0.045651    0.000000 2000.030273 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.122568    0.110818    0.124601 2000.154907 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.113221    0.012960 2000.167847 ^ cell2/config_en (fpgacell)
                                           2000.167847   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021901    0.078049    0.053660 10000.053711 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000 10000.053711 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.117325 10000.170898 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056466    0.000000 10000.170898 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.104911    0.092714    0.138243 10000.309570 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093045    0.004547 10000.313477 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.063477   clock uncertainty
                                  0.000000 10000.063477   clock reconvergence pessimism
                                 -2.286230 9997.777344   library setup time
                                           9997.777344   data required time
---------------------------------------------------------------------------------------------
                                           9997.777344   data required time
                                           -2000.167847   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.609375   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012109    0.045651    0.030241 2000.030273 ^ config_en (in)
                                                         config_en (net)
                      0.045651    0.000000 2000.030273 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.122568    0.110818    0.124601 2000.154907 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.110981    0.003638 2000.158569 ^ cell3/config_en (fpgacell)
                                           2000.158569   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021901    0.078049    0.053660 10000.053711 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000 10000.053711 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.117325 10000.170898 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056466    0.000000 10000.170898 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.104911    0.092714    0.138243 10000.309570 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092969    0.003638 10000.312500 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.062500   clock uncertainty
                                  0.000000 10000.062500   clock reconvergence pessimism
                                 -2.286230 9997.776367   library setup time
                                           9997.776367   data required time
---------------------------------------------------------------------------------------------
                                           9997.776367   data required time
                                           -2000.158569   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.618164   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011419    0.043311    0.028422 2000.028442 ^ nrst (in)
                                                         nrst (net)
                      0.043311    0.000000 2000.028442 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.116508    0.105869    0.120735 2000.149170 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.106011    0.003183 2000.152344 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.174809    0.154282    0.143928 2000.296265 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.170544    0.038199 2000.334473 ^ cell0/nrst (fpgacell)
                                           2000.334473   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021901    0.078049    0.053660 10000.053711 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000 10000.053711 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.117325 10000.170898 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.057799    0.006366 10000.177734 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141815    0.119216    0.149157 10000.326172 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120257    0.009095 10000.335938 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.085938   clock uncertainty
                                  0.000000 10000.085938   clock reconvergence pessimism
                                 -1.362410 9998.722656   library setup time
                                           9998.722656   data required time
---------------------------------------------------------------------------------------------
                                           9998.722656   data required time
                                           -2000.334473   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.388672   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011419    0.043311    0.028422 2000.028442 ^ nrst (in)
                                                         nrst (net)
                      0.043311    0.000000 2000.028442 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.116508    0.105869    0.120735 2000.149170 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.106011    0.003183 2000.152344 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.174809    0.154282    0.143928 2000.296265 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.165270    0.031605 2000.327881 ^ cell1/nrst (fpgacell)
                                           2000.327881   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021901    0.078049    0.053660 10000.053711 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000 10000.053711 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.117325 10000.170898 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.057799    0.006366 10000.177734 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141815    0.119216    0.149157 10000.326172 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.126019    0.021828 10000.348633 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.098633   clock uncertainty
                                  0.000000 10000.098633   clock reconvergence pessimism
                                 -1.362410 9998.735352   library setup time
                                           9998.735352   data required time
---------------------------------------------------------------------------------------------
                                           9998.735352   data required time
                                           -2000.327881   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.407715   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011419    0.043311    0.028422 2000.028442 ^ nrst (in)
                                                         nrst (net)
                      0.043311    0.000000 2000.028442 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.116508    0.105869    0.120735 2000.149170 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.108231    0.012506 2000.161743 ^ cell2/nrst (fpgacell)
                                           2000.161743   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021901    0.078049    0.053660 10000.053711 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000 10000.053711 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.117325 10000.170898 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056466    0.000000 10000.170898 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.104911    0.092714    0.138243 10000.309570 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093045    0.004547 10000.313477 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.063477   clock uncertainty
                                  0.000000 10000.063477   clock reconvergence pessimism
                                 -1.362410 9998.701172   library setup time
                                           9998.701172   data required time
---------------------------------------------------------------------------------------------
                                           9998.701172   data required time
                                           -2000.161743   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.539551   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011419    0.043311    0.028422 2000.028442 ^ nrst (in)
                                                         nrst (net)
                      0.043311    0.000000 2000.028442 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.116508    0.105869    0.120735 2000.149170 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.106052    0.003638 2000.152832 ^ cell3/nrst (fpgacell)
                                           2000.152832   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021901    0.078049    0.053660 10000.053711 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000 10000.053711 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.117325 10000.170898 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056466    0.000000 10000.170898 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.104911    0.092714    0.138243 10000.309570 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092969    0.003638 10000.312500 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.062500   clock uncertainty
                                  0.000000 10000.062500   clock reconvergence pessimism
                                 -1.362410 9998.700195   library setup time
                                           9998.700195   data required time
---------------------------------------------------------------------------------------------
                                           9998.700195   data required time
                                           -2000.152832   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.547852   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003592    0.005893    0.002956 2000.003052 v config_data_in (in)
                                                         config_data_in (net)
                      0.005893    0.000000 2000.003052 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040940    0.065110    0.119144 2000.122192 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.065259    0.002274 2000.124390 v cell0/config_data_in (fpgacell)
                                           2000.124390   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021901    0.078049    0.053660 10000.053711 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000 10000.053711 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.117325 10000.170898 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.057799    0.006366 10000.177734 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141815    0.119216    0.149157 10000.326172 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120257    0.009095 10000.335938 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.085938   clock uncertainty
                                  0.000000 10000.085938   clock reconvergence pessimism
                                  0.146400 10000.232422   library setup time
                                           10000.232422   data required time
---------------------------------------------------------------------------------------------
                                           10000.232422   data required time
                                           -2000.124390   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.107422   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.021901    0.078049    0.053698    0.053698 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000    0.053698 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.116993    0.170691 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.057799    0.006723    0.177413 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141815    0.119216    0.148797    0.326210 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.126019    0.022046    0.348256 ^ cell1/clk (fpgacell)
     3    0.134414    0.646489    2.165645    2.513901 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.651277    0.047188    2.561089 ^ cell2/config_data_in (fpgacell)
                                              2.561089   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021901    0.078049    0.053660 10000.053711 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000 10000.053711 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.117325 10000.170898 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056466    0.000000 10000.170898 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.104911    0.092714    0.138243 10000.309570 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093045    0.004547 10000.313477 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.063477   clock uncertainty
                                  0.000000 10000.063477   clock reconvergence pessimism
                                  0.295790 10000.359375   library setup time
                                           10000.359375   data required time
---------------------------------------------------------------------------------------------
                                           10000.359375   data required time
                                             -2.561089   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.797852   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.021901    0.078049    0.053698    0.053698 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000    0.053698 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.116993    0.170691 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.057799    0.006723    0.177413 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141815    0.119216    0.148797    0.326210 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120257    0.009047    0.335257 ^ cell0/clk (fpgacell)
     3    0.112907    0.543294    2.109424    2.444681 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.545268    0.028318    2.472999 ^ cell1/config_data_in (fpgacell)
                                              2.472999   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021901    0.078049    0.053660 10000.053711 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000 10000.053711 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.117325 10000.170898 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.057799    0.006366 10000.177734 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141815    0.119216    0.149157 10000.326172 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.126019    0.021828 10000.348633 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.098633   clock uncertainty
                                  0.000000 10000.098633   clock reconvergence pessimism
                                  0.295790 10000.393555   library setup time
                                           10000.393555   data required time
---------------------------------------------------------------------------------------------
                                           10000.393555   data required time
                                             -2.472999   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.920898   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.021901    0.078049    0.053698    0.053698 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000    0.053698 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.116993    0.170691 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056466    0.000267    0.170957 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.104911    0.092714    0.138149    0.309106 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093045    0.004464    0.313570 ^ cell2/clk (fpgacell)
     3    0.086622    0.419537    2.027361    2.340931 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.421018    0.021775    2.362705 ^ cell3/config_data_in (fpgacell)
                                              2.362705   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021901    0.078049    0.053660 10000.053711 ^ clk (in)
                                                         clk (net)
                      0.078073    0.000000 10000.053711 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.055866    0.056466    0.117325 10000.170898 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056466    0.000000 10000.170898 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.104911    0.092714    0.138243 10000.309570 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092969    0.003638 10000.312500 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.062500   clock uncertainty
                                  0.000000 10000.062500   clock reconvergence pessimism
                                  0.295790 10000.358398   library setup time
                                           10000.358398   data required time
---------------------------------------------------------------------------------------------
                                           10000.358398   data required time
                                             -2.362705   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.995117   slack (MET)



