Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 16:04:01 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2637 |          595 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             327 |           80 |
| Yes          | No                    | No                     |             385 |           88 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              55 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                              Enable Signal                                              |                                                                                                              Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_0               |                1 |              3 |         3.00 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]_1 |                2 |              4 |         2.00 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                1 |              4 |         4.00 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_1[1]                                                |                2 |              5 |         2.50 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_CS_fsm_reg[89]                                                                                                                                                             |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                                                   | bd_0_i/hls_inst/inst/ap_NS_fsm12_out                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                                                   |                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[27].pipe_reg[27][0]_1          |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                   | bd_0_i/hls_inst/inst/select_ln60_reg_256                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0[1]           |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state69                                                                  |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm[2]                                                                       | bd_0_i/hls_inst/inst/ap_NS_fsm12_out                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_GRAD_fu_103/flow_control_loop_pipe_sequential_init_U/i_1_fu_420 |                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_UPDATE_fu_112/flow_control_loop_pipe_sequential_init_U/i_fu_360 |                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/i_fu_48      |                                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                             |                2 |             15 |         7.50 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0                              |                4 |             15 |         3.75 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_1                             |                3 |             17 |         5.67 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_1[2]                                                |                6 |             21 |         3.50 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0[2]           |                4 |             22 |         5.50 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[27].pipe_reg[27][0]_0          |                5 |             22 |         4.40 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/sitofp_32ns_32_7_no_dsp_1_U18/SgdLR_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                |                5 |             23 |         4.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state36                                                                  |                                                                                                                                                                                                                                            |                9 |             31 |         3.44 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/result_fu_44[31]_i_2_n_2                              | bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_i_21                                                                                                                           |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                                                                   |                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_pp0_stage1                                  |                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_pp0_stage2                                  |                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_UPDATE_fu_112/ap_enable_reg_pp0_iter9                           |                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_137[31]_i_1_n_2                                                                |                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  ap_clk      |                                                                                                         | bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]                                           |                8 |             33 |         4.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state76                                                                  |                                                                                                                                                                                                                                            |               14 |             63 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/Q[0]                                                  |                                                                                                                                                                                                                                            |               14 |             83 |         5.93 |
|  ap_clk      |                                                                                                         | ap_rst                                                                                                                                                                                                                                     |               32 |            121 |         3.78 |
|  ap_clk      |                                                                                                         |                                                                                                                                                                                                                                            |              595 |           2760 |         4.64 |
+--------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


