// Seed: 3519033882
module module_0 #(
    parameter id_10 = 32'd72
) (
    input wor id_0,
    input wor id_1,
    output wor id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5,
    output supply1 id_6
);
  logic [7:0] id_8;
  bit id_9;
  always @(posedge -1) begin : LABEL_0
    $signed(38);
    ;
    id_9 <= 1 || id_1;
  end
  assign module_1.id_0 = 0;
  wire _id_10;
  assign id_8[id_10] = !id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input uwire id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri id_6,
    output tri id_7,
    input tri1 id_8,
    output tri1 id_9,
    input tri id_10,
    output wor id_11,
    input tri1 id_12,
    output uwire id_13,
    output tri id_14,
    output tri id_15
);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_5,
      id_1,
      id_3,
      id_11
  );
  wire id_17;
endmodule
