[09/04 05:57:47     0s] 
[09/04 05:57:47     0s] Cadence Innovus(TM) Implementation System.
[09/04 05:57:47     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/04 05:57:47     0s] 
[09/04 05:57:47     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[09/04 05:57:47     0s] Options:	
[09/04 05:57:47     0s] Date:		Sun Sep  4 05:57:47 2022
[09/04 05:57:47     0s] Host:		IC (x86_64 w/Linux 2.6.32-573.el6.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz 8192KB)
[09/04 05:57:47     0s] OS:		Red Hat Enterprise Linux Server release 6.7 (Santiago)
[09/04 05:57:47     0s] 
[09/04 05:57:47     0s] License:
[09/04 05:57:47     0s] 		invs	Innovus Implementation System	15.2	Denied
[09/04 05:57:47     0s] 		invsb	Innovus Implementation System Basic	15.2	Denied
[09/04 05:57:47     0s] 		fexl	First Encounter XL	15.2	checkout succeeded
[09/04 05:57:47     0s] 		2 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/04 05:57:53     5s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[09/04 05:57:53     5s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[09/04 05:57:53     5s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[09/04 05:57:53     5s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[09/04 05:57:53     5s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[09/04 05:57:53     5s] @(#)CDS: CPE v15.20-p002
[09/04 05:57:53     5s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[09/04 05:57:53     5s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[09/04 05:57:53     5s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[09/04 05:57:53     5s] @(#)CDS: RCDB 11.6
[09/04 05:57:53     5s] --- Running on IC (x86_64 w/Linux 2.6.32-573.el6.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz 8192KB) ---
[09/04 05:57:53     6s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_102172_IC_IC_XYXeCb.

[09/04 05:57:53     6s] 
[09/04 05:57:53     6s] **INFO:  MMMC transition support version v31-84 
[09/04 05:57:53     6s] 
[09/04 05:57:53     6s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/04 05:57:53     6s] <CMD> suppressMessage ENCEXT-2799
[09/04 05:57:53     6s] <CMD> getDrawView
[09/04 05:57:53     6s] <CMD> loadWorkspace -name Physical
[09/04 05:57:53     6s] <CMD> win
[09/04 05:58:06     8s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[09/04 05:58:06     8s] <CMD> set _timing_save_restore_compression_mode hybrid
[09/04 05:58:06     8s] <CMD> set dcgHonorSignalNetNDR 1
[09/04 05:58:06     8s] <CMD> set defHierChar /
[09/04 05:58:06     8s] <CMD> set delaycal_input_transition_delay 0.1ps
[09/04 05:58:06     8s] Set Default Input Pin Transition as 0.1 ps.
[09/04 05:58:06     8s] <CMD> set distributed_client_message_echo 1
[09/04 05:58:06     8s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[09/04 05:58:06     8s] <CMD> set fpIsMaxIoHeight 0
[09/04 05:58:06     8s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[09/04 05:58:06     8s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[09/04 05:58:06     8s] <CMD> set init_gnd_net VSS
[09/04 05:58:06     8s] <CMD> set init_lef_file {../std_cells/lef/tsmc13fsg_6lm_tech.lef ../std_cells/lef/tsmc13_m_macros.lef SYS_TOP.lef}
[09/04 05:58:06     8s] <CMD> set init_mmmc_file MMC.tcl
[09/04 05:58:06     8s] <CMD> set init_oa_search_lib {}
[09/04 05:58:06     8s] <CMD> set init_pwr_net VDD
[09/04 05:58:06     8s] <CMD> set init_top_cell System_top
[09/04 05:58:06     8s] <CMD> set init_verilog ../dft/netlists/System_DFT_Netlist.v
[09/04 05:58:06     8s] <CMD> set latch_time_borrow_mode max_borrow
[09/04 05:58:06     8s] <CMD> set lsgOCPGainMult 1.000000
[09/04 05:58:06     8s] <CMD> set pegDefaultResScaleFactor 1.000000
[09/04 05:58:06     8s] <CMD> set pegDetailResScaleFactor 1.000000
[09/04 05:58:06     8s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[09/04 05:58:06     8s] <CMD> set timing_library_float_precision_tol 0.000010
[09/04 05:58:06     8s] <CMD> set timing_library_load_pin_cap_indices {}
[09/04 05:58:06     8s] <CMD> set timing_library_write_library_to_directory {}
[09/04 05:58:06     8s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[09/04 05:58:10     9s] <CMD> init_design
[09/04 05:58:10     9s] 
[09/04 05:58:10     9s] Loading LEF file ../std_cells/lef/tsmc13fsg_6lm_tech.lef ...
[09/04 05:58:10     9s] 
[09/04 05:58:10     9s] Loading LEF file ../std_cells/lef/tsmc13_m_macros.lef ...
[09/04 05:58:10     9s] Set DBUPerIGU to M2 pitch 820.
[09/04 05:58:10     9s] 
[09/04 05:58:10     9s] Loading LEF file SYS_TOP.lef ...
[09/04 05:58:10     9s] **WARN: (IMPLF-246):	The 'UNITS' attribute is only allowed to be set in the first LEF file (technology LEF). The attribute was found in this LEF file, and will be ignored.
[09/04 05:58:10     9s] **ERROR: (IMPLF-40):	Macro 'System_top' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
[09/04 05:58:10     9s] Type 'man IMPLF-40' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-46):	Class CORE macro 'System_top' has no SITE statement defined.
[09/04 05:58:10     9s] Class CORE macros require a SITE statement. The SITE ENC_CORE_0 was
[09/04 05:58:10     9s] created and will be used for this macro, using height 240.6000 that
[09/04 05:58:10     9s] matches the macro SIZE height, and width 0.4100 that matches the
[09/04 05:58:10     9s] m2 routing pitch. Define the site explicitly in the LEF file, to
[09/04 05:58:10     9s] this message in the future.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'SI[0]' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'SI[1]' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'SI[2]' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'SE' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'test_mode' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'scan_clk' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'scan_rst' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'RST' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'UART_CLK' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'REF_CLK' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'RX_IN' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-201):	Pin 'SO[0]' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-201' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-201):	Pin 'SO[1]' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-201' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-201):	Pin 'SO[2]' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-201' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-201):	Pin 'TX_OUT' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-201' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX1M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-200' for more detail.
[09/04 05:58:10     9s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[09/04 05:58:10     9s] To increase the message display limit, refer to the product command reference manual.
[09/04 05:58:10     9s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1M' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 05:58:10     9s] Type 'man IMPLF-201' for more detail.
[09/04 05:58:10     9s] 
[09/04 05:58:10     9s] viaInitial starts at Sun Sep  4 05:58:10 2022
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[09/04 05:58:10     9s] Type 'man IMPPP-557' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[09/04 05:58:10     9s] Type 'man IMPPP-557' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[09/04 05:58:10     9s] Type 'man IMPPP-557' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[09/04 05:58:10     9s] Type 'man IMPPP-557' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[09/04 05:58:10     9s] Type 'man IMPPP-557' for more detail.
[09/04 05:58:10     9s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[09/04 05:58:10     9s] Type 'man IMPPP-557' for more detail.
[09/04 05:58:10     9s] viaInitial ends at Sun Sep  4 05:58:10 2022
Loading view definition file from MMC.tcl
[09/04 05:58:10     9s] Reading max_library timing library '/mnt/hgfs/Joe's_Backend/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib' ...
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX8M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX8M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXLM' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXLM' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX8M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX8M' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXLM' is not defined in the library.
[09/04 05:58:10     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXLM' is not defined in the library.
[09/04 05:58:10     9s] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[09/04 05:58:11    10s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
[09/04 05:58:11    10s] Read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' 
[09/04 05:58:11    10s] Reading min_library timing library '/mnt/hgfs/Joe's_Backend/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib' ...
[09/04 05:58:12    11s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
[09/04 05:58:12    11s] Read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' 
[09/04 05:58:12    11s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.19min, fe_real=0.42min, fe_mem=558.4M) ***
[09/04 05:58:12    11s] *** Begin netlist parsing (mem=558.4M) ***
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
[09/04 05:58:12    11s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/04 05:58:12    11s] To increase the message display limit, refer to the product command reference manual.
[09/04 05:58:12    11s] Created 618 new cells from 2 timing libraries.
[09/04 05:58:12    11s] Reading netlist ...
[09/04 05:58:12    11s] Backslashed names will retain backslash and a trailing blank character.
[09/04 05:58:12    11s] Reading verilog netlist '../dft/netlists/System_DFT_Netlist.v'
[09/04 05:58:12    11s] Non-leaf cell System_top will be treated as a leaf cell.
[09/04 05:58:12    11s] 
[09/04 05:58:12    11s] *** Memory Usage v#1 (Current mem = 558.406M, initial mem = 167.598M) ***
[09/04 05:58:12    11s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=558.4M) ***
[09/04 05:58:12    11s] Set top cell to System_top.
[09/04 05:58:13    12s] Hooked 1236 DB cells to tlib cells.
[09/04 05:58:13    12s] Starting recursive module instantiation check.
[09/04 05:58:13    12s] No recursion found.
[09/04 05:58:13    12s] Building hierarchical netlist for Cell System_top ...
[09/04 05:58:13    12s] *** Netlist is unique.
[09/04 05:58:13    12s] ** info: there are 1294 modules.
[09/04 05:58:13    12s] ** info: there are 1567 stdCell insts.
[09/04 05:58:13    12s] 
[09/04 05:58:13    12s] *** Memory Usage v#1 (Current mem = 596.730M, initial mem = 167.598M) ***
[09/04 05:58:13    12s] **WARN: (IMPFP-3961):	The techSite 'ENC_CORE_0' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 05:58:13    12s] Type 'man IMPFP-3961' for more detail.
[09/04 05:58:13    12s] Set Default Net Delay as 1000 ps.
[09/04 05:58:13    12s] Set Default Net Load as 0.5 pF. 
[09/04 05:58:13    12s] Set Default Input Pin Transition as 0.1 ps.
[09/04 05:58:13    12s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 05:58:13    12s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 05:58:13    12s] Type 'man IMPEXT-2773' for more detail.
[09/04 05:58:13    12s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 05:58:13    12s] Type 'man IMPEXT-2776' for more detail.
[09/04 05:58:13    12s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 05:58:13    12s] Type 'man IMPEXT-2776' for more detail.
[09/04 05:58:13    12s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 05:58:13    12s] Type 'man IMPEXT-2776' for more detail.
[09/04 05:58:13    12s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 05:58:13    12s] Type 'man IMPEXT-2776' for more detail.
[09/04 05:58:13    12s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 05:58:13    12s] Type 'man IMPEXT-2776' for more detail.
[09/04 05:58:13    12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 05:58:13    12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 05:58:13    12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 05:58:13    12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 05:58:13    12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 05:58:13    12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 05:58:13    12s] Summary of Active RC-Corners : 
[09/04 05:58:13    12s]  
[09/04 05:58:13    12s]  Analysis View: setup_func_analysis_view
[09/04 05:58:13    12s]     RC-Corner Name        : RCcorner
[09/04 05:58:13    12s]     RC-Corner Index       : 0
[09/04 05:58:13    12s]     RC-Corner Temperature : 25 Celsius
[09/04 05:58:13    12s]     RC-Corner Cap Table   : ''
[09/04 05:58:13    12s]     RC-Corner PreRoute Res Factor         : 1
[09/04 05:58:13    12s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 05:58:13    12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 05:58:13    12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 05:58:13    12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 05:58:13    12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 05:58:13    12s]  
[09/04 05:58:13    12s]  Analysis View: setup_cap_analysis_view
[09/04 05:58:13    12s]     RC-Corner Name        : RCcorner
[09/04 05:58:13    12s]     RC-Corner Index       : 0
[09/04 05:58:13    12s]     RC-Corner Temperature : 25 Celsius
[09/04 05:58:13    12s]     RC-Corner Cap Table   : ''
[09/04 05:58:13    12s]     RC-Corner PreRoute Res Factor         : 1
[09/04 05:58:13    12s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 05:58:13    12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 05:58:13    12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 05:58:13    12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 05:58:13    12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 05:58:13    12s]  
[09/04 05:58:13    12s]  Analysis View: setup_scan_analysis_view
[09/04 05:58:13    12s]     RC-Corner Name        : RCcorner
[09/04 05:58:13    12s]     RC-Corner Index       : 0
[09/04 05:58:13    12s]     RC-Corner Temperature : 25 Celsius
[09/04 05:58:13    12s]     RC-Corner Cap Table   : ''
[09/04 05:58:13    12s]     RC-Corner PreRoute Res Factor         : 1
[09/04 05:58:13    12s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 05:58:13    12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 05:58:13    12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 05:58:13    12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 05:58:13    12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 05:58:13    12s]  
[09/04 05:58:13    12s]  Analysis View: hold_func_analysis_view
[09/04 05:58:13    12s]     RC-Corner Name        : RCcorner
[09/04 05:58:13    12s]     RC-Corner Index       : 0
[09/04 05:58:13    12s]     RC-Corner Temperature : 25 Celsius
[09/04 05:58:13    12s]     RC-Corner Cap Table   : ''
[09/04 05:58:13    12s]     RC-Corner PreRoute Res Factor         : 1
[09/04 05:58:13    12s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 05:58:13    12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 05:58:13    12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 05:58:13    12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 05:58:13    12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 05:58:13    12s]  
[09/04 05:58:13    12s]  Analysis View: hold_cap_analysis_view
[09/04 05:58:13    12s]     RC-Corner Name        : RCcorner
[09/04 05:58:13    12s]     RC-Corner Index       : 0
[09/04 05:58:13    12s]     RC-Corner Temperature : 25 Celsius
[09/04 05:58:13    12s]     RC-Corner Cap Table   : ''
[09/04 05:58:13    12s]     RC-Corner PreRoute Res Factor         : 1
[09/04 05:58:13    12s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 05:58:13    12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 05:58:13    12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 05:58:13    12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 05:58:13    12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 05:58:13    12s]  
[09/04 05:58:13    12s]  Analysis View: hold_scan_analysis_view
[09/04 05:58:13    12s]     RC-Corner Name        : RCcorner
[09/04 05:58:13    12s]     RC-Corner Index       : 0
[09/04 05:58:13    12s]     RC-Corner Temperature : 25 Celsius
[09/04 05:58:13    12s]     RC-Corner Cap Table   : ''
[09/04 05:58:13    12s]     RC-Corner PreRoute Res Factor         : 1
[09/04 05:58:13    12s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 05:58:13    12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 05:58:13    12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 05:58:13    12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 05:58:13    12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 05:58:13    12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 05:58:13    12s] *Info: initialize multi-corner CTS.
[09/04 05:58:13    12s] Reading timing constraints file '../dft/sdc/System_DFT_capture.sdc' ...
[09/04 05:58:13    12s] Current (total cpu=0:00:12.2, real=0:00:26.0, peak res=306.1M, current mem=712.8M)
[09/04 05:58:13    12s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_capture.sdc, Line 9).
[09/04 05:58:13    12s] 
[09/04 05:58:13    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:58:13    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:58:13    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:58:13    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:58:13    12s] Number of path exceptions in the constraint file = 2
[09/04 05:58:13    12s] Number of paths exceptions after getting compressed = 2
[09/04 05:58:13    12s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_capture.sdc completed, with 1 WARNING
[09/04 05:58:13    12s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_capture.sdc : Skipped unsupported command: set_units
[09/04 05:58:13    12s] 
[09/04 05:58:13    12s] 
[09/04 05:58:13    12s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=324.9M, current mem=732.0M)
[09/04 05:58:13    12s] Current (total cpu=0:00:12.2, real=0:00:26.0, peak res=324.9M, current mem=732.0M)
[09/04 05:58:13    12s] Reading timing constraints file '../dft/sdc/System_DFT_func.sdc' ...
[09/04 05:58:13    12s] Current (total cpu=0:00:12.2, real=0:00:26.0, peak res=325.0M, current mem=732.0M)
[09/04 05:58:13    12s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_func.sdc, Line 9).
[09/04 05:58:13    12s] 
[09/04 05:58:13    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:58:13    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:58:13    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:58:13    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:58:13    12s] Number of path exceptions in the constraint file = 2
[09/04 05:58:13    12s] Number of paths exceptions after getting compressed = 2
[09/04 05:58:13    12s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_func.sdc completed, with 1 WARNING
[09/04 05:58:13    12s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_func.sdc : Skipped unsupported command: set_units
[09/04 05:58:13    12s] 
[09/04 05:58:13    12s] 
[09/04 05:58:13    12s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=325.4M, current mem=732.0M)
[09/04 05:58:13    12s] Current (total cpu=0:00:12.3, real=0:00:26.0, peak res=325.4M, current mem=732.0M)
[09/04 05:58:13    12s] Reading timing constraints file '../dft/sdc/System_DFT_scan.sdc' ...
[09/04 05:58:13    12s] Current (total cpu=0:00:12.3, real=0:00:26.0, peak res=325.4M, current mem=732.0M)
[09/04 05:58:13    12s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_scan.sdc, Line 9).
[09/04 05:58:13    12s] 
[09/04 05:58:13    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:58:13    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:58:13    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:58:13    12s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:58:13    12s] Number of path exceptions in the constraint file = 2
[09/04 05:58:13    12s] Number of paths exceptions after getting compressed = 2
[09/04 05:58:13    12s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_scan.sdc completed, with 1 WARNING
[09/04 05:58:13    12s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_scan.sdc : Skipped unsupported command: set_units
[09/04 05:58:13    12s] 
[09/04 05:58:13    12s] 
[09/04 05:58:13    12s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=325.8M, current mem=732.0M)
[09/04 05:58:13    12s] Current (total cpu=0:00:12.3, real=0:00:26.0, peak res=325.8M, current mem=732.0M)
[09/04 05:58:13    12s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[09/04 05:58:13    12s] Summary for sequential cells idenfication: 
[09/04 05:58:13    12s] Identified SBFF number: 146
[09/04 05:58:13    12s] Identified MBFF number: 0
[09/04 05:58:13    12s] Not identified SBFF number: 0
[09/04 05:58:13    12s] Not identified MBFF number: 0
[09/04 05:58:13    12s] Number of sequential cells which are not FFs: 28
[09/04 05:58:13    12s] 
[09/04 05:58:13    12s] Total number of combinational cells: 433
[09/04 05:58:13    12s] Total number of sequential cells: 174
[09/04 05:58:13    12s] Total number of tristate cells: 10
[09/04 05:58:13    12s] Total number of level shifter cells: 0
[09/04 05:58:13    12s] Total number of power gating cells: 0
[09/04 05:58:13    12s] Total number of isolation cells: 0
[09/04 05:58:13    12s] Total number of power switch cells: 0
[09/04 05:58:13    12s] Total number of pulse generator cells: 0
[09/04 05:58:13    12s] Total number of always on buffers: 0
[09/04 05:58:13    12s] Total number of retention cells: 0
[09/04 05:58:13    12s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 05:58:13    12s] Total number of usable buffers: 26
[09/04 05:58:13    12s] List of unusable buffers:
[09/04 05:58:13    12s] Total number of unusable buffers: 0
[09/04 05:58:13    12s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 05:58:13    12s] Total number of usable inverters: 28
[09/04 05:58:13    12s] List of unusable inverters:
[09/04 05:58:13    12s] Total number of unusable inverters: 0
[09/04 05:58:13    12s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 05:58:13    12s] Total number of identified usable delay cells: 8
[09/04 05:58:13    12s] List of identified unusable delay cells:
[09/04 05:58:13    12s] Total number of identified unusable delay cells: 0
[09/04 05:58:13    12s] **WARN: (IMPSYC-2):	Timing information is not defined for cell System_top; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[09/04 05:58:13    12s] Type 'man IMPSYC-2' for more detail.
[09/04 05:58:13    12s] 
[09/04 05:58:13    12s] *** Summary of all messages that are not suppressed in this session:
[09/04 05:58:13    12s] Severity  ID               Count  Summary                                  
[09/04 05:58:13    12s] ERROR     IMPLF-40             1  Macro '%s' references a site '%s' that h...
[09/04 05:58:13    12s] WARNING   IMPLF-46             1  Class CORE macro '%s' has no SITE statem...
[09/04 05:58:13    12s] WARNING   IMPLF-200           22  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/04 05:58:13    12s] WARNING   IMPLF-201            5  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/04 05:58:13    12s] WARNING   IMPLF-246            1  The '%s' attribute is only allowed to be...
[09/04 05:58:13    12s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[09/04 05:58:13    12s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[09/04 05:58:13    12s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/04 05:58:13    12s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[09/04 05:58:13    12s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[09/04 05:58:13    12s] WARNING   IMPVL-159         1236  Pin '%s' of cell '%s' is defined in LEF ...
[09/04 05:58:13    12s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[09/04 05:58:13    12s] WARNING   IMPCTE-290          12  Could not locate cell %s in any library ...
[09/04 05:58:13    12s] *** Message Summary: 1297 warning(s), 1 error(s)
[09/04 05:58:13    12s] 
[09/04 05:58:20    14s] <CMD> loadFPlan System_top.fp
[09/04 05:58:20    14s] Reading floorplan file - System_top.fp (mem = 1020.3M).
[09/04 05:58:20    14s] *info: reset 1809 existing net BottomPreferredLayer and AvoidDetour
[09/04 05:58:20    14s] Deleting old partition specification.
[09/04 05:58:20    14s] Set FPlanBox to (0 0 481340 481340)
[09/04 05:58:20    14s]  ... processed partition successfully.
[09/04 05:58:20    14s] Extracting standard cell pins and blockage ...... 
[09/04 05:58:20    14s] Pin and blockage extraction finished
[09/04 05:58:20    14s] *** End loading floorplan (cpu = 0:00:00.0, mem = 1046.5M) ***
[09/04 05:58:20    14s] <CMD> setDrawView fplan
[09/04 05:58:20    14s] <CMD> fit
[09/04 05:58:25    15s] <CMD> panPage -1 0
[09/04 05:58:33    16s] <CMD> restorePlace System_top.place.gz
[09/04 05:58:33    16s] *** Checked 2 GNC rules.
[09/04 05:58:33    16s] *** Applying global-net connections...
[09/04 05:58:33    16s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/04 05:58:33    16s] Reading placement file - System_top.place.gz.
[09/04 05:58:33    16s] ** Reading stdCellPlacement "System_top.place.gz" ...
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC65_RST_SYNC2_M (id 0), but this inst is not in the netlist.
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC64_RST_SYNC1_M (id 1), but this inst is not in the netlist.
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC63_RST_SYNC1_M (id 2), but this inst is not in the netlist.
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC62_SE (id 3), but this inst is not in the netlist.
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC61_SE (id 4), but this inst is not in the netlist.
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC60_SE (id 5), but this inst is not in the netlist.
[09/04 05:58:33    16s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U14 changed type from NOR2X4M to NOR2X6M!
[09/04 05:58:33    16s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U15 changed type from OAI2BB2X1M to OAI2BB2X2M!
[09/04 05:58:33    16s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U16 changed type from OAI2BB2X1M to OAI2BB2X2M!
[09/04 05:58:33    16s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28 changed type from NOR2X2M to NOR2X4M!
[09/04 05:58:33    16s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U30 changed type from OAI2BB2X1M to OAI2BB2X2M!
[09/04 05:58:33    16s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U37 changed type from NOR2X4M to NOR2X6M!
[09/04 05:58:33    16s] *info: inst u_SYS_CTRL/u_FSM_1_SYS_CTRL/U65 changed type from NOR4BX1M to NOR4BX2M!
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst u_SYS_CTRL/u_FSM_2_SYS_CTRL/FE_OFC66_current_state_0_ (id 90), but this inst is not in the netlist.
[09/04 05:58:33    16s] *info: inst u_SYS_CTRL/u_FSM_2_SYS_CTRL/U75 changed type from INVX2M to INVX4M!
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst u_REG_FILE/FE_OFC57_SO_1_ (id 189), but this inst is not in the netlist.
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst u_REG_FILE/FE_OFC55_SO_2_ (id 190), but this inst is not in the netlist.
[09/04 05:58:33    16s] *info: inst u_REG_FILE/Reg_File_reg[0][1] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/Reg_File_reg[0][4] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/Reg_File_reg[0][6] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/Reg_File_reg[0][2] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/Reg_File_reg[0][5] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/Reg_File_reg[0][3] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/Reg_File_reg[0][0] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/Reg_File_reg[1][6] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/Reg_File_reg[1][3] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/Reg_File_reg[1][4] changed type from SDFFRQX2M to SDFFRQX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U352 changed type from NOR2BX4M to NOR2BX2M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U367 changed type from INVX2M to INVX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U368 changed type from INVX2M to INVX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U369 changed type from INVX2M to INVX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U370 changed type from INVX2M to INVX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U371 changed type from INVX2M to INVX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U372 changed type from INVX2M to INVX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U373 changed type from INVX2M to INVX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U374 changed type from INVX2M to INVX4M!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U394 changed type from AOI221X1M to AOI221XLM!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U533 changed type from AOI221X1M to AOI221XLM!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U535 changed type from AOI221X1M to AOI221XLM!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U537 changed type from AOI221X1M to AOI221XLM!
[09/04 05:58:33    16s] *info: inst u_REG_FILE/U539 changed type from AOI221X1M to AOI221XLM!
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/HTIE_LTIEHI (id 597), but this inst is not in the netlist.
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/LTIE_LTIELO (id 598), but this inst is not in the netlist.
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC69_n6 (id 599), but this inst is not in the netlist.
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC68_n5 (id 600), but this inst is not in the netlist.
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC67_n3 (id 601), but this inst is not in the netlist.
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/u_ALUout_MUX4x1/U9 changed type from NOR4BX4M to NOR4BX1M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_Decoder_Unit/U3 changed type from NOR2BX2M to NOR2BX4M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_Decoder_Unit/U4 changed type from NOR2X2M to NOR2X4M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_Decoder_Unit/U5 changed type from NOR2X2M to NOR2X4M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_Decoder_Unit/U6 changed type from NOR2X2M to NOR2X4M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/U51 changed type from NOR3BX4M to NOR3BX2M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/U82 changed type from AO2B2X2M to AO2B2X4M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/U84 changed type from INVX2M to CLKINVX40M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/U85 changed type from INVX2M to CLKINVX40M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_0_6 changed type from ADDFX2M to ADDFHX4M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_1_6 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_3_4 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_2_4 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_1_4 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_4_3 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_0_5 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_0_4 changed type from ADDFX2M to ADDFHX1M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_PartRem_0_0_7 changed type from ADDFX2M to ADDFHX2M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3 changed type from AND3X2M to AND3X4M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11 changed type from AND3X2M to AND3X4M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12 changed type from AND4X2M to AND4X4M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U28 changed type from INVX2M to INVX4M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_SHIFT_UNIT/U31 changed type from NOR2X2M to NOR2X4M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_SHIFT_UNIT/U33 changed type from NOR2X2M to NOR2X4M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_SHIFT_UNIT/U34 changed type from NOR2X2M to NOR2X4M!
[09/04 05:58:33    16s] *info: inst u_ALU_TOP/U_SHIFT_UNIT/U35 changed type from NOR2X2M to NOR2X4M!
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst u_UART/u_UART_TX_top/FE_OFC59_SO_0_ (id 1139), but this inst is not in the netlist.
[09/04 05:58:33    16s] *info: inst u_UART/u_UART_TX_top/u_serializer/ser_done_reg changed type from SDFFRQX2M to SDFFRHQX8M!
[09/04 05:58:33    16s] *info: inst u_UART/u_UART_TX_top/u_MUX/U4 changed type from CLKINVX12M to INVX8M!
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst u_UART/u_UART_RX_top/u_FSM/FE_OFC70_PAR_CHK_New_bit (id 1198), but this inst is not in the netlist.
[09/04 05:58:33    16s] *info: inst u_UART/u_UART_RX_top/u_FSM/U28 changed type from NAND2BX2M to NAND2BX8M!
[09/04 05:58:33    16s] *info: inst u_UART/u_UART_RX_top/u_data_sampler/U13 changed type from OAI2BB2X1M to OAI2BB2X4M!
[09/04 05:58:33    16s] *info: inst u_UART/u_UART_RX_top/u_edge_bit_counter/U21 changed type from NOR4X1M to NOR4X2M!
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst u_RST_1_SYNC/HTIE_LTIEHI (id 1444), but this inst is not in the netlist.
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst u_RST_2_SYNC/HTIE_LTIEHI (id 1447), but this inst is not in the netlist.
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst u_RST_2_SYNC/LTIE_LTIELO (id 1448), but this inst is not in the netlist.
[09/04 05:58:33    16s] **WARN: (IMPSP-607):	Placement file has location for inst U0_ClkDiv/HTIE_LTIEHI (id 1451), but this inst is not in the netlist.
[09/04 05:58:33    16s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1046.5M) ***
[09/04 05:58:33    16s] Total net length = 3.876e+04 (2.012e+04 1.864e+04) (ext = 1.621e+03)
[09/04 05:58:33    16s] <CMD> fit
[09/04 05:58:36    17s] <CMD> setDrawView place
[09/04 05:58:59    21s] <CMD> placeDesign -inPlaceOpt -prePlaceOpt
[09/04 05:58:59    21s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[09/04 05:58:59    21s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[09/04 05:58:59    21s] *scInfo: scPctBadScanCell = 99.25%
[09/04 05:58:59    21s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[09/04 05:58:59    21s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/04 05:58:59    21s] *** Starting placeDesign concurrent flow ***
[09/04 05:58:59    21s] **INFO: Enable pre-place timing setting for timing analysis
[09/04 05:58:59    21s] Set Using Default Delay Limit as 101.
[09/04 05:58:59    21s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/04 05:58:59    21s] Set Default Net Delay as 0 ps.
[09/04 05:58:59    21s] Set Default Net Load as 0 pF. 
[09/04 05:58:59    21s] **INFO: Analyzing IO path groups for slack adjustment
[09/04 05:58:59    21s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:58:59    21s] Effort level <high> specified for reg2reg_tmp.102172 path_group
[09/04 05:59:00    21s] #################################################################################
[09/04 05:59:00    21s] # Design Stage: PreRoute
[09/04 05:59:00    21s] # Design Name: System_top
[09/04 05:59:00    21s] # Design Mode: 90nm
[09/04 05:59:00    21s] # Analysis Mode: MMMC Non-OCV 
[09/04 05:59:00    21s] # Parasitics Mode: No SPEF/RCDB
[09/04 05:59:00    21s] # Signoff Settings: SI Off 
[09/04 05:59:00    21s] #################################################################################
[09/04 05:59:00    21s] Calculate delays in BcWc mode...
[09/04 05:59:00    21s] Calculate delays in BcWc mode...
[09/04 05:59:00    21s] Calculate delays in BcWc mode...
[09/04 05:59:00    21s] Topological Sorting (CPU = 0:00:00.0, MEM = 1064.5M, InitMEM = 1064.5M)
[09/04 05:59:01    22s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[09/04 05:59:01    22s] Type 'man IMPTS-403' for more detail.
[09/04 05:59:01    22s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 05:59:01    22s] End delay calculation. (MEM=1231.75 CPU=0:00:00.2 REAL=0:00:00.0)
[09/04 05:59:01    22s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1231.7M) ***
[09/04 05:59:01    22s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_scan_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:01    22s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:01    22s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_cap_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:01    22s] **WARN: (TA-1018):	A source latency path to the generated clock GATED_CLK through source pin REF_CLK to target pin u_CLK_GATE/GATED_CLK in view setup_scan_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:01    22s] **WARN: (TA-1018):	A source latency path to the generated clock GATED_CLK through source pin REF_CLK to target pin u_CLK_GATE/GATED_CLK in view setup_cap_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:01    22s] **INFO: Disable pre-place timing setting for timing analysis
[09/04 05:59:01    22s] Set Using Default Delay Limit as 1000.
[09/04 05:59:01    22s] Set Default Net Delay as 1000 ps.
[09/04 05:59:01    22s] Set Default Net Load as 0.5 pF. 
[09/04 05:59:01    22s] *** Start deleteBufferTree ***
[09/04 05:59:01    22s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:59:01    22s] Info: Detect buffers to remove automatically.
[09/04 05:59:01    22s] Analyzing netlist ...
[09/04 05:59:01    22s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 05:59:01    22s] Updating netlist
[09/04 05:59:01    22s] 
[09/04 05:59:01    22s] *summary: 85 instances (buffers/inverters) removed
[09/04 05:59:01    22s] *** Finish deleteBufferTree (0:00:00.1) ***
[09/04 05:59:01    22s] Deleted 0 physical inst  (cell - / prefix -).
[09/04 05:59:01    22s] *** Starting "NanoPlace(TM) placement v#2 (mem=1207.7M)" ...
[09/04 05:59:01    22s] Summary for sequential cells idenfication: 
[09/04 05:59:01    22s] Identified SBFF number: 146
[09/04 05:59:01    22s] Identified MBFF number: 0
[09/04 05:59:01    22s] Not identified SBFF number: 0
[09/04 05:59:01    22s] Not identified MBFF number: 0
[09/04 05:59:01    22s] Number of sequential cells which are not FFs: 28
[09/04 05:59:01    22s] 
[09/04 05:59:02    23s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:00.9 mem=1207.8M) ***
[09/04 05:59:03    24s] *** Build Virtual Sizing Timing Model
[09/04 05:59:03    24s] (cpu=0:00:01.7 mem=1212.9M) ***
[09/04 05:59:03    24s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/04 05:59:03    24s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[09/04 05:59:03    24s] Define the scan chains before using this option.
[09/04 05:59:03    24s] Type 'man IMPSP-9042' for more detail.
[09/04 05:59:03    24s] #std cell=1482 (0 fixed + 1482 movable) #block=0 (0 floating + 0 preplaced)
[09/04 05:59:03    24s] #ioInst=0 #net=1641 #term=6310 #term/net=3.85, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
[09/04 05:59:03    24s] stdCell: 1482 single + 0 double + 0 multi
[09/04 05:59:03    24s] Total standard cell length = 6.7383 (mm), area = 0.0193 (mm^2)
[09/04 05:59:03    24s] Core basic site is TSM130NMMETROSITE
[09/04 05:59:03    24s] Estimated cell power/ground rail width = 0.314 um
[09/04 05:59:03    24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:59:03    24s] Apply auto density screen in pre-place stage.
[09/04 05:59:03    24s] Auto density screen increases utilization from 0.337 to 0.339
[09/04 05:59:03    24s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1215.9M
[09/04 05:59:03    24s] Average module density = 0.339.
[09/04 05:59:03    24s] Density for the design = 0.339.
[09/04 05:59:03    24s]        = stdcell_area 16435 sites (19339 um^2) / alloc_area 48499 sites (57069 um^2).
[09/04 05:59:03    24s] Pin Density = 0.1295.
[09/04 05:59:03    24s]             = total # of pins 6310 / total area 48721.
[09/04 05:59:03    24s] === lastAutoLevel = 8 
[09/04 05:59:03    24s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:59:03    25s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_scan_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:03    25s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:03    25s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_cap_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:03    25s] **WARN: (TA-1018):	A source latency path to the generated clock GATED_CLK through source pin REF_CLK to target pin u_CLK_GATE/GATED_CLK in view setup_scan_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:03    25s] **WARN: (TA-1018):	A source latency path to the generated clock GATED_CLK through source pin REF_CLK to target pin u_CLK_GATE/GATED_CLK in view setup_cap_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:03    25s] Clock gating cells determined by native netlist tracing.
[09/04 05:59:03    25s] Effort level <high> specified for reg2reg path_group
[09/04 05:59:03    25s] Effort level <high> specified for reg2cgate path_group
[09/04 05:59:05    25s] Iteration  1: Total net bbox = 4.356e+03 (3.37e+03 9.84e+02)
[09/04 05:59:05    25s]               Est.  stn bbox = 5.395e+03 (4.19e+03 1.20e+03)
[09/04 05:59:05    25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1277.3M
[09/04 05:59:05    25s] Iteration  2: Total net bbox = 4.356e+03 (3.37e+03 9.84e+02)
[09/04 05:59:05    25s]               Est.  stn bbox = 5.395e+03 (4.19e+03 1.20e+03)
[09/04 05:59:05    25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1277.3M
[09/04 05:59:05    25s] Iteration  3: Total net bbox = 3.903e+03 (3.31e+03 5.97e+02)
[09/04 05:59:05    25s]               Est.  stn bbox = 5.192e+03 (4.37e+03 8.20e+02)
[09/04 05:59:05    25s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1277.3M
[09/04 05:59:05    25s] Total number of setup views is 3.
[09/04 05:59:05    25s] Total number of active setup views is 1.
[09/04 05:59:05    26s] Iteration  4: Total net bbox = 1.741e+04 (1.16e+04 5.83e+03)
[09/04 05:59:05    26s]               Est.  stn bbox = 2.237e+04 (1.51e+04 7.28e+03)
[09/04 05:59:05    26s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1278.3M
[09/04 05:59:06    26s] Iteration  5: Total net bbox = 2.396e+04 (1.21e+04 1.19e+04)
[09/04 05:59:06    26s]               Est.  stn bbox = 3.045e+04 (1.56e+04 1.48e+04)
[09/04 05:59:06    26s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1278.3M
[09/04 05:59:07    27s] Iteration  6: Total net bbox = 2.837e+04 (1.42e+04 1.42e+04)
[09/04 05:59:07    27s]               Est.  stn bbox = 3.581e+04 (1.81e+04 1.77e+04)
[09/04 05:59:07    27s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1308.3M
[09/04 05:59:07    27s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[09/04 05:59:07    27s] enableMT= 3
[09/04 05:59:07    27s] useHNameCompare= 3 (lazy mode)
[09/04 05:59:07    27s] doMTMainInit= 1
[09/04 05:59:07    27s] doMTFlushLazyWireDelete= 1
[09/04 05:59:07    27s] useFastLRoute= 0
[09/04 05:59:07    27s] useFastCRoute= 1
[09/04 05:59:07    27s] doMTNetInitAdjWires= 1
[09/04 05:59:07    27s] wireMPoolNoThreadCheck= 1
[09/04 05:59:07    27s] allMPoolNoThreadCheck= 1
[09/04 05:59:07    27s] doNotUseMPoolInCRoute= 1
[09/04 05:59:07    27s] doMTSprFixZeroViaCodes= 1
[09/04 05:59:07    27s] doMTDtrRoute1CleanupA= 1
[09/04 05:59:07    27s] doMTDtrRoute1CleanupB= 1
[09/04 05:59:07    27s] doMTWireLenCalc= 0
[09/04 05:59:07    27s] doSkipQALenRecalc= 1
[09/04 05:59:07    27s] doMTMainCleanup= 1
[09/04 05:59:07    27s] doMTMoveCellTermsToMSLayer= 1
[09/04 05:59:07    27s] doMTConvertWiresToNewViaCode= 1
[09/04 05:59:07    27s] doMTRemoveAntenna= 1
[09/04 05:59:07    27s] doMTCheckConnectivity= 1
[09/04 05:59:07    27s] enableRuntimeLog= 0
[09/04 05:59:07    27s] Congestion driven padding in post-place stage.
[09/04 05:59:07    27s] Congestion driven padding increases utilization from 0.495 to 0.495
[09/04 05:59:07    27s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.3M
[09/04 05:59:07    28s] Iteration  7: Total net bbox = 3.221e+04 (1.77e+04 1.45e+04)
[09/04 05:59:07    28s]               Est.  stn bbox = 3.986e+04 (2.18e+04 1.81e+04)
[09/04 05:59:07    28s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1310.3M
[09/04 05:59:07    28s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:59:07    28s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:07    28s] nrCritNet: 0.00% ( 0 / 1641 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 05:59:07    28s] nrCritNet: 0.00% ( 0 / 1641 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 05:59:07    28s] Iteration  8: Total net bbox = 3.221e+04 (1.77e+04 1.45e+04)
[09/04 05:59:07    28s]               Est.  stn bbox = 3.986e+04 (2.18e+04 1.81e+04)
[09/04 05:59:07    28s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1310.3M
[09/04 05:59:11    32s] Iteration  9: Total net bbox = 3.578e+04 (1.77e+04 1.81e+04)
[09/04 05:59:11    32s]               Est.  stn bbox = 4.400e+04 (2.20e+04 2.20e+04)
[09/04 05:59:11    32s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1310.3M
[09/04 05:59:11    33s] Iteration 10: Total net bbox = 3.678e+04 (1.85e+04 1.83e+04)
[09/04 05:59:11    33s]               Est.  stn bbox = 4.511e+04 (2.28e+04 2.23e+04)
[09/04 05:59:11    33s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1310.3M
[09/04 05:59:11    33s] Iteration 11: Total net bbox = 3.969e+04 (2.12e+04 1.85e+04)
[09/04 05:59:11    33s]               Est.  stn bbox = 4.829e+04 (2.57e+04 2.26e+04)
[09/04 05:59:11    33s]               cpu = 0:00:04.5 real = 0:00:04.0 mem = 1310.3M
[09/04 05:59:11    33s] Iteration 12: Total net bbox = 3.969e+04 (2.12e+04 1.85e+04)
[09/04 05:59:11    33s]               Est.  stn bbox = 4.829e+04 (2.57e+04 2.26e+04)
[09/04 05:59:11    33s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.3M
[09/04 05:59:11    33s] Iteration 13: Total net bbox = 3.969e+04 (2.12e+04 1.85e+04)
[09/04 05:59:11    33s]               Est.  stn bbox = 4.829e+04 (2.57e+04 2.26e+04)
[09/04 05:59:11    33s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.3M
[09/04 05:59:11    33s] *** cost = 3.969e+04 (2.12e+04 1.85e+04) (cpu for global=0:00:07.7) real=0:00:08.0***
[09/04 05:59:11    33s] Info: 4 clock gating cells identified, 4 (on average) moved
[09/04 05:59:11    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:59:11    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:59:11    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:59:11    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:59:12    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:59:12    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:59:12    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:59:12    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:59:12    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:59:12    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:59:12    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:59:12    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 05:59:12    33s] Core Placement runtime cpu: 0:00:07.1 real: 0:00:07.0
[09/04 05:59:12    33s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/04 05:59:12    33s] Type 'man IMPSP-9025' for more detail.
[09/04 05:59:12    33s] #spOpts: mergeVia=F 
[09/04 05:59:12    33s] Core basic site is TSM130NMMETROSITE
[09/04 05:59:12    33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:59:12    33s] *** Starting refinePlace (0:00:33.2 mem=1257.9M) ***
[09/04 05:59:12    33s] Total net length = 3.969e+04 (2.115e+04 1.854e+04) (ext = 1.769e+03)
[09/04 05:59:12    33s] Starting refinePlace ...
[09/04 05:59:12    33s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 05:59:12    33s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 05:59:12    33s] Density distribution unevenness ratio = 28.261%
[09/04 05:59:12    33s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 05:59:12    33s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1257.9MB) @(0:00:33.2 - 0:00:33.2).
[09/04 05:59:12    33s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 05:59:12    33s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 05:59:12    33s] Placement tweakage begins.
[09/04 05:59:12    33s] wire length = 5.224e+04
[09/04 05:59:12    33s] wire length = 4.933e+04
[09/04 05:59:12    33s] Placement tweakage ends.
[09/04 05:59:12    33s] Move report: tweak moves 123 insts, mean move: 6.69 um, max move: 15.10 um
[09/04 05:59:12    33s] 	Max move on inst (u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U12): (203.52, 150.93) --> (188.69, 151.20)
[09/04 05:59:12    33s] Move report: legalization moves 1482 insts, mean move: 1.67 um, max move: 5.83 um
[09/04 05:59:12    33s] 	Max move on inst (u_REG_FILE/Reg_File_reg[13][0]): (20.65, 134.83) --> (20.50, 129.15)
[09/04 05:59:12    33s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1257.9MB) @(0:00:33.3 - 0:00:33.3).
[09/04 05:59:12    33s] Move report: Detail placement moves 1482 insts, mean move: 2.12 um, max move: 16.60 um
[09/04 05:59:12    33s] 	Max move on inst (u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U12): (203.52, 150.93) --> (188.60, 149.24)
[09/04 05:59:12    33s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1257.9MB
[09/04 05:59:12    33s] Statistics of distance of Instance movement in refine placement:
[09/04 05:59:12    33s]   maximum (X+Y) =        16.60 um
[09/04 05:59:12    33s]   inst (u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U12) with max move: (203.516, 150.925) -> (188.6, 149.24)
[09/04 05:59:12    33s]   mean    (X+Y) =         2.12 um
[09/04 05:59:12    33s] Total instances flipped for WireLenOpt: 104
[09/04 05:59:12    33s] Summary Report:
[09/04 05:59:12    33s] Instances move: 1482 (out of 1482 movable)
[09/04 05:59:12    33s] Mean displacement: 2.12 um
[09/04 05:59:12    33s] Max displacement: 16.60 um (Instance: u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U12) (203.516, 150.925) -> (188.6, 149.24)
[09/04 05:59:12    33s] 	Length: 3 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: CLKINVX2M
[09/04 05:59:12    33s] Total instances moved : 1482
[09/04 05:59:12    33s] Total net length = 3.681e+04 (1.835e+04 1.846e+04) (ext = 1.775e+03)
[09/04 05:59:12    33s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1257.9MB
[09/04 05:59:12    33s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1257.9MB) @(0:00:33.2 - 0:00:33.3).
[09/04 05:59:12    33s] *** Finished refinePlace (0:00:33.3 mem=1257.9M) ***
[09/04 05:59:12    33s] Total net length = 3.684e+04 (1.828e+04 1.856e+04) (ext = 1.772e+03)
[09/04 05:59:12    33s] *** End of Placement (cpu=0:00:10.5, real=0:00:11.0, mem=1257.9M) ***
[09/04 05:59:12    33s] #spOpts: mergeVia=F 
[09/04 05:59:12    33s] Core basic site is TSM130NMMETROSITE
[09/04 05:59:12    33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:59:12    33s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 05:59:12    33s] Density distribution unevenness ratio = 28.284%
[09/04 05:59:12    33s] *** Free Virtual Timing Model ...(mem=1257.9M)
[09/04 05:59:12    33s] Starting IO pin assignment...
[09/04 05:59:12    33s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[09/04 05:59:12    33s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/04 05:59:12    33s] Core basic site is TSM130NMMETROSITE
[09/04 05:59:12    33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:59:12    33s] #spOpts: mergeVia=F 
[09/04 05:59:12    33s] GigaOpt running with 1 threads.
[09/04 05:59:12    33s] Info: 1 threads available for lower-level modules during optimization.
[09/04 05:59:15    36s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1241.2M, totSessionCpu=0:00:36 **
[09/04 05:59:15    36s] Added -handlePreroute to trialRouteMode
[09/04 05:59:15    36s] *** optDesign -preCTS ***
[09/04 05:59:15    36s] DRC Margin: user margin 0.0; extra margin 0.2
[09/04 05:59:15    36s] Setup Target Slack: user slack 0; extra slack 0.1
[09/04 05:59:15    36s] Hold Target Slack: user slack 0
[09/04 05:59:15    36s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[09/04 05:59:15    36s] Summary for sequential cells idenfication: 
[09/04 05:59:15    36s] Identified SBFF number: 146
[09/04 05:59:15    36s] Identified MBFF number: 0
[09/04 05:59:15    36s] Not identified SBFF number: 0
[09/04 05:59:15    36s] Not identified MBFF number: 0
[09/04 05:59:15    36s] Number of sequential cells which are not FFs: 28
[09/04 05:59:15    36s] 
[09/04 05:59:15    36s] Start to check current routing status for nets...
[09/04 05:59:15    36s] Using hname+ instead name for net compare
[09/04 05:59:15    36s] All nets will be re-routed.
[09/04 05:59:15    36s] End to check current routing status for nets (mem=1239.2M)
[09/04 05:59:17    38s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 05:59:17    38s] [PSP] Started earlyGlobalRoute kernel
[09/04 05:59:17    38s] [PSP] Initial Peak syMemory usage = 1241.2 MB
[09/04 05:59:17    38s] (I)       Reading DB...
[09/04 05:59:17    38s] (I)       congestionReportName   : 
[09/04 05:59:17    38s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 05:59:17    38s] [NR-eagl] doTrackAssignment      : 1
[09/04 05:59:17    38s] (I)       dumpBookshelfFiles     : 0
[09/04 05:59:17    38s] [NR-eagl] numThreads             : 1
[09/04 05:59:17    38s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 05:59:17    38s] (I)       honorPin               : false
[09/04 05:59:17    38s] (I)       honorPinGuide          : true
[09/04 05:59:17    38s] (I)       honorPartition         : false
[09/04 05:59:17    38s] (I)       allowPartitionCrossover: false
[09/04 05:59:17    38s] (I)       honorSingleEntry       : true
[09/04 05:59:17    38s] (I)       honorSingleEntryStrong : true
[09/04 05:59:17    38s] (I)       handleViaSpacingRule   : false
[09/04 05:59:17    38s] (I)       PDConstraint           : none
[09/04 05:59:17    38s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 05:59:17    38s] (I)       routingEffortLevel     : 3
[09/04 05:59:17    38s] [NR-eagl] minRouteLayer          : 2
[09/04 05:59:17    38s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 05:59:17    38s] (I)       numRowsPerGCell        : 1
[09/04 05:59:17    38s] (I)       speedUpLargeDesign     : 0
[09/04 05:59:17    38s] (I)       speedUpBlkViolationClean: 0
[09/04 05:59:17    38s] (I)       autoGCellMerging       : 1
[09/04 05:59:17    38s] (I)       multiThreadingTA       : 0
[09/04 05:59:17    38s] (I)       punchThroughDistance   : -1
[09/04 05:59:17    38s] (I)       blockedPinEscape       : 0
[09/04 05:59:17    38s] (I)       blkAwareLayerSwitching : 0
[09/04 05:59:17    38s] (I)       betterClockWireModeling: 0
[09/04 05:59:17    38s] (I)       scenicBound            : 1.15
[09/04 05:59:17    38s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 05:59:17    38s] (I)       source-to-sink ratio   : 0.00
[09/04 05:59:17    38s] (I)       targetCongestionRatio  : 1.00
[09/04 05:59:17    38s] (I)       layerCongestionRatio   : 0.70
[09/04 05:59:17    38s] (I)       m1CongestionRatio      : 0.10
[09/04 05:59:17    38s] (I)       m2m3CongestionRatio    : 0.70
[09/04 05:59:17    38s] (I)       pinAccessEffort        : 0.10
[09/04 05:59:17    38s] (I)       localRouteEffort       : 1.00
[09/04 05:59:17    38s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 05:59:17    38s] (I)       supplyScaleFactorH     : 1.00
[09/04 05:59:17    38s] (I)       supplyScaleFactorV     : 1.00
[09/04 05:59:17    38s] (I)       highlight3DOverflowFactor: 0.00
[09/04 05:59:17    38s] (I)       skipTrackCommand             : 
[09/04 05:59:17    38s] (I)       readTROption           : true
[09/04 05:59:17    38s] (I)       extraSpacingBothSide   : false
[09/04 05:59:17    38s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 05:59:17    38s] (I)       routeSelectedNetsOnly  : false
[09/04 05:59:17    38s] (I)       before initializing RouteDB syMemory usage = 1241.2 MB
[09/04 05:59:17    38s] (I)       starting read tracks
[09/04 05:59:17    38s] (I)       build grid graph
[09/04 05:59:17    38s] (I)       build grid graph start
[09/04 05:59:17    38s] [NR-eagl] Layer1 has no routable track
[09/04 05:59:17    38s] [NR-eagl] Layer2 has single uniform track structure
[09/04 05:59:17    38s] [NR-eagl] Layer3 has single uniform track structure
[09/04 05:59:17    38s] [NR-eagl] Layer4 has single uniform track structure
[09/04 05:59:17    38s] [NR-eagl] Layer5 has single uniform track structure
[09/04 05:59:17    38s] [NR-eagl] Layer6 has single uniform track structure
[09/04 05:59:17    38s] (I)       build grid graph end
[09/04 05:59:17    38s] (I)       Layer1   numNetMinLayer=1641
[09/04 05:59:17    38s] (I)       Layer2   numNetMinLayer=0
[09/04 05:59:17    38s] (I)       Layer3   numNetMinLayer=0
[09/04 05:59:17    38s] (I)       Layer4   numNetMinLayer=0
[09/04 05:59:17    38s] (I)       Layer5   numNetMinLayer=0
[09/04 05:59:17    38s] (I)       Layer6   numNetMinLayer=0
[09/04 05:59:17    38s] [NR-eagl] numViaLayers=5
[09/04 05:59:17    38s] (I)       end build via table
[09/04 05:59:17    38s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 05:59:17    38s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 05:59:17    38s] (I)       num ignored nets =0
[09/04 05:59:17    38s] (I)       readDataFromPlaceDB
[09/04 05:59:17    38s] (I)       Read net information..
[09/04 05:59:17    38s] [NR-eagl] Read numTotalNets=1641  numIgnoredNets=0
[09/04 05:59:17    38s] (I)       Read testcase time = 0.000 seconds
[09/04 05:59:17    38s] 
[09/04 05:59:17    38s] (I)       totalGlobalPin=6255, totalPins=6310
[09/04 05:59:17    38s] (I)       Model blockage into capacity
[09/04 05:59:17    38s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 05:59:17    38s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 05:59:17    38s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 05:59:17    38s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 05:59:17    38s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 05:59:17    38s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 05:59:17    38s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 05:59:17    38s] (I)       Modeling time = 0.000 seconds
[09/04 05:59:17    38s] 
[09/04 05:59:17    38s] [NR-eagl] There are 6 clock nets ( 0 with NDR ).
[09/04 05:59:17    38s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1241.2 MB
[09/04 05:59:17    38s] (I)       Layer1  viaCost=300.00
[09/04 05:59:17    38s] (I)       Layer2  viaCost=100.00
[09/04 05:59:17    38s] (I)       Layer3  viaCost=100.00
[09/04 05:59:17    38s] (I)       Layer4  viaCost=100.00
[09/04 05:59:17    38s] (I)       Layer5  viaCost=200.00
[09/04 05:59:17    38s] (I)       ---------------------Grid Graph Info--------------------
[09/04 05:59:17    38s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 05:59:17    38s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 05:59:17    38s] (I)       Site Width          :   820  (dbu)
[09/04 05:59:17    38s] (I)       Row Height          :  5740  (dbu)
[09/04 05:59:17    38s] (I)       GCell Width         :  5740  (dbu)
[09/04 05:59:17    38s] (I)       GCell Height        :  5740  (dbu)
[09/04 05:59:17    38s] (I)       grid                :    84    84     6
[09/04 05:59:17    38s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 05:59:17    38s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 05:59:17    38s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 05:59:17    38s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 05:59:17    38s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 05:59:17    38s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 05:59:17    38s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 05:59:17    38s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 05:59:17    38s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 05:59:17    38s] (I)       --------------------------------------------------------
[09/04 05:59:17    38s] 
[09/04 05:59:17    38s] (I)       After initializing earlyGlobalRoute syMemory usage = 1241.2 MB
[09/04 05:59:17    38s] (I)       Loading and dumping file time : 0.03 seconds
[09/04 05:59:17    38s] (I)       ============= Initialization =============
[09/04 05:59:17    38s] [NR-eagl] EstWL : 16360
[09/04 05:59:17    38s] 
[09/04 05:59:17    38s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 05:59:17    38s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4615
[09/04 05:59:17    38s] (I)       ============  Phase 1a Route ============
[09/04 05:59:17    38s] (I)       Phase 1a runs 0.01 seconds
[09/04 05:59:17    38s] [NR-eagl] Usage: 16360 = (8003 H, 8357 V) = (8.34% H, 8.71% V) = (2.297e+04um H, 2.398e+04um V)
[09/04 05:59:17    38s] [NR-eagl] 
[09/04 05:59:17    38s] (I)       ============  Phase 1b Route ============
[09/04 05:59:17    38s] [NR-eagl] Usage: 16360 = (8003 H, 8357 V) = (8.34% H, 8.71% V) = (2.297e+04um H, 2.398e+04um V)
[09/04 05:59:17    38s] [NR-eagl] 
[09/04 05:59:17    38s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 05:59:17    38s] 
[09/04 05:59:17    38s] (I)       ============  Phase 1c Route ============
[09/04 05:59:17    38s] [NR-eagl] Usage: 16360 = (8003 H, 8357 V) = (8.34% H, 8.71% V) = (2.297e+04um H, 2.398e+04um V)
[09/04 05:59:17    38s] [NR-eagl] 
[09/04 05:59:17    38s] (I)       ============  Phase 1d Route ============
[09/04 05:59:17    38s] [NR-eagl] Usage: 16360 = (8003 H, 8357 V) = (8.34% H, 8.71% V) = (2.297e+04um H, 2.398e+04um V)
[09/04 05:59:17    38s] [NR-eagl] 
[09/04 05:59:17    38s] (I)       ============  Phase 1e Route ============
[09/04 05:59:17    38s] (I)       Phase 1e runs 0.00 seconds
[09/04 05:59:17    38s] [NR-eagl] Usage: 16360 = (8003 H, 8357 V) = (8.34% H, 8.71% V) = (2.297e+04um H, 2.398e+04um V)
[09/04 05:59:17    38s] [NR-eagl] 
[09/04 05:59:17    38s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 05:59:17    38s] 
[09/04 05:59:17    38s] (I)       ============  Phase 1l Route ============
[09/04 05:59:17    38s] (I)       dpBasedLA: time=0.01  totalOF=76828  totalVia=12673  totalWL=16360  total(Via+WL)=29033 
[09/04 05:59:17    38s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/04 05:59:17    38s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 05:59:17    38s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 05:59:17    38s] 
[09/04 05:59:17    38s] (I)       ============= track Assignment ============
[09/04 05:59:17    38s] (I)       extract Global 3D Wires
[09/04 05:59:17    38s] (I)       Extract Global WL : time=0.00
[09/04 05:59:17    38s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 05:59:17    38s] (I)       track assignment initialization runtime=1054 millisecond
[09/04 05:59:17    38s] (I)       #threads=1 for track assignment
[09/04 05:59:17    38s] (I)       track assignment kernel runtime=32017 millisecond
[09/04 05:59:17    38s] (I)       End Greedy Track Assignment
[09/04 05:59:17    38s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6295
[09/04 05:59:17    38s] [NR-eagl] Layer2(METAL2)(V) length: 2.006150e+04um, number of vias: 9156
[09/04 05:59:17    38s] [NR-eagl] Layer3(METAL3)(H) length: 2.225556e+04um, number of vias: 550
[09/04 05:59:17    38s] [NR-eagl] Layer4(METAL4)(V) length: 4.505038e+03um, number of vias: 102
[09/04 05:59:17    38s] [NR-eagl] Layer5(METAL5)(H) length: 1.417984e+03um, number of vias: 29
[09/04 05:59:17    38s] [NR-eagl] Layer6(METAL6)(V) length: 2.378000e+02um, number of vias: 0
[09/04 05:59:17    38s] [NR-eagl] Total length: 4.847789e+04um, number of vias: 16132
[09/04 05:59:17    38s] [NR-eagl] End Peak syMemory usage = 1241.2 MB
[09/04 05:59:17    38s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.10 seconds
[09/04 05:59:17    38s] Updating RC grid for preRoute extraction ...
[09/04 05:59:17    38s] Initializing multi-corner resistance tables ...
[09/04 05:59:19    40s] Extraction called for design 'System_top' of instances=1482 and nets=1724 using extraction engine 'preRoute' .
[09/04 05:59:19    40s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 05:59:19    40s] Type 'man IMPEXT-3530' for more detail.
[09/04 05:59:19    40s] PreRoute RC Extraction called for design System_top.
[09/04 05:59:19    40s] RC Extraction called in multi-corner(1) mode.
[09/04 05:59:19    40s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 05:59:19    40s] Type 'man IMPEXT-6197' for more detail.
[09/04 05:59:19    40s] RCMode: PreRoute
[09/04 05:59:19    40s]       RC Corner Indexes            0   
[09/04 05:59:19    40s] Capacitance Scaling Factor   : 1.00000 
[09/04 05:59:19    40s] Resistance Scaling Factor    : 1.00000 
[09/04 05:59:19    40s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 05:59:19    40s] Clock Res. Scaling Factor    : 1.00000 
[09/04 05:59:19    40s] Shrink Factor                : 1.00000
[09/04 05:59:19    40s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 05:59:19    40s] Updating RC grid for preRoute extraction ...
[09/04 05:59:19    40s] Initializing multi-corner resistance tables ...
[09/04 05:59:19    40s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1241.164M)
[09/04 05:59:19    40s] ** INFO : this run is activating medium effort placeOptDesign flow
[09/04 05:59:19    40s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:59:19    40s] #spOpts: mergeVia=F 
[09/04 05:59:19    40s] Core basic site is TSM130NMMETROSITE
[09/04 05:59:19    40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:59:19    40s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:59:19    40s] #spOpts: mergeVia=F 
[09/04 05:59:19    40s] *** Starting optimizing excluded clock nets MEM= 1241.2M) ***
[09/04 05:59:19    40s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:59:19    40s] #################################################################################
[09/04 05:59:19    40s] # Design Stage: PreRoute
[09/04 05:59:19    40s] # Design Name: System_top
[09/04 05:59:19    40s] # Design Mode: 90nm
[09/04 05:59:19    40s] # Analysis Mode: MMMC Non-OCV 
[09/04 05:59:19    40s] # Parasitics Mode: No SPEF/RCDB
[09/04 05:59:19    40s] # Signoff Settings: SI Off 
[09/04 05:59:19    40s] #################################################################################
[09/04 05:59:19    40s] AAE_INFO: 1 threads acquired from CTE.
[09/04 05:59:19    40s] Calculate delays in BcWc mode...
[09/04 05:59:19    40s] Topological Sorting (CPU = 0:00:00.0, MEM = 1256.2M, InitMEM = 1256.2M)
[09/04 05:59:19    41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 05:59:19    41s] End delay calculation. (MEM=1309.48 CPU=0:00:00.4 REAL=0:00:00.0)
[09/04 05:59:19    41s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1309.5M) ***
[09/04 05:59:19    41s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.7  MEM= 1309.5M) ***
[09/04 05:59:19    41s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:19    41s] The useful skew maximum allowed delay is: 0.3
[09/04 05:59:20    41s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:59:20    41s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:59:20    41s] *info: There are 20 candidate Buffer cells
[09/04 05:59:20    41s] *info: There are 20 candidate Inverter cells
[09/04 05:59:22    43s] 
[09/04 05:59:22    43s] Netlist preparation processing... 
[09/04 05:59:22    43s] Removed 10 instances
[09/04 05:59:22    43s] *info: Marking 0 isolation instances dont touch
[09/04 05:59:22    43s] *info: Marking 0 level shifter instances dont touch
[09/04 05:59:22    43s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1338.0M, totSessionCpu=0:00:44 **
[09/04 05:59:22    43s] Begin: GigaOpt high fanout net optimization
[09/04 05:59:22    43s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:59:22    43s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:59:22    43s] #spOpts: mergeVia=F 
[09/04 05:59:25    46s] DEBUG: @coeDRVCandCache::init.
[09/04 05:59:25    46s] +----------+---------+--------+--------+------------+--------+
[09/04 05:59:25    46s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/04 05:59:25    46s] +----------+---------+--------+--------+------------+--------+
[09/04 05:59:25    46s] |    33.61%|        -|   0.100|   0.000|   0:00:00.0| 1485.5M|
[09/04 05:59:25    46s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 05:59:25    46s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 05:59:25    46s] |    33.61%|        -|   0.100|   0.000|   0:00:00.0| 1485.5M|
[09/04 05:59:25    46s] +----------+---------+--------+--------+------------+--------+
[09/04 05:59:25    46s] 
[09/04 05:59:25    46s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1485.5M) ***
[09/04 05:59:25    46s] DEBUG: @coeDRVCandCache::cleanup.
[09/04 05:59:25    46s] End: GigaOpt high fanout net optimization
[09/04 05:59:25    46s] Begin: GigaOpt DRV Optimization
[09/04 05:59:25    46s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[09/04 05:59:25    46s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:59:25    46s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:59:25    46s] #spOpts: mergeVia=F 
[09/04 05:59:25    47s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:59:25    47s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[09/04 05:59:25    47s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:59:25    47s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[09/04 05:59:25    47s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:59:25    47s] DEBUG: @coeDRVCandCache::init.
[09/04 05:59:25    47s] Info: violation cost 1550.090576 (cap = 19.693893, tran = 1528.396729, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[09/04 05:59:25    47s] |    24   |   366   |     5   |      5  |     0   |     0   |     0   |     0   | 4.90 |          0|          0|          0|  33.61  |            |           |
[09/04 05:59:27    48s] Info: violation cost 0.316167 (cap = 0.000000, tran = 0.316167, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 05:59:27    48s] |     1   |    74   |     0   |      0  |     0   |     0   |     0   |     0   | 4.90 |         16|          0|         13|  33.87  |   0:00:02.0|    1485.5M|
[09/04 05:59:27    48s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:59:27    48s] 
[09/04 05:59:27    48s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=1485.5M) ***
[09/04 05:59:27    48s] 
[09/04 05:59:27    48s] DEBUG: @coeDRVCandCache::cleanup.
[09/04 05:59:27    48s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[09/04 05:59:27    48s] End: GigaOpt DRV Optimization
[09/04 05:59:27    48s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1352.0M, totSessionCpu=0:00:48 **
[09/04 05:59:27    48s] Begin: GigaOpt Global Optimization
[09/04 05:59:27    48s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[09/04 05:59:27    48s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:59:27    48s] PhyDesignGrid: maxLocalDensity 1.20
[09/04 05:59:27    48s] #spOpts: mergeVia=F 
[09/04 05:59:31    52s] *info: 6 clock nets excluded
[09/04 05:59:31    52s] *info: 2 special nets excluded.
[09/04 05:59:31    52s] *info: 91 no-driver nets excluded.
[09/04 05:59:32    54s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/04 05:59:32    54s] +--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
[09/04 05:59:32    54s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View       |Pathgroup|                     End Point                      |
[09/04 05:59:32    54s] +--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
[09/04 05:59:32    54s] |   0.000|   0.000|    33.87%|   0:00:00.0| 1485.5M|setup_func_analysis_view|       NA| NA                                                 |
[09/04 05:59:32    54s] +--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
[09/04 05:59:32    54s] 
[09/04 05:59:32    54s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1485.5M) ***
[09/04 05:59:32    54s] 
[09/04 05:59:32    54s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1485.5M) ***
[09/04 05:59:32    54s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/04 05:59:32    54s] Global Opt: restore maxLocalDensity to 3.0
[09/04 05:59:32    54s] End: GigaOpt Global Optimization
[09/04 05:59:32    54s] **optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 1350.0M, totSessionCpu=0:00:54 **
[09/04 05:59:32    54s] 
[09/04 05:59:32    54s] Active setup views:
[09/04 05:59:32    54s]  setup_func_analysis_view
[09/04 05:59:32    54s]   Dominating endpoints: 0
[09/04 05:59:32    54s]   Dominating TNS: -0.000
[09/04 05:59:32    54s] 
[09/04 05:59:32    54s] *** Timing Is met
[09/04 05:59:32    54s] *** Check timing (0:00:00.0)
[09/04 05:59:32    54s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:59:32    54s] **optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 1348.0M, totSessionCpu=0:00:54 **
[09/04 05:59:32    54s] **INFO: Flow update: Design is easy to close.
[09/04 05:59:33    54s] *** Timing Is met
[09/04 05:59:33    54s] *** Check timing (0:00:00.0)
[09/04 05:59:33    54s] *** Timing Is met
[09/04 05:59:33    54s] *** Check timing (0:00:00.0)
[09/04 05:59:33    54s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:59:33    54s] Begin: Area Reclaim Optimization
[09/04 05:59:34    56s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:59:34    56s] #spOpts: mergeVia=F 
[09/04 05:59:35    56s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 33.87
[09/04 05:59:35    56s] +----------+---------+--------+--------+------------+--------+
[09/04 05:59:35    56s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/04 05:59:35    56s] +----------+---------+--------+--------+------------+--------+
[09/04 05:59:35    56s] |    33.87%|        -|   0.000|   0.000|   0:00:00.0| 1483.8M|
[09/04 05:59:35    56s] |    33.85%|        2|   0.000|   0.000|   0:00:00.0| 1486.1M|
[09/04 05:59:35    57s] |    33.45%|       60|   0.000|   0.000|   0:00:00.0| 1486.1M|
[09/04 05:59:35    57s] |    33.45%|        0|   0.000|   0.000|   0:00:00.0| 1486.1M|
[09/04 05:59:35    57s] +----------+---------+--------+--------+------------+--------+
[09/04 05:59:35    57s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 33.45
[09/04 05:59:35    57s] 
[09/04 05:59:35    57s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 60 **
[09/04 05:59:35    57s] --------------------------------------------------------------
[09/04 05:59:35    57s] |                                   | Total     | Sequential |
[09/04 05:59:35    57s] --------------------------------------------------------------
[09/04 05:59:35    57s] | Num insts resized                 |      60  |      11    |
[09/04 05:59:35    57s] | Num insts undone                  |       0  |       0    |
[09/04 05:59:35    57s] | Num insts Downsized               |      60  |      11    |
[09/04 05:59:35    57s] | Num insts Samesized               |       0  |       0    |
[09/04 05:59:35    57s] | Num insts Upsized                 |       0  |       0    |
[09/04 05:59:35    57s] | Num multiple commits+uncommits    |       0  |       -    |
[09/04 05:59:35    57s] --------------------------------------------------------------
[09/04 05:59:35    57s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:02.0) **
[09/04 05:59:35    57s] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=1352.54M, totSessionCpu=0:00:57).
[09/04 05:59:35    57s] *** Steiner Routed Nets: 1.944%; Threshold: 100; Threshold for Hold: 100
[09/04 05:59:35    57s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 05:59:35    57s] [NR-eagl] Started earlyGlobalRoute kernel
[09/04 05:59:35    57s] [NR-eagl] Initial Peak syMemory usage = 1352.5 MB
[09/04 05:59:35    57s] (I)       Reading DB...
[09/04 05:59:35    57s] (I)       congestionReportName   : 
[09/04 05:59:35    57s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 05:59:35    57s] [NR-eagl] doTrackAssignment      : 1
[09/04 05:59:35    57s] (I)       dumpBookshelfFiles     : 0
[09/04 05:59:35    57s] [NR-eagl] numThreads             : 1
[09/04 05:59:35    57s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 05:59:35    57s] (I)       honorPin               : false
[09/04 05:59:35    57s] (I)       honorPinGuide          : true
[09/04 05:59:35    57s] (I)       honorPartition         : false
[09/04 05:59:35    57s] (I)       allowPartitionCrossover: false
[09/04 05:59:35    57s] (I)       honorSingleEntry       : true
[09/04 05:59:35    57s] (I)       honorSingleEntryStrong : true
[09/04 05:59:35    57s] (I)       handleViaSpacingRule   : false
[09/04 05:59:35    57s] (I)       PDConstraint           : none
[09/04 05:59:35    57s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 05:59:35    57s] (I)       routingEffortLevel     : 3
[09/04 05:59:35    57s] [NR-eagl] minRouteLayer          : 2
[09/04 05:59:35    57s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 05:59:35    57s] (I)       numRowsPerGCell        : 1
[09/04 05:59:35    57s] (I)       speedUpLargeDesign     : 0
[09/04 05:59:35    57s] (I)       speedUpBlkViolationClean: 0
[09/04 05:59:35    57s] (I)       autoGCellMerging       : 1
[09/04 05:59:35    57s] (I)       multiThreadingTA       : 0
[09/04 05:59:35    57s] (I)       punchThroughDistance   : -1
[09/04 05:59:35    57s] (I)       blockedPinEscape       : 0
[09/04 05:59:35    57s] (I)       blkAwareLayerSwitching : 0
[09/04 05:59:35    57s] (I)       betterClockWireModeling: 0
[09/04 05:59:35    57s] (I)       scenicBound            : 1.15
[09/04 05:59:35    57s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 05:59:35    57s] (I)       source-to-sink ratio   : 0.00
[09/04 05:59:35    57s] (I)       targetCongestionRatio  : 1.00
[09/04 05:59:35    57s] (I)       layerCongestionRatio   : 0.70
[09/04 05:59:35    57s] (I)       m1CongestionRatio      : 0.10
[09/04 05:59:35    57s] (I)       m2m3CongestionRatio    : 0.70
[09/04 05:59:35    57s] (I)       pinAccessEffort        : 0.10
[09/04 05:59:35    57s] (I)       localRouteEffort       : 1.00
[09/04 05:59:35    57s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 05:59:35    57s] (I)       supplyScaleFactorH     : 1.00
[09/04 05:59:35    57s] (I)       supplyScaleFactorV     : 1.00
[09/04 05:59:35    57s] (I)       highlight3DOverflowFactor: 0.00
[09/04 05:59:35    57s] (I)       skipTrackCommand             : 
[09/04 05:59:35    57s] (I)       readTROption           : true
[09/04 05:59:35    57s] (I)       extraSpacingBothSide   : false
[09/04 05:59:35    57s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 05:59:35    57s] (I)       routeSelectedNetsOnly  : false
[09/04 05:59:35    57s] (I)       before initializing RouteDB syMemory usage = 1352.5 MB
[09/04 05:59:35    57s] (I)       starting read tracks
[09/04 05:59:35    57s] (I)       build grid graph
[09/04 05:59:35    57s] (I)       build grid graph start
[09/04 05:59:35    57s] [NR-eagl] Layer1 has no routable track
[09/04 05:59:35    57s] [NR-eagl] Layer2 has single uniform track structure
[09/04 05:59:35    57s] [NR-eagl] Layer3 has single uniform track structure
[09/04 05:59:35    57s] [NR-eagl] Layer4 has single uniform track structure
[09/04 05:59:35    57s] [NR-eagl] Layer5 has single uniform track structure
[09/04 05:59:35    57s] [NR-eagl] Layer6 has single uniform track structure
[09/04 05:59:35    57s] (I)       build grid graph end
[09/04 05:59:35    57s] (I)       Layer1   numNetMinLayer=1646
[09/04 05:59:35    57s] (I)       Layer2   numNetMinLayer=0
[09/04 05:59:35    57s] (I)       Layer3   numNetMinLayer=0
[09/04 05:59:35    57s] (I)       Layer4   numNetMinLayer=0
[09/04 05:59:35    57s] (I)       Layer5   numNetMinLayer=0
[09/04 05:59:35    57s] (I)       Layer6   numNetMinLayer=0
[09/04 05:59:35    57s] [NR-eagl] numViaLayers=5
[09/04 05:59:35    57s] (I)       end build via table
[09/04 05:59:35    57s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 05:59:35    57s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 05:59:35    57s] (I)       num ignored nets =0
[09/04 05:59:35    57s] (I)       readDataFromPlaceDB
[09/04 05:59:35    57s] (I)       Read net information..
[09/04 05:59:35    57s] [NR-eagl] Read numTotalNets=1646  numIgnoredNets=0
[09/04 05:59:35    57s] (I)       Read testcase time = 0.000 seconds
[09/04 05:59:35    57s] 
[09/04 05:59:35    57s] (I)       totalGlobalPin=6227, totalPins=6300
[09/04 05:59:35    57s] (I)       Model blockage into capacity
[09/04 05:59:35    57s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 05:59:35    57s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 05:59:35    57s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 05:59:35    57s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 05:59:35    57s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 05:59:35    57s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 05:59:35    57s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 05:59:35    57s] (I)       Modeling time = 0.000 seconds
[09/04 05:59:35    57s] 
[09/04 05:59:35    57s] [NR-eagl] There are 6 clock nets ( 0 with NDR ).
[09/04 05:59:35    57s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1352.5 MB
[09/04 05:59:35    57s] (I)       Layer1  viaCost=300.00
[09/04 05:59:35    57s] (I)       Layer2  viaCost=100.00
[09/04 05:59:35    57s] (I)       Layer3  viaCost=100.00
[09/04 05:59:35    57s] (I)       Layer4  viaCost=100.00
[09/04 05:59:35    57s] (I)       Layer5  viaCost=200.00
[09/04 05:59:35    57s] (I)       ---------------------Grid Graph Info--------------------
[09/04 05:59:35    57s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 05:59:35    57s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 05:59:35    57s] (I)       Site Width          :   820  (dbu)
[09/04 05:59:35    57s] (I)       Row Height          :  5740  (dbu)
[09/04 05:59:35    57s] (I)       GCell Width         :  5740  (dbu)
[09/04 05:59:35    57s] (I)       GCell Height        :  5740  (dbu)
[09/04 05:59:35    57s] (I)       grid                :    84    84     6
[09/04 05:59:35    57s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 05:59:35    57s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 05:59:35    57s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 05:59:35    57s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 05:59:36    57s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 05:59:36    57s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 05:59:36    57s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 05:59:36    57s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 05:59:36    57s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 05:59:36    57s] (I)       --------------------------------------------------------
[09/04 05:59:36    57s] 
[09/04 05:59:36    57s] (I)       After initializing earlyGlobalRoute syMemory usage = 1352.5 MB
[09/04 05:59:36    57s] (I)       Loading and dumping file time : 0.03 seconds
[09/04 05:59:36    57s] (I)       ============= Initialization =============
[09/04 05:59:36    57s] [NR-eagl] EstWL : 16318
[09/04 05:59:36    57s] 
[09/04 05:59:36    57s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 05:59:36    57s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4590
[09/04 05:59:36    57s] (I)       ============  Phase 1a Route ============
[09/04 05:59:36    57s] (I)       Phase 1a runs 0.00 seconds
[09/04 05:59:36    57s] [NR-eagl] Usage: 16318 = (7982 H, 8336 V) = (8.32% H, 8.69% V) = (2.291e+04um H, 2.392e+04um V)
[09/04 05:59:36    57s] [NR-eagl] 
[09/04 05:59:36    57s] (I)       ============  Phase 1b Route ============
[09/04 05:59:36    57s] [NR-eagl] Usage: 16318 = (7982 H, 8336 V) = (8.32% H, 8.69% V) = (2.291e+04um H, 2.392e+04um V)
[09/04 05:59:36    57s] [NR-eagl] 
[09/04 05:59:36    57s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 05:59:36    57s] 
[09/04 05:59:36    57s] (I)       ============  Phase 1c Route ============
[09/04 05:59:36    57s] [NR-eagl] Usage: 16318 = (7982 H, 8336 V) = (8.32% H, 8.69% V) = (2.291e+04um H, 2.392e+04um V)
[09/04 05:59:36    57s] [NR-eagl] 
[09/04 05:59:36    57s] (I)       ============  Phase 1d Route ============
[09/04 05:59:36    57s] [NR-eagl] Usage: 16318 = (7982 H, 8336 V) = (8.32% H, 8.69% V) = (2.291e+04um H, 2.392e+04um V)
[09/04 05:59:36    57s] [NR-eagl] 
[09/04 05:59:36    57s] (I)       ============  Phase 1e Route ============
[09/04 05:59:36    57s] (I)       Phase 1e runs 0.00 seconds
[09/04 05:59:36    57s] [NR-eagl] Usage: 16318 = (7982 H, 8336 V) = (8.32% H, 8.69% V) = (2.291e+04um H, 2.392e+04um V)
[09/04 05:59:36    57s] [NR-eagl] 
[09/04 05:59:36    57s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 05:59:36    57s] 
[09/04 05:59:36    57s] (I)       ============  Phase 1l Route ============
[09/04 05:59:36    57s] (I)       dpBasedLA: time=0.01  totalOF=81304  totalVia=12664  totalWL=16318  total(Via+WL)=28982 
[09/04 05:59:36    57s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/04 05:59:36    57s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 05:59:36    57s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 05:59:36    57s] 
[09/04 05:59:36    57s] (I)       ============= track Assignment ============
[09/04 05:59:36    57s] (I)       extract Global 3D Wires
[09/04 05:59:36    57s] (I)       Extract Global WL : time=0.00
[09/04 05:59:36    57s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 05:59:36    57s] (I)       track assignment initialization runtime=1024 millisecond
[09/04 05:59:36    57s] (I)       #threads=1 for track assignment
[09/04 05:59:36    57s] (I)       track assignment kernel runtime=31277 millisecond
[09/04 05:59:36    57s] (I)       End Greedy Track Assignment
[09/04 05:59:36    57s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6285
[09/04 05:59:36    57s] [NR-eagl] Layer2(METAL2)(V) length: 1.975667e+04um, number of vias: 9064
[09/04 05:59:36    57s] [NR-eagl] Layer3(METAL3)(H) length: 2.234556e+04um, number of vias: 609
[09/04 05:59:36    57s] [NR-eagl] Layer4(METAL4)(V) length: 4.755159e+03um, number of vias: 111
[09/04 05:59:36    57s] [NR-eagl] Layer5(METAL5)(H) length: 1.233484e+03um, number of vias: 29
[09/04 05:59:36    57s] [NR-eagl] Layer6(METAL6)(V) length: 2.447700e+02um, number of vias: 0
[09/04 05:59:36    57s] [NR-eagl] Total length: 4.833564e+04um, number of vias: 16098
[09/04 05:59:36    57s] [NR-eagl] End Peak syMemory usage = 1328.5 MB
[09/04 05:59:36    57s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.12 seconds
[09/04 05:59:36    57s] Extraction called for design 'System_top' of instances=1486 and nets=1737 using extraction engine 'preRoute' .
[09/04 05:59:36    57s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 05:59:36    57s] Type 'man IMPEXT-3530' for more detail.
[09/04 05:59:36    57s] PreRoute RC Extraction called for design System_top.
[09/04 05:59:36    57s] RC Extraction called in multi-corner(1) mode.
[09/04 05:59:36    57s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 05:59:36    57s] Type 'man IMPEXT-6197' for more detail.
[09/04 05:59:36    57s] RCMode: PreRoute
[09/04 05:59:36    57s]       RC Corner Indexes            0   
[09/04 05:59:36    57s] Capacitance Scaling Factor   : 1.00000 
[09/04 05:59:36    57s] Resistance Scaling Factor    : 1.00000 
[09/04 05:59:36    57s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 05:59:36    57s] Clock Res. Scaling Factor    : 1.00000 
[09/04 05:59:36    57s] Shrink Factor                : 1.00000
[09/04 05:59:36    57s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 05:59:36    57s] Updating RC grid for preRoute extraction ...
[09/04 05:59:36    57s] Initializing multi-corner resistance tables ...
[09/04 05:59:36    57s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1328.492M)
[09/04 05:59:36    57s] Compute RC Scale Done ...
[09/04 05:59:36    57s] #################################################################################
[09/04 05:59:36    57s] # Design Stage: PreRoute
[09/04 05:59:36    57s] # Design Name: System_top
[09/04 05:59:36    57s] # Design Mode: 90nm
[09/04 05:59:36    57s] # Analysis Mode: MMMC Non-OCV 
[09/04 05:59:36    57s] # Parasitics Mode: No SPEF/RCDB
[09/04 05:59:36    57s] # Signoff Settings: SI Off 
[09/04 05:59:36    57s] #################################################################################
[09/04 05:59:36    57s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:59:36    57s] AAE_INFO: 1 threads acquired from CTE.
[09/04 05:59:36    57s] Calculate delays in BcWc mode...
[09/04 05:59:36    57s] Topological Sorting (CPU = 0:00:00.0, MEM = 1385.7M, InitMEM = 1385.7M)
[09/04 05:59:36    57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 05:59:36    57s] End delay calculation. (MEM=1373.77 CPU=0:00:00.2 REAL=0:00:00.0)
[09/04 05:59:36    57s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1373.8M) ***
[09/04 05:59:36    57s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:36    57s] Begin: GigaOpt postEco DRV Optimization
[09/04 05:59:36    57s] Info: 6 clock nets excluded from IPO operation.
[09/04 05:59:36    57s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 05:59:36    57s] Core basic site is TSM130NMMETROSITE
[09/04 05:59:36    57s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:59:37    58s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:59:37    58s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[09/04 05:59:37    58s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:59:37    58s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[09/04 05:59:37    58s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:59:37    58s] DEBUG: @coeDRVCandCache::init.
[09/04 05:59:37    58s] Info: violation cost 1.445333 (cap = 0.000000, tran = 1.445333, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 05:59:37    58s] |     1   |    74   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          0|  33.45  |            |           |
[09/04 05:59:37    58s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 05:59:37    58s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          1|  33.50  |   0:00:00.0|    1465.3M|
[09/04 05:59:37    58s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 05:59:37    58s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          0|  33.50  |   0:00:00.0|    1465.3M|
[09/04 05:59:37    58s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 05:59:37    58s] 
[09/04 05:59:37    58s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1465.3M) ***
[09/04 05:59:37    58s] 
[09/04 05:59:37    58s] *** Starting refinePlace (0:00:58.2 mem=1501.4M) ***
[09/04 05:59:37    58s] Total net length = 3.888e+04 (1.923e+04 1.965e+04) (ext = 1.607e+03)
[09/04 05:59:37    58s] Starting refinePlace ...
[09/04 05:59:37    58s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 05:59:37    58s] Move report: legalization moves 20 insts, mean move: 2.03 um, max move: 5.74 um
[09/04 05:59:37    58s] 	Max move on inst (u_REG_FILE/FE_OFC3_SO_1_): (59.86, 94.71) --> (59.86, 100.45)
[09/04 05:59:37    58s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1501.4MB) @(0:00:58.2 - 0:00:58.2).
[09/04 05:59:37    58s] Move report: Detail placement moves 20 insts, mean move: 2.03 um, max move: 5.74 um
[09/04 05:59:37    58s] 	Max move on inst (u_REG_FILE/FE_OFC3_SO_1_): (59.86, 94.71) --> (59.86, 100.45)
[09/04 05:59:37    58s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1501.4MB
[09/04 05:59:37    58s] Statistics of distance of Instance movement in refine placement:
[09/04 05:59:37    58s]   maximum (X+Y) =         5.74 um
[09/04 05:59:37    58s]   inst (u_REG_FILE/FE_OFC3_SO_1_) with max move: (59.86, 94.71) -> (59.86, 100.45)
[09/04 05:59:37    58s]   mean    (X+Y) =         2.03 um
[09/04 05:59:37    58s] Summary Report:
[09/04 05:59:37    58s] Instances move: 20 (out of 1486 movable)
[09/04 05:59:37    58s] Mean displacement: 2.03 um
[09/04 05:59:37    58s] Max displacement: 5.74 um (Instance: u_REG_FILE/FE_OFC3_SO_1_) (59.86, 94.71) -> (59.86, 100.45)
[09/04 05:59:37    58s] 	Length: 10 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: BUFX10M
[09/04 05:59:37    58s] Total instances moved : 20
[09/04 05:59:37    58s] Total net length = 3.888e+04 (1.923e+04 1.965e+04) (ext = 1.607e+03)
[09/04 05:59:37    58s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1501.4MB
[09/04 05:59:37    58s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1501.4MB) @(0:00:58.2 - 0:00:58.2).
[09/04 05:59:37    58s] *** Finished refinePlace (0:00:58.2 mem=1501.4M) ***
[09/04 05:59:37    58s] *** maximum move = 5.74 um ***
[09/04 05:59:37    58s] *** Finished re-routing un-routed nets (1501.4M) ***
[09/04 05:59:37    58s] 
[09/04 05:59:37    58s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1501.4M) ***
[09/04 05:59:37    58s] DEBUG: @coeDRVCandCache::cleanup.
[09/04 05:59:37    58s] End: GigaOpt postEco DRV Optimization
[09/04 05:59:37    58s] **INFO: Flow update: Design timing is met.
[09/04 05:59:37    58s] **INFO: Flow update: Design timing is met.
[09/04 05:59:37    58s] **INFO: Flow update: Design timing is met.
[09/04 05:59:37    58s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[09/04 05:59:37    58s] Start to check current routing status for nets...
[09/04 05:59:37    58s] Using hname+ instead name for net compare
[09/04 05:59:37    58s] All nets are already routed correctly.
[09/04 05:59:37    58s] End to check current routing status for nets (mem=1457.0M)
[09/04 05:59:37    58s] Compute RC Scale Done ...
[09/04 05:59:37    58s] **INFO: Flow update: Design timing is met.
[09/04 05:59:37    58s] Extraction called for design 'System_top' of instances=1486 and nets=1737 using extraction engine 'preRoute' .
[09/04 05:59:37    58s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 05:59:37    58s] Type 'man IMPEXT-3530' for more detail.
[09/04 05:59:37    58s] PreRoute RC Extraction called for design System_top.
[09/04 05:59:37    58s] RC Extraction called in multi-corner(1) mode.
[09/04 05:59:37    58s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 05:59:37    58s] Type 'man IMPEXT-6197' for more detail.
[09/04 05:59:37    58s] RCMode: PreRoute
[09/04 05:59:37    58s]       RC Corner Indexes            0   
[09/04 05:59:37    58s] Capacitance Scaling Factor   : 1.00000 
[09/04 05:59:37    58s] Resistance Scaling Factor    : 1.00000 
[09/04 05:59:37    58s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 05:59:37    58s] Clock Res. Scaling Factor    : 1.00000 
[09/04 05:59:37    58s] Shrink Factor                : 1.00000
[09/04 05:59:37    58s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 05:59:37    58s] Initializing multi-corner resistance tables ...
[09/04 05:59:37    58s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1432.957M)
[09/04 05:59:37    58s] doiPBLastSyncSlave
[09/04 05:59:37    58s] 
[09/04 05:59:37    58s] Optimization is working on the following views:
[09/04 05:59:37    58s]   Setup views: setup_func_analysis_view 
[09/04 05:59:37    58s]   Hold  views: hold_func_analysis_view hold_cap_analysis_view hold_scan_analysis_view 
[09/04 05:59:37    58s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[09/04 05:59:39    60s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 05:59:39    60s] [PSP] Started earlyGlobalRoute kernel
[09/04 05:59:39    60s] [PSP] Initial Peak syMemory usage = 1433.0 MB
[09/04 05:59:39    60s] (I)       Reading DB...
[09/04 05:59:39    60s] (I)       congestionReportName   : 
[09/04 05:59:39    60s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 05:59:39    60s] [NR-eagl] doTrackAssignment      : 1
[09/04 05:59:39    60s] (I)       dumpBookshelfFiles     : 0
[09/04 05:59:39    60s] [NR-eagl] numThreads             : 1
[09/04 05:59:39    60s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 05:59:39    60s] (I)       honorPin               : false
[09/04 05:59:39    60s] (I)       honorPinGuide          : true
[09/04 05:59:39    60s] (I)       honorPartition         : false
[09/04 05:59:39    60s] (I)       allowPartitionCrossover: false
[09/04 05:59:39    60s] (I)       honorSingleEntry       : true
[09/04 05:59:39    60s] (I)       honorSingleEntryStrong : true
[09/04 05:59:39    60s] (I)       handleViaSpacingRule   : false
[09/04 05:59:39    60s] (I)       PDConstraint           : none
[09/04 05:59:39    60s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 05:59:39    60s] (I)       routingEffortLevel     : 3
[09/04 05:59:39    60s] [NR-eagl] minRouteLayer          : 2
[09/04 05:59:39    60s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 05:59:39    60s] (I)       numRowsPerGCell        : 1
[09/04 05:59:39    60s] (I)       speedUpLargeDesign     : 0
[09/04 05:59:39    60s] (I)       speedUpBlkViolationClean: 0
[09/04 05:59:39    60s] (I)       autoGCellMerging       : 1
[09/04 05:59:39    60s] (I)       multiThreadingTA       : 0
[09/04 05:59:39    60s] (I)       punchThroughDistance   : -1
[09/04 05:59:39    60s] (I)       blockedPinEscape       : 0
[09/04 05:59:39    60s] (I)       blkAwareLayerSwitching : 0
[09/04 05:59:39    60s] (I)       betterClockWireModeling: 0
[09/04 05:59:39    60s] (I)       scenicBound            : 1.15
[09/04 05:59:39    60s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 05:59:39    60s] (I)       source-to-sink ratio   : 0.00
[09/04 05:59:39    60s] (I)       targetCongestionRatio  : 1.00
[09/04 05:59:39    60s] (I)       layerCongestionRatio   : 0.70
[09/04 05:59:39    60s] (I)       m1CongestionRatio      : 0.10
[09/04 05:59:39    60s] (I)       m2m3CongestionRatio    : 0.70
[09/04 05:59:39    60s] (I)       pinAccessEffort        : 0.10
[09/04 05:59:39    60s] (I)       localRouteEffort       : 1.00
[09/04 05:59:39    60s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 05:59:39    60s] (I)       supplyScaleFactorH     : 1.00
[09/04 05:59:39    60s] (I)       supplyScaleFactorV     : 1.00
[09/04 05:59:39    60s] (I)       highlight3DOverflowFactor: 0.00
[09/04 05:59:39    60s] (I)       skipTrackCommand             : 
[09/04 05:59:39    60s] (I)       readTROption           : true
[09/04 05:59:39    60s] (I)       extraSpacingBothSide   : false
[09/04 05:59:39    60s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 05:59:39    60s] (I)       routeSelectedNetsOnly  : false
[09/04 05:59:39    60s] (I)       before initializing RouteDB syMemory usage = 1433.0 MB
[09/04 05:59:39    60s] (I)       starting read tracks
[09/04 05:59:39    60s] (I)       build grid graph
[09/04 05:59:39    60s] (I)       build grid graph start
[09/04 05:59:39    60s] [NR-eagl] Layer1 has no routable track
[09/04 05:59:39    60s] [NR-eagl] Layer2 has single uniform track structure
[09/04 05:59:39    60s] [NR-eagl] Layer3 has single uniform track structure
[09/04 05:59:39    60s] [NR-eagl] Layer4 has single uniform track structure
[09/04 05:59:39    60s] [NR-eagl] Layer5 has single uniform track structure
[09/04 05:59:39    60s] [NR-eagl] Layer6 has single uniform track structure
[09/04 05:59:39    60s] (I)       build grid graph end
[09/04 05:59:39    60s] (I)       Layer1   numNetMinLayer=1646
[09/04 05:59:39    60s] (I)       Layer2   numNetMinLayer=0
[09/04 05:59:39    60s] (I)       Layer3   numNetMinLayer=0
[09/04 05:59:39    60s] (I)       Layer4   numNetMinLayer=0
[09/04 05:59:39    60s] (I)       Layer5   numNetMinLayer=0
[09/04 05:59:39    60s] (I)       Layer6   numNetMinLayer=0
[09/04 05:59:39    60s] [NR-eagl] numViaLayers=5
[09/04 05:59:39    60s] (I)       end build via table
[09/04 05:59:39    60s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 05:59:39    60s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 05:59:39    60s] (I)       num ignored nets =0
[09/04 05:59:39    60s] (I)       readDataFromPlaceDB
[09/04 05:59:39    60s] (I)       Read net information..
[09/04 05:59:39    60s] [NR-eagl] Read numTotalNets=1646  numIgnoredNets=0
[09/04 05:59:39    60s] (I)       Read testcase time = 0.000 seconds
[09/04 05:59:39    60s] 
[09/04 05:59:39    60s] (I)       totalGlobalPin=6236, totalPins=6300
[09/04 05:59:39    60s] (I)       Model blockage into capacity
[09/04 05:59:39    60s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 05:59:39    60s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 05:59:39    60s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 05:59:39    60s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 05:59:39    60s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 05:59:39    60s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 05:59:39    60s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 05:59:39    60s] (I)       Modeling time = 0.000 seconds
[09/04 05:59:39    60s] 
[09/04 05:59:39    60s] [NR-eagl] There are 6 clock nets ( 0 with NDR ).
[09/04 05:59:39    60s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1433.0 MB
[09/04 05:59:39    60s] (I)       Layer1  viaCost=300.00
[09/04 05:59:39    60s] (I)       Layer2  viaCost=100.00
[09/04 05:59:39    60s] (I)       Layer3  viaCost=100.00
[09/04 05:59:39    60s] (I)       Layer4  viaCost=100.00
[09/04 05:59:39    60s] (I)       Layer5  viaCost=200.00
[09/04 05:59:39    60s] (I)       ---------------------Grid Graph Info--------------------
[09/04 05:59:39    60s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 05:59:39    60s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 05:59:39    60s] (I)       Site Width          :   820  (dbu)
[09/04 05:59:39    60s] (I)       Row Height          :  5740  (dbu)
[09/04 05:59:39    60s] (I)       GCell Width         :  5740  (dbu)
[09/04 05:59:39    60s] (I)       GCell Height        :  5740  (dbu)
[09/04 05:59:39    60s] (I)       grid                :    84    84     6
[09/04 05:59:39    60s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 05:59:39    60s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 05:59:39    60s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 05:59:39    60s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 05:59:39    60s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 05:59:39    60s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 05:59:39    60s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 05:59:39    60s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 05:59:39    60s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 05:59:39    60s] (I)       --------------------------------------------------------
[09/04 05:59:39    60s] 
[09/04 05:59:39    60s] (I)       After initializing earlyGlobalRoute syMemory usage = 1433.0 MB
[09/04 05:59:39    60s] (I)       Loading and dumping file time : 0.01 seconds
[09/04 05:59:39    60s] (I)       ============= Initialization =============
[09/04 05:59:39    60s] [NR-eagl] EstWL : 16337
[09/04 05:59:39    60s] 
[09/04 05:59:39    60s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 05:59:39    60s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4595
[09/04 05:59:39    60s] (I)       ============  Phase 1a Route ============
[09/04 05:59:39    60s] (I)       Phase 1a runs 0.00 seconds
[09/04 05:59:39    60s] [NR-eagl] Usage: 16337 = (7994 H, 8343 V) = (8.33% H, 8.70% V) = (2.294e+04um H, 2.394e+04um V)
[09/04 05:59:39    60s] [NR-eagl] 
[09/04 05:59:39    60s] (I)       ============  Phase 1b Route ============
[09/04 05:59:39    60s] [NR-eagl] Usage: 16337 = (7994 H, 8343 V) = (8.33% H, 8.70% V) = (2.294e+04um H, 2.394e+04um V)
[09/04 05:59:39    60s] [NR-eagl] 
[09/04 05:59:39    60s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 05:59:39    60s] 
[09/04 05:59:39    60s] (I)       ============  Phase 1c Route ============
[09/04 05:59:39    60s] [NR-eagl] Usage: 16337 = (7994 H, 8343 V) = (8.33% H, 8.70% V) = (2.294e+04um H, 2.394e+04um V)
[09/04 05:59:39    60s] [NR-eagl] 
[09/04 05:59:39    60s] (I)       ============  Phase 1d Route ============
[09/04 05:59:39    60s] [NR-eagl] Usage: 16337 = (7994 H, 8343 V) = (8.33% H, 8.70% V) = (2.294e+04um H, 2.394e+04um V)
[09/04 05:59:39    60s] [NR-eagl] 
[09/04 05:59:39    60s] (I)       ============  Phase 1e Route ============
[09/04 05:59:39    60s] (I)       Phase 1e runs 0.00 seconds
[09/04 05:59:39    60s] [NR-eagl] Usage: 16337 = (7994 H, 8343 V) = (8.33% H, 8.70% V) = (2.294e+04um H, 2.394e+04um V)
[09/04 05:59:39    60s] [NR-eagl] 
[09/04 05:59:39    60s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 05:59:39    60s] 
[09/04 05:59:39    60s] (I)       ============  Phase 1l Route ============
[09/04 05:59:39    60s] (I)       dpBasedLA: time=0.00  totalOF=81928  totalVia=12679  totalWL=16337  total(Via+WL)=29016 
[09/04 05:59:39    60s] (I)       Total Global Routing Runtime: 0.00 seconds
[09/04 05:59:39    60s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 05:59:39    60s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 05:59:39    60s] 
[09/04 05:59:39    60s] (I)       ============= track Assignment ============
[09/04 05:59:39    60s] (I)       extract Global 3D Wires
[09/04 05:59:39    60s] (I)       Extract Global WL : time=0.00
[09/04 05:59:39    60s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 05:59:39    60s] (I)       track assignment initialization runtime=422 millisecond
[09/04 05:59:39    60s] (I)       #threads=1 for track assignment
[09/04 05:59:39    60s] (I)       track assignment kernel runtime=13982 millisecond
[09/04 05:59:39    60s] (I)       End Greedy Track Assignment
[09/04 05:59:39    60s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6285
[09/04 05:59:39    60s] [NR-eagl] Layer2(METAL2)(V) length: 1.981462e+04um, number of vias: 9090
[09/04 05:59:39    60s] [NR-eagl] Layer3(METAL3)(H) length: 2.230538e+04um, number of vias: 602
[09/04 05:59:39    60s] [NR-eagl] Layer4(METAL4)(V) length: 4.719674e+03um, number of vias: 111
[09/04 05:59:39    60s] [NR-eagl] Layer5(METAL5)(H) length: 1.290679e+03um, number of vias: 28
[09/04 05:59:39    60s] [NR-eagl] Layer6(METAL6)(V) length: 2.332900e+02um, number of vias: 0
[09/04 05:59:39    60s] [NR-eagl] Total length: 4.836364e+04um, number of vias: 16116
[09/04 05:59:39    60s] [NR-eagl] End Peak syMemory usage = 1443.0 MB
[09/04 05:59:39    60s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.04 seconds
[09/04 05:59:39    60s] Extraction called for design 'System_top' of instances=1486 and nets=1737 using extraction engine 'preRoute' .
[09/04 05:59:39    60s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 05:59:39    60s] Type 'man IMPEXT-3530' for more detail.
[09/04 05:59:39    60s] PreRoute RC Extraction called for design System_top.
[09/04 05:59:39    60s] RC Extraction called in multi-corner(1) mode.
[09/04 05:59:39    60s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 05:59:39    60s] Type 'man IMPEXT-6197' for more detail.
[09/04 05:59:39    60s] RCMode: PreRoute
[09/04 05:59:39    60s]       RC Corner Indexes            0   
[09/04 05:59:39    60s] Capacitance Scaling Factor   : 1.00000 
[09/04 05:59:39    60s] Resistance Scaling Factor    : 1.00000 
[09/04 05:59:39    60s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 05:59:39    60s] Clock Res. Scaling Factor    : 1.00000 
[09/04 05:59:39    60s] Shrink Factor                : 1.00000
[09/04 05:59:39    60s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 05:59:39    60s] Updating RC grid for preRoute extraction ...
[09/04 05:59:39    60s] Initializing multi-corner resistance tables ...
[09/04 05:59:39    60s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1442.961M)
[09/04 05:59:39    60s] Compute RC Scale Done ...
[09/04 05:59:39    60s] WARN: Correct the flow
[09/04 05:59:39    60s] #################################################################################
[09/04 05:59:39    60s] # Design Stage: PreRoute
[09/04 05:59:39    60s] # Design Name: System_top
[09/04 05:59:39    60s] # Design Mode: 90nm
[09/04 05:59:39    60s] # Analysis Mode: MMMC Non-OCV 
[09/04 05:59:39    60s] # Parasitics Mode: No SPEF/RCDB
[09/04 05:59:39    60s] # Signoff Settings: SI Off 
[09/04 05:59:39    60s] #################################################################################
[09/04 05:59:39    61s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:59:39    61s] AAE_INFO: 1 threads acquired from CTE.
[09/04 05:59:39    61s] Calculate delays in BcWc mode...
[09/04 05:59:39    61s] Topological Sorting (CPU = 0:00:00.0, MEM = 1443.0M, InitMEM = 1443.0M)
[09/04 05:59:39    61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 05:59:39    61s] End delay calculation. (MEM=1431 CPU=0:00:00.1 REAL=0:00:00.0)
[09/04 05:59:39    61s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1431.0M) ***
[09/04 05:59:39    61s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:39    61s] **optDesign ... cpu = 0:00:25, real = 0:00:24, mem = 1313.5M, totSessionCpu=0:01:01 **
[09/04 05:59:39    61s] *** Finished optDesign ***
[09/04 05:59:39    61s] 
[09/04 05:59:39    61s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:32.7 real=0:00:32.7)
[09/04 05:59:39    61s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[09/04 05:59:39    61s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.6 real=0:00:05.6)
[09/04 05:59:39    61s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.8 real=0:00:02.8)
[09/04 05:59:39    61s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:01.8 real=0:00:01.8)
[09/04 05:59:39    61s] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/04 05:59:39    61s] Info: pop threads available for lower-level modules during optimization.
[09/04 05:59:40    61s] Deleted 0 physical inst  (cell - / prefix -).
[09/04 05:59:40    61s] *** Starting "NanoPlace(TM) placement v#2 (mem=1311.5M)" ...
[09/04 05:59:40    61s] Summary for sequential cells idenfication: 
[09/04 05:59:40    61s] Identified SBFF number: 146
[09/04 05:59:40    61s] Identified MBFF number: 0
[09/04 05:59:40    61s] Not identified SBFF number: 0
[09/04 05:59:40    61s] Not identified MBFF number: 0
[09/04 05:59:40    61s] Number of sequential cells which are not FFs: 28
[09/04 05:59:40    61s] 
[09/04 05:59:41    62s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.0 mem=1287.5M) ***
[09/04 05:59:41    63s] *** Build Virtual Sizing Timing Model
[09/04 05:59:41    63s] (cpu=0:00:01.8 mem=1287.5M) ***
[09/04 05:59:41    63s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[09/04 05:59:41    63s] #std cell=1486 (0 fixed + 1486 movable) #block=0 (0 floating + 0 preplaced)
[09/04 05:59:41    63s] #ioInst=0 #net=1646 #term=6300 #term/net=3.83, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
[09/04 05:59:41    63s] stdCell: 1486 single + 0 double + 0 multi
[09/04 05:59:41    63s] Total standard cell length = 6.6912 (mm), area = 0.0192 (mm^2)
[09/04 05:59:41    63s] Core basic site is TSM130NMMETROSITE
[09/04 05:59:41    63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:59:41    63s] Apply auto density screen in pre-place stage.
[09/04 05:59:41    63s] Auto density screen increases utilization from 0.335 to 0.336
[09/04 05:59:41    63s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1287.6M
[09/04 05:59:41    63s] Average module density = 0.336.
[09/04 05:59:41    63s] Density for the design = 0.336.
[09/04 05:59:41    63s]        = stdcell_area 16320 sites (19204 um^2) / alloc_area 48499 sites (57069 um^2).
[09/04 05:59:41    63s] Pin Density = 0.1293.
[09/04 05:59:41    63s]             = total # of pins 6300 / total area 48721.
[09/04 05:59:41    63s] === lastAutoLevel = 8 
[09/04 05:59:41    63s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:59:42    63s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:42    63s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 05:59:42    63s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 05:59:42    63s] Clock gating cells determined by native netlist tracing.
[09/04 05:59:42    63s] Effort level <high> specified for reg2reg path_group
[09/04 05:59:42    63s] Effort level <high> specified for reg2cgate path_group
[09/04 05:59:42    64s] Iteration  7: Total net bbox = 3.214e+04 (1.63e+04 1.58e+04)
[09/04 05:59:42    64s]               Est.  stn bbox = 4.015e+04 (2.06e+04 1.96e+04)
[09/04 05:59:42    64s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1311.6M
[09/04 05:59:43    64s] Iteration  8: Total net bbox = 3.491e+04 (1.77e+04 1.72e+04)
[09/04 05:59:43    64s]               Est.  stn bbox = 4.319e+04 (2.21e+04 2.11e+04)
[09/04 05:59:43    64s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1311.6M
[09/04 05:59:44    65s] Iteration  9: Total net bbox = 3.621e+04 (1.80e+04 1.82e+04)
[09/04 05:59:44    65s]               Est.  stn bbox = 4.454e+04 (2.24e+04 2.21e+04)
[09/04 05:59:44    65s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1311.6M
[09/04 05:59:44    66s] Iteration 10: Total net bbox = 3.697e+04 (1.87e+04 1.82e+04)
[09/04 05:59:44    66s]               Est.  stn bbox = 4.538e+04 (2.32e+04 2.22e+04)
[09/04 05:59:44    66s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1311.6M
[09/04 05:59:45    66s] Iteration 11: Total net bbox = 3.973e+04 (2.13e+04 1.85e+04)
[09/04 05:59:45    66s]               Est.  stn bbox = 4.841e+04 (2.59e+04 2.25e+04)
[09/04 05:59:45    66s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1341.6M
[09/04 05:59:45    66s] Iteration 12: Total net bbox = 3.973e+04 (2.13e+04 1.85e+04)
[09/04 05:59:45    66s]               Est.  stn bbox = 4.841e+04 (2.59e+04 2.25e+04)
[09/04 05:59:45    66s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1341.6M
[09/04 05:59:45    66s] Iteration 13: Total net bbox = 3.973e+04 (2.13e+04 1.85e+04)
[09/04 05:59:45    66s]               Est.  stn bbox = 4.841e+04 (2.59e+04 2.25e+04)
[09/04 05:59:45    66s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1341.6M
[09/04 05:59:45    66s] *** cost = 3.973e+04 (2.13e+04 1.85e+04) (cpu for global=0:00:02.8) real=0:00:03.0***
[09/04 05:59:45    66s] Info: 4 clock gating cells identified, 4 (on average) moved
[09/04 05:59:45    66s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:59:45    66s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:59:45    66s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:59:45    66s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 05:59:45    66s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:59:45    66s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:59:45    66s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:59:45    66s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 05:59:45    66s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[09/04 05:59:45    66s] To increase the message display limit, refer to the product command reference manual.
[09/04 05:59:45    67s] Core Placement runtime cpu: 0:00:02.7 real: 0:00:02.0
[09/04 05:59:45    67s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/04 05:59:45    67s] Type 'man IMPSP-9025' for more detail.
[09/04 05:59:45    67s] #spOpts: mergeVia=F 
[09/04 05:59:45    67s] Core basic site is TSM130NMMETROSITE
[09/04 05:59:45    67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:59:45    67s] *** Starting refinePlace (0:01:07 mem=1286.7M) ***
[09/04 05:59:45    67s] Total net length = 3.973e+04 (2.125e+04 1.848e+04) (ext = 1.627e+03)
[09/04 05:59:45    67s] Starting refinePlace ...
[09/04 05:59:45    67s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 05:59:45    67s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 05:59:45    67s] Density distribution unevenness ratio = 28.756%
[09/04 05:59:45    67s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 05:59:45    67s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1286.7MB) @(0:01:07 - 0:01:07).
[09/04 05:59:45    67s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 05:59:45    67s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 05:59:45    67s] Placement tweakage begins.
[09/04 05:59:45    67s] wire length = 5.150e+04
[09/04 05:59:45    67s] wire length = 4.861e+04
[09/04 05:59:45    67s] Placement tweakage ends.
[09/04 05:59:45    67s] Move report: tweak moves 128 insts, mean move: 6.72 um, max move: 15.10 um
[09/04 05:59:45    67s] 	Max move on inst (u_REG_FILE/U437): (27.28, 169.34) --> (36.07, 175.66)
[09/04 05:59:45    67s] Move report: legalization moves 1486 insts, mean move: 1.67 um, max move: 4.51 um
[09/04 05:59:45    67s] 	Max move on inst (U0_ClkDiv/U47): (138.78, 47.36) --> (138.58, 43.05)
[09/04 05:59:45    67s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1286.7MB) @(0:01:07 - 0:01:07).
[09/04 05:59:45    67s] Move report: Detail placement moves 1486 insts, mean move: 2.12 um, max move: 16.58 um
[09/04 05:59:45    67s] 	Max move on inst (u_ALU_TOP/U_ARITHMETIC_UNIT/sub_25/U4): (194.74, 157.62) --> (186.55, 149.24)
[09/04 05:59:45    67s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1286.7MB
[09/04 05:59:45    67s] Statistics of distance of Instance movement in refine placement:
[09/04 05:59:45    67s]   maximum (X+Y) =        16.58 um
[09/04 05:59:45    67s]   inst (u_ALU_TOP/U_ARITHMETIC_UNIT/sub_25/U4) with max move: (194.744, 157.625) -> (186.55, 149.24)
[09/04 05:59:45    67s]   mean    (X+Y) =         2.12 um
[09/04 05:59:45    67s] Total instances flipped for WireLenOpt: 118
[09/04 05:59:45    67s] Summary Report:
[09/04 05:59:45    67s] Instances move: 1486 (out of 1486 movable)
[09/04 05:59:45    67s] Mean displacement: 2.12 um
[09/04 05:59:45    67s] Max displacement: 16.58 um (Instance: u_ALU_TOP/U_ARITHMETIC_UNIT/sub_25/U4) (194.744, 157.625) -> (186.55, 149.24)
[09/04 05:59:45    67s] 	Length: 3 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: INVXLM
[09/04 05:59:45    67s] Total instances moved : 1486
[09/04 05:59:45    67s] Total net length = 3.694e+04 (1.849e+04 1.845e+04) (ext = 1.626e+03)
[09/04 05:59:45    67s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1286.7MB
[09/04 05:59:45    67s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1286.7MB) @(0:01:07 - 0:01:07).
[09/04 05:59:45    67s] *** Finished refinePlace (0:01:07 mem=1286.7M) ***
[09/04 05:59:45    67s] Total net length = 3.690e+04 (1.837e+04 1.853e+04) (ext = 1.635e+03)
[09/04 05:59:45    67s] *** End of Placement (cpu=0:00:05.8, real=0:00:05.0, mem=1286.7M) ***
[09/04 05:59:45    67s] #spOpts: mergeVia=F 
[09/04 05:59:45    67s] Core basic site is TSM130NMMETROSITE
[09/04 05:59:45    67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:59:45    67s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 05:59:45    67s] Density distribution unevenness ratio = 28.991%
[09/04 05:59:45    67s] *** Free Virtual Timing Model ...(mem=1286.7M)
[09/04 05:59:45    67s] Starting IO pin assignment...
[09/04 05:59:45    67s] Starting congestion repair ...
[09/04 05:59:45    67s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[09/04 05:59:45    67s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 05:59:45    67s] (I)       Reading DB...
[09/04 05:59:45    67s] (I)       congestionReportName   : 
[09/04 05:59:45    67s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 05:59:45    67s] [NR-eagl] doTrackAssignment      : 1
[09/04 05:59:45    67s] (I)       dumpBookshelfFiles     : 0
[09/04 05:59:45    67s] [NR-eagl] numThreads             : 1
[09/04 05:59:45    67s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 05:59:45    67s] (I)       honorPin               : false
[09/04 05:59:45    67s] (I)       honorPinGuide          : true
[09/04 05:59:45    67s] (I)       honorPartition         : false
[09/04 05:59:45    67s] (I)       allowPartitionCrossover: false
[09/04 05:59:45    67s] (I)       honorSingleEntry       : true
[09/04 05:59:45    67s] (I)       honorSingleEntryStrong : true
[09/04 05:59:45    67s] (I)       handleViaSpacingRule   : false
[09/04 05:59:45    67s] (I)       PDConstraint           : none
[09/04 05:59:45    67s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 05:59:45    67s] (I)       routingEffortLevel     : 3
[09/04 05:59:45    67s] [NR-eagl] minRouteLayer          : 2
[09/04 05:59:45    67s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 05:59:45    67s] (I)       numRowsPerGCell        : 1
[09/04 05:59:45    67s] (I)       speedUpLargeDesign     : 0
[09/04 05:59:45    67s] (I)       speedUpBlkViolationClean: 0
[09/04 05:59:45    67s] (I)       autoGCellMerging       : 1
[09/04 05:59:45    67s] (I)       multiThreadingTA       : 0
[09/04 05:59:45    67s] (I)       punchThroughDistance   : -1
[09/04 05:59:45    67s] (I)       blockedPinEscape       : 0
[09/04 05:59:45    67s] (I)       blkAwareLayerSwitching : 0
[09/04 05:59:45    67s] (I)       betterClockWireModeling: 0
[09/04 05:59:45    67s] (I)       scenicBound            : 1.15
[09/04 05:59:45    67s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 05:59:45    67s] (I)       source-to-sink ratio   : 0.00
[09/04 05:59:45    67s] (I)       targetCongestionRatio  : 1.00
[09/04 05:59:45    67s] (I)       layerCongestionRatio   : 0.70
[09/04 05:59:45    67s] (I)       m1CongestionRatio      : 0.10
[09/04 05:59:45    67s] (I)       m2m3CongestionRatio    : 0.70
[09/04 05:59:45    67s] (I)       pinAccessEffort        : 0.10
[09/04 05:59:45    67s] (I)       localRouteEffort       : 1.00
[09/04 05:59:45    67s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 05:59:45    67s] (I)       supplyScaleFactorH     : 1.00
[09/04 05:59:45    67s] (I)       supplyScaleFactorV     : 1.00
[09/04 05:59:45    67s] (I)       highlight3DOverflowFactor: 0.00
[09/04 05:59:45    67s] (I)       skipTrackCommand             : 
[09/04 05:59:45    67s] (I)       readTROption           : true
[09/04 05:59:45    67s] (I)       extraSpacingBothSide   : false
[09/04 05:59:45    67s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 05:59:45    67s] (I)       routeSelectedNetsOnly  : false
[09/04 05:59:45    67s] (I)       before initializing RouteDB syMemory usage = 1286.7 MB
[09/04 05:59:45    67s] (I)       starting read tracks
[09/04 05:59:45    67s] (I)       build grid graph
[09/04 05:59:45    67s] (I)       build grid graph start
[09/04 05:59:45    67s] [NR-eagl] Layer1 has no routable track
[09/04 05:59:45    67s] [NR-eagl] Layer2 has single uniform track structure
[09/04 05:59:45    67s] [NR-eagl] Layer3 has single uniform track structure
[09/04 05:59:45    67s] [NR-eagl] Layer4 has single uniform track structure
[09/04 05:59:45    67s] [NR-eagl] Layer5 has single uniform track structure
[09/04 05:59:45    67s] [NR-eagl] Layer6 has single uniform track structure
[09/04 05:59:45    67s] (I)       build grid graph end
[09/04 05:59:45    67s] (I)       Layer1   numNetMinLayer=1646
[09/04 05:59:45    67s] (I)       Layer2   numNetMinLayer=0
[09/04 05:59:45    67s] (I)       Layer3   numNetMinLayer=0
[09/04 05:59:45    67s] (I)       Layer4   numNetMinLayer=0
[09/04 05:59:45    67s] (I)       Layer5   numNetMinLayer=0
[09/04 05:59:45    67s] (I)       Layer6   numNetMinLayer=0
[09/04 05:59:45    67s] [NR-eagl] numViaLayers=5
[09/04 05:59:45    67s] (I)       end build via table
[09/04 05:59:45    67s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 05:59:45    67s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 05:59:45    67s] (I)       num ignored nets =0
[09/04 05:59:45    67s] (I)       readDataFromPlaceDB
[09/04 05:59:45    67s] (I)       Read net information..
[09/04 05:59:45    67s] [NR-eagl] Read numTotalNets=1646  numIgnoredNets=0
[09/04 05:59:45    67s] (I)       Read testcase time = 0.000 seconds
[09/04 05:59:45    67s] 
[09/04 05:59:45    67s] (I)       totalGlobalPin=6235, totalPins=6300
[09/04 05:59:45    67s] (I)       Model blockage into capacity
[09/04 05:59:45    67s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 05:59:45    67s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 05:59:45    67s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 05:59:45    67s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 05:59:45    67s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 05:59:45    67s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 05:59:45    67s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 05:59:45    67s] (I)       Modeling time = 0.010 seconds
[09/04 05:59:45    67s] 
[09/04 05:59:45    67s] [NR-eagl] There are 6 clock nets ( 0 with NDR ).
[09/04 05:59:45    67s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1286.7 MB
[09/04 05:59:45    67s] (I)       Layer1  viaCost=300.00
[09/04 05:59:45    67s] (I)       Layer2  viaCost=100.00
[09/04 05:59:45    67s] (I)       Layer3  viaCost=100.00
[09/04 05:59:45    67s] (I)       Layer4  viaCost=100.00
[09/04 05:59:45    67s] (I)       Layer5  viaCost=200.00
[09/04 05:59:45    67s] (I)       ---------------------Grid Graph Info--------------------
[09/04 05:59:45    67s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 05:59:45    67s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 05:59:45    67s] (I)       Site Width          :   820  (dbu)
[09/04 05:59:45    67s] (I)       Row Height          :  5740  (dbu)
[09/04 05:59:45    67s] (I)       GCell Width         :  5740  (dbu)
[09/04 05:59:45    67s] (I)       GCell Height        :  5740  (dbu)
[09/04 05:59:45    67s] (I)       grid                :    84    84     6
[09/04 05:59:45    67s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 05:59:45    67s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 05:59:45    67s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 05:59:45    67s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 05:59:45    67s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 05:59:45    67s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 05:59:45    67s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 05:59:45    67s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 05:59:45    67s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 05:59:45    67s] (I)       --------------------------------------------------------
[09/04 05:59:45    67s] 
[09/04 05:59:45    67s] (I)       After initializing earlyGlobalRoute syMemory usage = 1286.7 MB
[09/04 05:59:45    67s] (I)       Loading and dumping file time : 0.02 seconds
[09/04 05:59:45    67s] (I)       ============= Initialization =============
[09/04 05:59:45    67s] [NR-eagl] EstWL : 16123
[09/04 05:59:45    67s] 
[09/04 05:59:45    67s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 05:59:45    67s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4592
[09/04 05:59:45    67s] (I)       ============  Phase 1a Route ============
[09/04 05:59:45    67s] (I)       Phase 1a runs 0.00 seconds
[09/04 05:59:45    67s] [NR-eagl] Usage: 16121 = (7826 H, 8295 V) = (8.16% H, 8.65% V) = (2.246e+04um H, 2.381e+04um V)
[09/04 05:59:45    67s] [NR-eagl] 
[09/04 05:59:45    67s] (I)       ============  Phase 1b Route ============
[09/04 05:59:45    67s] [NR-eagl] Usage: 16121 = (7826 H, 8295 V) = (8.16% H, 8.65% V) = (2.246e+04um H, 2.381e+04um V)
[09/04 05:59:45    67s] [NR-eagl] 
[09/04 05:59:45    67s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.02% V
[09/04 05:59:45    67s] 
[09/04 05:59:45    67s] (I)       ============  Phase 1c Route ============
[09/04 05:59:45    67s] [NR-eagl] Usage: 16121 = (7826 H, 8295 V) = (8.16% H, 8.65% V) = (2.246e+04um H, 2.381e+04um V)
[09/04 05:59:45    67s] [NR-eagl] 
[09/04 05:59:45    67s] (I)       ============  Phase 1d Route ============
[09/04 05:59:45    67s] [NR-eagl] Usage: 16121 = (7826 H, 8295 V) = (8.16% H, 8.65% V) = (2.246e+04um H, 2.381e+04um V)
[09/04 05:59:45    67s] [NR-eagl] 
[09/04 05:59:45    67s] (I)       ============  Phase 1e Route ============
[09/04 05:59:45    67s] (I)       Phase 1e runs 0.00 seconds
[09/04 05:59:45    67s] [NR-eagl] Usage: 16121 = (7826 H, 8295 V) = (8.16% H, 8.65% V) = (2.246e+04um H, 2.381e+04um V)
[09/04 05:59:45    67s] [NR-eagl] 
[09/04 05:59:45    67s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.02% V
[09/04 05:59:45    67s] 
[09/04 05:59:45    67s] (I)       ============  Phase 1l Route ============
[09/04 05:59:45    67s] (I)       dpBasedLA: time=0.00  totalOF=89246  totalVia=12562  totalWL=16120  total(Via+WL)=28682 
[09/04 05:59:45    67s] (I)       Total Global Routing Runtime: 0.00 seconds
[09/04 05:59:45    67s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[09/04 05:59:45    67s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[09/04 05:59:45    67s] 
[09/04 05:59:45    67s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/04 05:59:45    67s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[09/04 05:59:45    67s] 
[09/04 05:59:45    67s] ** np local hotspot detection info verbose **
[09/04 05:59:45    67s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[09/04 05:59:45    67s] 
[09/04 05:59:45    67s] describeCongestion: hCong = 0.00 vCong = 0.00
[09/04 05:59:45    67s] Skipped repairing congestion.
[09/04 05:59:45    67s] (I)       ============= track Assignment ============
[09/04 05:59:45    67s] (I)       extract Global 3D Wires
[09/04 05:59:45    67s] (I)       Extract Global WL : time=0.00
[09/04 05:59:45    67s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 05:59:45    67s] (I)       track assignment initialization runtime=410 millisecond
[09/04 05:59:45    67s] (I)       #threads=1 for track assignment
[09/04 05:59:45    67s] (I)       track assignment kernel runtime=13469 millisecond
[09/04 05:59:45    67s] (I)       End Greedy Track Assignment
[09/04 05:59:45    67s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6285
[09/04 05:59:45    67s] [NR-eagl] Layer2(METAL2)(V) length: 1.950731e+04um, number of vias: 9110
[09/04 05:59:45    67s] [NR-eagl] Layer3(METAL3)(H) length: 2.170616e+04um, number of vias: 571
[09/04 05:59:45    67s] [NR-eagl] Layer4(METAL4)(V) length: 4.778059e+03um, number of vias: 125
[09/04 05:59:45    67s] [NR-eagl] Layer5(METAL5)(H) length: 1.476203e+03um, number of vias: 35
[09/04 05:59:45    67s] [NR-eagl] Layer6(METAL6)(V) length: 3.599800e+02um, number of vias: 0
[09/04 05:59:45    67s] [NR-eagl] Total length: 4.782771e+04um, number of vias: 16126
[09/04 05:59:45    67s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[09/04 05:59:45    67s] *** Finishing placeDesign concurrent flow ***
[09/04 05:59:45    67s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[09/04 05:59:45    67s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/04 05:59:45    67s] **placeDesign ... cpu = 0: 0:46, real = 0: 0:46, mem = 1286.7M **
[09/04 05:59:45    67s] 
[09/04 05:59:45    67s] *** Summary of all messages that are not suppressed in this session:
[09/04 05:59:45    67s] Severity  ID               Count  Summary                                  
[09/04 05:59:45    67s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[09/04 05:59:45    67s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[09/04 05:59:45    67s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[09/04 05:59:45    67s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[09/04 05:59:45    67s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[09/04 05:59:45    67s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[09/04 05:59:45    67s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[09/04 05:59:45    67s] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[09/04 05:59:45    67s] *** Message Summary: 37 warning(s), 2 error(s)
[09/04 05:59:45    67s] 
[09/04 05:59:45    67s] <CMD> addTieHiLo -cell TIELOM -prefix LTIE
[09/04 05:59:45    67s] Core basic site is TSM130NMMETROSITE
[09/04 05:59:45    67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:59:45    67s] Options: No distance constraint, No Fan-out constraint.
[09/04 05:59:45    67s] Updating RC grid for preRoute extraction ...
[09/04 05:59:45    67s] Initializing multi-corner resistance tables ...
[09/04 05:59:45    67s] Re-routed 2 nets
[09/04 05:59:45    67s] INFO: Total Number of Tie Cells (TIELOM) placed: 2  
[09/04 05:59:45    67s] <CMD> addTieHiLo -cell TIEHIM -prefix HTIE
[09/04 05:59:45    67s] Core basic site is TSM130NMMETROSITE
[09/04 05:59:45    67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 05:59:45    67s] Options: No distance constraint, No Fan-out constraint.
[09/04 05:59:45    67s] Updating RC grid for preRoute extraction ...
[09/04 05:59:45    67s] Initializing multi-corner resistance tables ...
[09/04 05:59:45    67s] Re-routed 4 nets
[09/04 05:59:45    67s] INFO: Total Number of Tie Cells (TIEHIM) placed: 4  
[09/04 06:00:01    70s] <CMD> setLayerPreference allM0 -isVisible 0
[09/04 06:00:01    70s] <CMD> setLayerPreference allM1Cont -isVisible 0
[09/04 06:00:01    70s] <CMD> setLayerPreference allM1 -isVisible 0
[09/04 06:00:01    70s] <CMD> setLayerPreference allM2Cont -isVisible 0
[09/04 06:00:01    70s] <CMD> setLayerPreference allM2 -isVisible 0
[09/04 06:00:01    70s] <CMD> setLayerPreference allM3Cont -isVisible 0
[09/04 06:00:01    70s] <CMD> setLayerPreference allM3 -isVisible 0
[09/04 06:00:01    70s] <CMD> setLayerPreference allM4Cont -isVisible 0
[09/04 06:00:01    70s] <CMD> setLayerPreference allM4 -isVisible 0
[09/04 06:00:01    70s] <CMD> setLayerPreference allM5Cont -isVisible 0
[09/04 06:00:01    70s] <CMD> setLayerPreference allM5 -isVisible 0
[09/04 06:00:01    70s] <CMD> setLayerPreference allM6Cont -isVisible 0
[09/04 06:00:01    70s] <CMD> setLayerPreference allM6 -isVisible 0
[09/04 06:00:02    70s] <CMD> setLayerPreference allM0 -isVisible 1
[09/04 06:00:02    70s] <CMD> setLayerPreference allM1Cont -isVisible 1
[09/04 06:00:02    70s] <CMD> setLayerPreference allM1 -isVisible 1
[09/04 06:00:02    70s] <CMD> setLayerPreference allM2Cont -isVisible 1
[09/04 06:00:02    70s] <CMD> setLayerPreference allM2 -isVisible 1
[09/04 06:00:02    70s] <CMD> setLayerPreference allM3Cont -isVisible 1
[09/04 06:00:02    70s] <CMD> setLayerPreference allM3 -isVisible 1
[09/04 06:00:02    70s] <CMD> setLayerPreference allM4Cont -isVisible 1
[09/04 06:00:02    70s] <CMD> setLayerPreference allM4 -isVisible 1
[09/04 06:00:02    70s] <CMD> setLayerPreference allM5Cont -isVisible 1
[09/04 06:00:02    70s] <CMD> setLayerPreference allM5 -isVisible 1
[09/04 06:00:02    70s] <CMD> setLayerPreference allM6Cont -isVisible 1
[09/04 06:00:02    70s] <CMD> setLayerPreference allM6 -isVisible 1
[09/04 06:00:04    70s] <CMD> setLayerPreference allM0 -isVisible 0
[09/04 06:00:04    70s] <CMD> setLayerPreference allM1Cont -isVisible 0
[09/04 06:00:04    70s] <CMD> setLayerPreference allM1 -isVisible 0
[09/04 06:00:04    70s] <CMD> setLayerPreference allM2Cont -isVisible 0
[09/04 06:00:04    70s] <CMD> setLayerPreference allM2 -isVisible 0
[09/04 06:00:04    70s] <CMD> setLayerPreference allM3Cont -isVisible 0
[09/04 06:00:04    70s] <CMD> setLayerPreference allM3 -isVisible 0
[09/04 06:00:04    70s] <CMD> setLayerPreference allM4Cont -isVisible 0
[09/04 06:00:04    70s] <CMD> setLayerPreference allM4 -isVisible 0
[09/04 06:00:04    70s] <CMD> setLayerPreference allM5Cont -isVisible 0
[09/04 06:00:04    70s] <CMD> setLayerPreference allM5 -isVisible 0
[09/04 06:00:04    70s] <CMD> setLayerPreference allM6Cont -isVisible 0
[09/04 06:00:04    70s] <CMD> setLayerPreference allM6 -isVisible 0
[09/04 06:00:18    73s] <CMD> loadFPlan System_top.fp
[09/04 06:00:18    73s] Reading floorplan file - System_top.fp (mem = 1390.0M).
[09/04 06:00:18    73s] *info: reset 1790 existing net BottomPreferredLayer and AvoidDetour
[09/04 06:00:18    73s] Deleting old partition specification.
[09/04 06:00:18    73s]  ... processed partition successfully.
[09/04 06:00:18    73s] *** End loading floorplan (cpu = 0:00:00.0, mem = 1390.0M) ***
[09/04 06:00:18    73s] <CMD> setDrawView fplan
[09/04 06:00:18    73s] <CMD> fit
[09/04 06:00:28    75s] <CMD> uiSetTool obstruct
[09/04 06:00:38    77s] <CMD> panPage 0 1
[09/04 06:00:54    80s] <CMD> createPlaceBlockage -box 0.056 238.063 240.540 240.462
[09/04 06:00:59    80s] <CMD> uiSetTool select
[09/04 06:00:59    81s] <CMD> uiSetTool select
[09/04 06:00:59    81s] <CMD> uiSetTool select
[09/04 06:00:59    81s] <CMD> uiSetTool select
[09/04 06:01:00    81s] <CMD> uiSetTool select
[09/04 06:01:00    81s] <CMD> uiSetTool select
[09/04 06:01:02    81s] <CMD> selectObstruct 0.0000 235.3400 240.6700 238.2100 defScreenName
[09/04 06:01:04    81s] <CMD> dbGet selected
[09/04 06:01:04    81s] <CMD> dbGet selected.objType
[09/04 06:01:04    81s] <CMD> deleteSelectedFromFPlan
[09/04 06:01:13    83s] <CMD> uiSetTool obstruct
[09/04 06:01:20    85s] <CMD> createPlaceBlockage -box 0.156 239.062 240.101 240.362
[09/04 06:01:28    86s] <CMD> uiSetTool select
[09/04 06:01:28    86s] <CMD> uiSetTool select
[09/04 06:01:31    86s] <CMD> selectObstruct 0.0000 239.0300 240.2600 240.6700 defScreenName
[09/04 06:01:33    87s] <CMD> dbGet selected
[09/04 06:01:33    87s] <CMD> dbGet selected.objType
[09/04 06:01:33    87s] <CMD> deleteSelectedFromFPlan
[09/04 06:01:37    87s] <CMD> uiSetTool obstruct
[09/04 06:01:49    90s] <CMD> createPlaceBlockage -box 0.425 238.863 240.800 240.162
[09/04 06:01:57    91s] <CMD> undo
[09/04 06:01:59    92s] <CMD> uiSetTool select
[09/04 06:01:59    92s] <CMD> uiSetTool select
[09/04 06:01:59    92s] <CMD> uiSetTool select
[09/04 06:02:00    92s] <CMD> uiSetTool select
[09/04 06:02:00    92s] <CMD> uiSetTool select
[09/04 06:02:03    92s] <CMD> selectObstruct 0.0000 239.0300 240.2600 240.6700 defScreenName
[09/04 06:02:04    93s] <CMD> dbGet selected
[09/04 06:02:04    93s] <CMD> dbGet selected.objType
[09/04 06:02:04    93s] <CMD> deleteSelectedFromFPlan
[09/04 06:02:05    93s] <CMD> dbGet selected
[09/04 06:02:05    93s] <CMD> dbGet selected.objType
[09/04 06:02:05    93s] <CMD> deleteSelectedFromFPlan
[09/04 06:02:05    93s] <CMD> dbGet selected
[09/04 06:02:05    93s] <CMD> dbGet selected.objType
[09/04 06:02:05    93s] <CMD> deleteSelectedFromFPlan
[09/04 06:02:07    93s] <CMD> selectObstruct 0.4100 238.6200 240.6700 240.2600 defScreenName
[09/04 06:02:08    93s] <CMD> dbGet selected
[09/04 06:02:08    93s] <CMD> dbGet selected.objType
[09/04 06:02:08    93s] <CMD> deleteSelectedFromFPlan
[09/04 06:02:14    94s] <CMD> uiSetTool obstruct
[09/04 06:02:24    96s] <CMD> createPlaceBlockage -box 0.126 238.063 240.710 240.362
[09/04 06:02:32    98s] <CMD> uiSetTool select
[09/04 06:02:36    99s] <CMD> uiSetTool select
[09/04 06:02:36    99s] <CMD> uiSetTool select
[09/04 06:02:38    99s] <CMD> selectObstruct 0.0000 235.3400 240.6700 238.2100 defScreenName
[09/04 06:02:40    99s] <CMD> dbGet selected
[09/04 06:02:40    99s] <CMD> dbGet selected.objType
[09/04 06:02:40    99s] <CMD> deleteSelectedFromFPlan
[09/04 06:02:48   101s] <CMD> uiSetTool obstruct
[09/04 06:02:48   101s] <CMD> uiSetTool obstruct
[09/04 06:02:51   101s] <CMD> uiSetTool obstruct
[09/04 06:03:06   104s] <CMD> createPlaceBlockage -box 0.196 238.263 240.710 240.262
[09/04 06:04:51   122s] <CMD> panPage 0 -1
[09/04 06:04:52   122s] <CMD> panPage 0 -1
[09/04 06:04:52   122s] <CMD> panPage 0 -1
[09/04 06:04:52   122s] <CMD> panPage 1 0
[09/04 06:04:53   122s] <CMD> panPage 0 -1
[09/04 06:04:53   122s] <CMD> panPage 0 -1
[09/04 06:04:54   122s] <CMD> panPage 0 1
[09/04 06:05:11   125s] <CMD> panPage 1 0
[09/04 06:05:11   126s] <CMD> panPage 1 0
[09/04 06:05:17   127s] <CMD> createPlaceBlockage -box 0.358 -0.416 240.653 1.691
[09/04 06:05:32   130s] <CMD> createPlaceBlockage -box 239.504 2.265 240.462 239.727
[09/04 06:05:37   131s] <CMD> panPage -1 0
[09/04 06:05:37   131s] <CMD> panPage -1 0
[09/04 06:05:37   131s] <CMD> panPage -1 0
[09/04 06:05:38   131s] <CMD> panPage 1 0
[09/04 06:05:52   134s] <CMD> createPlaceBlockage -box 0.193 0.104 1.495 237.527
[09/04 06:05:56   134s] <CMD> fit
[09/04 06:06:10   137s] <CMD> restorePlace System_top.place.gz
[09/04 06:06:10   137s] *** Checked 2 GNC rules.
[09/04 06:06:10   137s] *** Applying global-net connections...
[09/04 06:06:10   137s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/04 06:06:10   137s] Reading placement file - System_top.place.gz.
[09/04 06:06:10   137s] ** Reading stdCellPlacement "System_top.place.gz" ...
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC65_RST_SYNC2_M (id 0), but this inst is not in the netlist.
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC64_RST_SYNC1_M (id 1), but this inst is not in the netlist.
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC63_RST_SYNC1_M (id 2), but this inst is not in the netlist.
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC62_SE (id 3), but this inst is not in the netlist.
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC61_SE (id 4), but this inst is not in the netlist.
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC60_SE (id 5), but this inst is not in the netlist.
[09/04 06:06:10   137s] *info: inst u_RST_SYNC1_MUX2/U1 changed type from AO2B2X2M to AO2B2X4M!
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst u_SYS_CTRL/u_FSM_2_SYS_CTRL/FE_OFC66_current_state_0_ (id 90), but this inst is not in the netlist.
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst u_REG_FILE/FE_OFC57_SO_1_ (id 189), but this inst is not in the netlist.
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst u_REG_FILE/FE_OFC55_SO_2_ (id 190), but this inst is not in the netlist.
[09/04 06:06:10   137s] *info: inst u_REG_FILE/U394 changed type from AOI221X1M to AOI221XLM!
[09/04 06:06:10   137s] *info: inst u_REG_FILE/U400 changed type from AOI221XLM to AOI221X1M!
[09/04 06:06:10   137s] *info: inst u_REG_FILE/U402 changed type from AOI221XLM to AOI221X1M!
[09/04 06:06:10   137s] *info: inst u_REG_FILE/U404 changed type from AOI221XLM to AOI221X1M!
[09/04 06:06:10   137s] *info: inst u_REG_FILE/U406 changed type from AOI221XLM to AOI221X1M!
[09/04 06:06:10   137s] *info: inst u_REG_FILE/U533 changed type from AOI221X1M to AOI221XLM!
[09/04 06:06:10   137s] *info: inst u_REG_FILE/U535 changed type from AOI221X1M to AOI221XLM!
[09/04 06:06:10   137s] *info: inst u_REG_FILE/U536 changed type from AOI221XLM to AOI221X1M!
[09/04 06:06:10   137s] *info: inst u_REG_FILE/U537 changed type from AOI221X1M to AOI221XLM!
[09/04 06:06:10   137s] *info: inst u_REG_FILE/U538 changed type from AOI221XLM to AOI221X1M!
[09/04 06:06:10   137s] *info: inst u_REG_FILE/U539 changed type from AOI221X1M to AOI221XLM!
[09/04 06:06:10   137s] *info: inst u_REG_FILE/U540 changed type from AOI221XLM to AOI221X1M!
[09/04 06:06:10   137s] *info: inst u_REG_FILE/U542 changed type from AOI221XLM to AOI221X1M!
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC69_n6 (id 599), but this inst is not in the netlist.
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC68_n5 (id 600), but this inst is not in the netlist.
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC67_n3 (id 601), but this inst is not in the netlist.
[09/04 06:06:10   137s] *info: inst u_ALU_TOP/u_ALUout_MUX4x1/U9 changed type from NOR4BX4M to NOR4BX1M!
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst u_UART/u_UART_TX_top/FE_OFC59_SO_0_ (id 1139), but this inst is not in the netlist.
[09/04 06:06:10   137s] **WARN: (IMPSP-607):	Placement file has location for inst u_UART/u_UART_RX_top/u_FSM/FE_OFC70_PAR_CHK_New_bit (id 1198), but this inst is not in the netlist.
[09/04 06:06:10   137s] *info: inst u_UART/u_UART_RX_top/u_FSM/U10 changed type from NOR3X2M to NOR3X1M!
[09/04 06:06:10   137s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1390.0M) ***
[09/04 06:06:10   137s] Total net length = 2.500e+05 (1.450e+05 1.050e+05) (ext = 2.448e+03)
[09/04 06:06:10   137s] <CMD> fit
[09/04 06:06:12   137s] <CMD> setDrawView place
[09/04 06:06:12   137s] <CMD> setDrawView place
[09/04 06:06:20   139s] <CMD> placeDesign -inPlaceOpt -prePlaceOpt
[09/04 06:06:20   139s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[09/04 06:06:20   139s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[09/04 06:06:20   139s] *scInfo: scPctBadScanCell = 99.25%
[09/04 06:06:20   139s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[09/04 06:06:20   139s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/04 06:06:20   139s] *** Starting placeDesign concurrent flow ***
[09/04 06:06:20   139s] **INFO: Enable pre-place timing setting for timing analysis
[09/04 06:06:20   139s] Set Using Default Delay Limit as 101.
[09/04 06:06:20   139s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/04 06:06:20   139s] Set Default Net Delay as 0 ps.
[09/04 06:06:20   139s] Set Default Net Load as 0 pF. 
[09/04 06:06:20   139s] **INFO: Analyzing IO path groups for slack adjustment
[09/04 06:06:20   139s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 06:06:20   139s] Effort level <high> specified for reg2reg_tmp.102172 path_group
[09/04 06:06:20   139s] #################################################################################
[09/04 06:06:20   139s] # Design Stage: PreRoute
[09/04 06:06:20   139s] # Design Name: System_top
[09/04 06:06:20   139s] # Design Mode: 90nm
[09/04 06:06:20   139s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:06:20   139s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:06:20   139s] # Signoff Settings: SI Off 
[09/04 06:06:20   139s] #################################################################################
[09/04 06:06:20   139s] Calculate delays in BcWc mode...
[09/04 06:06:20   139s] Topological Sorting (CPU = 0:00:00.0, MEM = 1390.0M, InitMEM = 1390.0M)
[09/04 06:06:20   139s] Initializing multi-corner resistance tables ...
[09/04 06:06:21   139s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:06:21   139s] End delay calculation. (MEM=1422.19 CPU=0:00:00.1 REAL=0:00:01.0)
[09/04 06:06:21   139s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1422.2M) ***
[09/04 06:06:21   139s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 06:06:21   139s] **INFO: Disable pre-place timing setting for timing analysis
[09/04 06:06:21   139s] Set Using Default Delay Limit as 1000.
[09/04 06:06:21   139s] Set Default Net Delay as 1000 ps.
[09/04 06:06:21   139s] Set Default Net Load as 0.5 pF. 
[09/04 06:06:21   139s] *** Start deleteBufferTree ***
[09/04 06:06:21   139s] Info: Detect buffers to remove automatically.
[09/04 06:06:21   139s] Analyzing netlist ...
[09/04 06:06:21   139s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 06:06:21   139s] Updating netlist
[09/04 06:06:21   139s] 
[09/04 06:06:21   139s] *summary: 15 instances (buffers/inverters) removed
[09/04 06:06:21   139s] *** Finish deleteBufferTree (0:00:00.1) ***
[09/04 06:06:21   139s] Deleted 0 physical inst  (cell - / prefix -).
[09/04 06:06:21   139s] *** Starting "NanoPlace(TM) placement v#2 (mem=1398.1M)" ...
[09/04 06:06:21   139s] Summary for sequential cells idenfication: 
[09/04 06:06:21   139s] Identified SBFF number: 146
[09/04 06:06:21   139s] Identified MBFF number: 0
[09/04 06:06:21   139s] Not identified SBFF number: 0
[09/04 06:06:21   139s] Not identified MBFF number: 0
[09/04 06:06:21   139s] Number of sequential cells which are not FFs: 28
[09/04 06:06:21   139s] 
[09/04 06:06:22   140s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:00.9 mem=1398.1M) ***
[09/04 06:06:22   141s] *** Build Virtual Sizing Timing Model
[09/04 06:06:22   141s] (cpu=0:00:01.2 mem=1398.1M) ***
[09/04 06:06:22   141s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/04 06:06:22   141s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[09/04 06:06:22   141s] Define the scan chains before using this option.
[09/04 06:06:22   141s] Type 'man IMPSP-9042' for more detail.
[09/04 06:06:22   141s] #std cell=1477 (0 fixed + 1477 movable) #block=0 (0 floating + 0 preplaced)
[09/04 06:06:22   141s] #ioInst=0 #net=1637 #term=6303 #term/net=3.85, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
[09/04 06:06:22   141s] stdCell: 1477 single + 0 double + 0 multi
[09/04 06:06:22   141s] Total standard cell length = 6.6514 (mm), area = 0.0191 (mm^2)
[09/04 06:06:22   141s] Core basic site is TSM130NMMETROSITE
[09/04 06:06:22   141s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:06:22   141s] Apply auto density screen in pre-place stage.
[09/04 06:06:22   141s] Auto density screen increases utilization from 0.341 to 0.342
[09/04 06:06:22   141s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1398.1M
[09/04 06:06:22   141s] Average module density = 0.342.
[09/04 06:06:22   141s] Density for the design = 0.342.
[09/04 06:06:22   141s]        = stdcell_area 16223 sites (19090 um^2) / alloc_area 47429 sites (55809 um^2).
[09/04 06:06:22   141s] Pin Density = 0.1294.
[09/04 06:06:22   141s]             = total # of pins 6303 / total area 48721.
[09/04 06:06:22   141s] === lastAutoLevel = 8 
[09/04 06:06:22   141s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 06:06:22   141s] Clock gating cells determined by native netlist tracing.
[09/04 06:06:22   141s] Effort level <high> specified for reg2reg path_group
[09/04 06:06:22   141s] Effort level <high> specified for reg2cgate path_group
[09/04 06:06:22   141s] Iteration  1: Total net bbox = 4.398e+03 (3.37e+03 1.03e+03)
[09/04 06:06:22   141s]               Est.  stn bbox = 5.445e+03 (4.19e+03 1.25e+03)
[09/04 06:06:22   141s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1422.2M
[09/04 06:06:22   141s] Iteration  2: Total net bbox = 4.398e+03 (3.37e+03 1.03e+03)
[09/04 06:06:22   141s]               Est.  stn bbox = 5.445e+03 (4.19e+03 1.25e+03)
[09/04 06:06:22   141s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1422.2M
[09/04 06:06:23   142s] Iteration  3: Total net bbox = 3.963e+03 (3.32e+03 6.46e+02)
[09/04 06:06:23   142s]               Est.  stn bbox = 5.282e+03 (4.39e+03 8.87e+02)
[09/04 06:06:23   142s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1422.2M
[09/04 06:06:23   142s] Total number of setup views is 1.
[09/04 06:06:23   142s] Total number of active setup views is 1.
[09/04 06:06:24   142s] Iteration  4: Total net bbox = 1.737e+04 (1.15e+04 5.85e+03)
[09/04 06:06:24   142s]               Est.  stn bbox = 2.231e+04 (1.50e+04 7.30e+03)
[09/04 06:06:24   142s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1422.2M
[09/04 06:06:24   143s] Iteration  5: Total net bbox = 2.373e+04 (1.20e+04 1.18e+04)
[09/04 06:06:24   143s]               Est.  stn bbox = 3.019e+04 (1.55e+04 1.47e+04)
[09/04 06:06:24   143s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1422.2M
[09/04 06:06:25   144s] Iteration  6: Total net bbox = 2.828e+04 (1.41e+04 1.42e+04)
[09/04 06:06:25   144s]               Est.  stn bbox = 3.564e+04 (1.80e+04 1.76e+04)
[09/04 06:06:25   144s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1452.2M
[09/04 06:06:25   144s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[09/04 06:06:25   144s] Congestion driven padding in post-place stage.
[09/04 06:06:25   144s] Congestion driven padding increases utilization from 0.501 to 0.501
[09/04 06:06:25   144s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1452.2M
[09/04 06:06:25   144s] Iteration  7: Total net bbox = 3.198e+04 (1.75e+04 1.45e+04)
[09/04 06:06:25   144s]               Est.  stn bbox = 3.955e+04 (2.15e+04 1.80e+04)
[09/04 06:06:25   144s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1452.2M
[09/04 06:06:25   144s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 06:06:26   145s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 06:06:26   145s] nrCritNet: 0.00% ( 0 / 1637 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 06:06:26   145s] nrCritNet: 0.00% ( 0 / 1637 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 06:06:26   145s] Iteration  8: Total net bbox = 3.198e+04 (1.75e+04 1.45e+04)
[09/04 06:06:26   145s]               Est.  stn bbox = 3.955e+04 (2.15e+04 1.80e+04)
[09/04 06:06:26   145s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1452.2M
[09/04 06:06:27   146s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[09/04 06:06:27   146s] Congestion driven padding in post-place stage.
[09/04 06:06:27   146s] Congestion driven padding increases utilization from 0.501 to 0.502
[09/04 06:06:27   146s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1452.2M
[09/04 06:06:27   146s] Iteration  9: Total net bbox = 3.486e+04 (1.89e+04 1.60e+04)
[09/04 06:06:27   146s]               Est.  stn bbox = 4.288e+04 (2.31e+04 1.98e+04)
[09/04 06:06:27   146s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 1452.2M
[09/04 06:06:27   146s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 06:06:27   147s] **WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/04 06:06:27   147s] nrCritNet: 0.00% ( 0 / 1637 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 06:06:27   147s] nrCritNet: 0.00% ( 0 / 1637 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 06:06:27   147s] Iteration 10: Total net bbox = 3.486e+04 (1.89e+04 1.60e+04)
[09/04 06:06:27   147s]               Est.  stn bbox = 4.288e+04 (2.31e+04 1.98e+04)
[09/04 06:06:27   147s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1452.2M
[09/04 06:06:30   149s] Iteration 11: Total net bbox = 3.883e+04 (2.04e+04 1.84e+04)
[09/04 06:06:30   149s]               Est.  stn bbox = 4.710e+04 (2.48e+04 2.23e+04)
[09/04 06:06:30   149s]               cpu = 0:00:02.9 real = 0:00:03.0 mem = 1452.2M
[09/04 06:06:30   149s] Iteration 12: Total net bbox = 3.883e+04 (2.04e+04 1.84e+04)
[09/04 06:06:30   149s]               Est.  stn bbox = 4.710e+04 (2.48e+04 2.23e+04)
[09/04 06:06:30   149s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1452.2M
[09/04 06:06:30   149s] *** cost = 3.883e+04 (2.04e+04 1.84e+04) (cpu for global=0:00:08.6) real=0:00:08.0***
[09/04 06:06:30   149s] Info: 4 clock gating cells identified, 4 (on average) moved
[09/04 06:06:30   150s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:06:30   150s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:06:30   150s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:06:30   150s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:06:30   150s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:06:30   150s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:06:30   150s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:06:30   150s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:06:30   150s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:06:30   150s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:06:30   150s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:06:30   150s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:06:30   150s] Core Placement runtime cpu: 0:00:07.6 real: 0:00:07.0
[09/04 06:06:30   150s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/04 06:06:30   150s] Type 'man IMPSP-9025' for more detail.
[09/04 06:06:30   150s] #spOpts: mergeVia=F 
[09/04 06:06:30   150s] Core basic site is TSM130NMMETROSITE
[09/04 06:06:30   150s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:06:30   150s] *** Starting refinePlace (0:02:30 mem=1339.3M) ***
[09/04 06:06:30   150s] Total net length = 3.883e+04 (2.045e+04 1.838e+04) (ext = 1.801e+03)
[09/04 06:06:30   150s] Starting refinePlace ...
[09/04 06:06:30   150s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:06:30   150s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:06:30   150s] Density distribution unevenness ratio = 29.661%
[09/04 06:06:30   150s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:06:30   150s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1339.3MB) @(0:02:30 - 0:02:30).
[09/04 06:06:30   150s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:06:30   150s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 06:06:30   150s] Placement tweakage begins.
[09/04 06:06:30   150s] wire length = 5.045e+04
[09/04 06:06:30   150s] wire length = 4.783e+04
[09/04 06:06:30   150s] Placement tweakage ends.
[09/04 06:06:30   150s] Move report: tweak moves 116 insts, mean move: 6.93 um, max move: 20.96 um
[09/04 06:06:30   150s] 	Max move on inst (u_REG_FILE/U457): (57.01, 193.45) --> (46.06, 183.44)
[09/04 06:06:30   150s] Move report: legalization moves 1477 insts, mean move: 1.64 um, max move: 6.03 um
[09/04 06:06:30   150s] 	Max move on inst (u_ALU_TOP/U_LOGIC_UNIT/Logic_OUT_reg_reg[6]): (141.79, 160.67) --> (141.45, 154.98)
[09/04 06:06:30   150s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1339.3MB) @(0:02:30 - 0:02:30).
[09/04 06:06:30   150s] Move report: Detail placement moves 1477 insts, mean move: 2.08 um, max move: 23.73 um
[09/04 06:06:30   150s] 	Max move on inst (u_REG_FILE/U457): (57.01, 193.45) --> (45.92, 180.81)
[09/04 06:06:30   150s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1339.3MB
[09/04 06:06:30   150s] Statistics of distance of Instance movement in refine placement:
[09/04 06:06:30   150s]   maximum (X+Y) =        23.73 um
[09/04 06:06:30   150s]   inst (u_REG_FILE/U457) with max move: (57.009, 193.45) -> (45.92, 180.81)
[09/04 06:06:30   150s]   mean    (X+Y) =         2.08 um
[09/04 06:06:30   150s] Total instances flipped for WireLenOpt: 119
[09/04 06:06:30   150s] Summary Report:
[09/04 06:06:30   150s] Instances move: 1477 (out of 1477 movable)
[09/04 06:06:30   150s] Mean displacement: 2.08 um
[09/04 06:06:30   150s] Max displacement: 23.73 um (Instance: u_REG_FILE/U457) (57.009, 193.45) -> (45.92, 180.81)
[09/04 06:06:30   150s] 	Length: 6 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: OAI22X1M
[09/04 06:06:30   150s] Total instances moved : 1477
[09/04 06:06:30   150s] Total net length = 3.614e+04 (1.783e+04 1.831e+04) (ext = 1.814e+03)
[09/04 06:06:30   150s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1339.3MB
[09/04 06:06:30   150s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1339.3MB) @(0:02:30 - 0:02:30).
[09/04 06:06:30   150s] *** Finished refinePlace (0:02:30 mem=1339.3M) ***
[09/04 06:06:30   150s] Total net length = 3.611e+04 (1.777e+04 1.834e+04) (ext = 1.815e+03)
[09/04 06:06:30   150s] *** End of Placement (cpu=0:00:10.4, real=0:00:09.0, mem=1339.3M) ***
[09/04 06:06:30   150s] #spOpts: mergeVia=F 
[09/04 06:06:30   150s] Core basic site is TSM130NMMETROSITE
[09/04 06:06:30   150s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:06:30   150s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:06:30   150s] Density distribution unevenness ratio = 29.470%
[09/04 06:06:30   150s] *** Free Virtual Timing Model ...(mem=1339.3M)
[09/04 06:06:30   150s] Starting IO pin assignment...
[09/04 06:06:30   150s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[09/04 06:06:30   150s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/04 06:06:30   150s] Core basic site is TSM130NMMETROSITE
[09/04 06:06:30   150s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:06:30   150s] #spOpts: mergeVia=F 
[09/04 06:06:30   150s] GigaOpt running with 1 threads.
[09/04 06:06:30   150s] Info: 1 threads available for lower-level modules during optimization.
[09/04 06:06:33   153s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1345.3M, totSessionCpu=0:02:33 **
[09/04 06:06:33   153s] *** optDesign -preCTS ***
[09/04 06:06:33   153s] DRC Margin: user margin 0.0; extra margin 0.2
[09/04 06:06:33   153s] Setup Target Slack: user slack 0; extra slack 0.1
[09/04 06:06:33   153s] Hold Target Slack: user slack 0
[09/04 06:06:33   153s] Summary for sequential cells idenfication: 
[09/04 06:06:33   153s] Identified SBFF number: 146
[09/04 06:06:33   153s] Identified MBFF number: 0
[09/04 06:06:33   153s] Not identified SBFF number: 0
[09/04 06:06:33   153s] Not identified MBFF number: 0
[09/04 06:06:33   153s] Number of sequential cells which are not FFs: 28
[09/04 06:06:33   153s] 
[09/04 06:06:33   153s] Start to check current routing status for nets...
[09/04 06:06:33   153s] Using hname+ instead name for net compare
[09/04 06:06:33   153s] All nets will be re-routed.
[09/04 06:06:33   153s] End to check current routing status for nets (mem=1345.3M)
[09/04 06:06:35   155s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 06:06:35   155s] [PSP] Started earlyGlobalRoute kernel
[09/04 06:06:35   155s] [PSP] Initial Peak syMemory usage = 1345.3 MB
[09/04 06:06:35   155s] (I)       Reading DB...
[09/04 06:06:35   155s] (I)       congestionReportName   : 
[09/04 06:06:35   155s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 06:06:35   155s] [NR-eagl] doTrackAssignment      : 1
[09/04 06:06:35   155s] (I)       dumpBookshelfFiles     : 0
[09/04 06:06:35   155s] [NR-eagl] numThreads             : 1
[09/04 06:06:35   155s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 06:06:35   155s] (I)       honorPin               : false
[09/04 06:06:35   155s] (I)       honorPinGuide          : true
[09/04 06:06:35   155s] (I)       honorPartition         : false
[09/04 06:06:35   155s] (I)       allowPartitionCrossover: false
[09/04 06:06:35   155s] (I)       honorSingleEntry       : true
[09/04 06:06:35   155s] (I)       honorSingleEntryStrong : true
[09/04 06:06:35   155s] (I)       handleViaSpacingRule   : false
[09/04 06:06:35   155s] (I)       PDConstraint           : none
[09/04 06:06:35   155s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 06:06:35   155s] (I)       routingEffortLevel     : 3
[09/04 06:06:35   155s] [NR-eagl] minRouteLayer          : 2
[09/04 06:06:35   155s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 06:06:35   155s] (I)       numRowsPerGCell        : 1
[09/04 06:06:35   155s] (I)       speedUpLargeDesign     : 0
[09/04 06:06:35   155s] (I)       speedUpBlkViolationClean: 0
[09/04 06:06:35   155s] (I)       autoGCellMerging       : 1
[09/04 06:06:35   155s] (I)       multiThreadingTA       : 0
[09/04 06:06:35   155s] (I)       punchThroughDistance   : -1
[09/04 06:06:35   155s] (I)       blockedPinEscape       : 0
[09/04 06:06:35   155s] (I)       blkAwareLayerSwitching : 0
[09/04 06:06:35   155s] (I)       betterClockWireModeling: 0
[09/04 06:06:35   155s] (I)       scenicBound            : 1.15
[09/04 06:06:35   155s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 06:06:35   155s] (I)       source-to-sink ratio   : 0.00
[09/04 06:06:35   155s] (I)       targetCongestionRatio  : 1.00
[09/04 06:06:35   155s] (I)       layerCongestionRatio   : 0.70
[09/04 06:06:35   155s] (I)       m1CongestionRatio      : 0.10
[09/04 06:06:35   155s] (I)       m2m3CongestionRatio    : 0.70
[09/04 06:06:35   155s] (I)       pinAccessEffort        : 0.10
[09/04 06:06:35   155s] (I)       localRouteEffort       : 1.00
[09/04 06:06:35   155s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 06:06:35   155s] (I)       supplyScaleFactorH     : 1.00
[09/04 06:06:35   155s] (I)       supplyScaleFactorV     : 1.00
[09/04 06:06:35   155s] (I)       highlight3DOverflowFactor: 0.00
[09/04 06:06:35   155s] (I)       skipTrackCommand             : 
[09/04 06:06:35   155s] (I)       readTROption           : true
[09/04 06:06:35   155s] (I)       extraSpacingBothSide   : false
[09/04 06:06:35   155s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 06:06:35   155s] (I)       routeSelectedNetsOnly  : false
[09/04 06:06:35   155s] (I)       before initializing RouteDB syMemory usage = 1345.3 MB
[09/04 06:06:35   155s] (I)       starting read tracks
[09/04 06:06:35   155s] (I)       build grid graph
[09/04 06:06:35   155s] (I)       build grid graph start
[09/04 06:06:35   155s] [NR-eagl] Layer1 has no routable track
[09/04 06:06:35   155s] [NR-eagl] Layer2 has single uniform track structure
[09/04 06:06:35   155s] [NR-eagl] Layer3 has single uniform track structure
[09/04 06:06:35   155s] [NR-eagl] Layer4 has single uniform track structure
[09/04 06:06:35   155s] [NR-eagl] Layer5 has single uniform track structure
[09/04 06:06:35   155s] [NR-eagl] Layer6 has single uniform track structure
[09/04 06:06:35   155s] (I)       build grid graph end
[09/04 06:06:35   155s] (I)       Layer1   numNetMinLayer=1637
[09/04 06:06:35   155s] (I)       Layer2   numNetMinLayer=0
[09/04 06:06:35   155s] (I)       Layer3   numNetMinLayer=0
[09/04 06:06:35   155s] (I)       Layer4   numNetMinLayer=0
[09/04 06:06:35   155s] (I)       Layer5   numNetMinLayer=0
[09/04 06:06:35   155s] (I)       Layer6   numNetMinLayer=0
[09/04 06:06:35   155s] [NR-eagl] numViaLayers=5
[09/04 06:06:35   155s] (I)       end build via table
[09/04 06:06:35   155s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 06:06:35   155s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 06:06:35   155s] (I)       num ignored nets =0
[09/04 06:06:35   155s] (I)       readDataFromPlaceDB
[09/04 06:06:35   155s] (I)       Read net information..
[09/04 06:06:35   155s] [NR-eagl] Read numTotalNets=1637  numIgnoredNets=0
[09/04 06:06:35   155s] (I)       Read testcase time = 0.000 seconds
[09/04 06:06:35   155s] 
[09/04 06:06:35   155s] (I)       totalGlobalPin=6233, totalPins=6303
[09/04 06:06:35   155s] (I)       Model blockage into capacity
[09/04 06:06:35   155s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 06:06:35   155s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 06:06:35   155s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 06:06:35   155s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 06:06:35   155s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 06:06:35   155s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 06:06:35   155s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 06:06:35   155s] (I)       Modeling time = 0.000 seconds
[09/04 06:06:35   155s] 
[09/04 06:06:35   155s] [NR-eagl] There are 6 clock nets ( 0 with NDR ).
[09/04 06:06:35   155s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1345.3 MB
[09/04 06:06:35   155s] (I)       Layer1  viaCost=300.00
[09/04 06:06:35   155s] (I)       Layer2  viaCost=100.00
[09/04 06:06:35   155s] (I)       Layer3  viaCost=100.00
[09/04 06:06:35   155s] (I)       Layer4  viaCost=100.00
[09/04 06:06:35   155s] (I)       Layer5  viaCost=200.00
[09/04 06:06:35   155s] (I)       ---------------------Grid Graph Info--------------------
[09/04 06:06:35   155s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 06:06:35   155s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 06:06:35   155s] (I)       Site Width          :   820  (dbu)
[09/04 06:06:35   155s] (I)       Row Height          :  5740  (dbu)
[09/04 06:06:35   155s] (I)       GCell Width         :  5740  (dbu)
[09/04 06:06:35   155s] (I)       GCell Height        :  5740  (dbu)
[09/04 06:06:35   155s] (I)       grid                :    84    84     6
[09/04 06:06:35   155s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 06:06:35   155s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 06:06:35   155s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 06:06:35   155s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 06:06:35   155s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 06:06:35   155s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 06:06:35   155s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 06:06:35   155s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 06:06:35   155s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 06:06:35   155s] (I)       --------------------------------------------------------
[09/04 06:06:35   155s] 
[09/04 06:06:35   155s] (I)       After initializing earlyGlobalRoute syMemory usage = 1345.3 MB
[09/04 06:06:35   155s] (I)       Loading and dumping file time : 0.03 seconds
[09/04 06:06:35   155s] (I)       ============= Initialization =============
[09/04 06:06:35   155s] [NR-eagl] EstWL : 15835
[09/04 06:06:35   155s] 
[09/04 06:06:35   155s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 06:06:35   155s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4598
[09/04 06:06:35   155s] (I)       ============  Phase 1a Route ============
[09/04 06:06:35   155s] (I)       Phase 1a runs 0.01 seconds
[09/04 06:06:35   155s] [NR-eagl] Usage: 15835 = (7710 H, 8125 V) = (8.04% H, 8.47% V) = (2.213e+04um H, 2.332e+04um V)
[09/04 06:06:35   155s] [NR-eagl] 
[09/04 06:06:35   155s] (I)       ============  Phase 1b Route ============
[09/04 06:06:35   155s] [NR-eagl] Usage: 15835 = (7710 H, 8125 V) = (8.04% H, 8.47% V) = (2.213e+04um H, 2.332e+04um V)
[09/04 06:06:35   155s] [NR-eagl] 
[09/04 06:06:35   155s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 06:06:35   155s] 
[09/04 06:06:35   155s] (I)       ============  Phase 1c Route ============
[09/04 06:06:35   155s] [NR-eagl] Usage: 15835 = (7710 H, 8125 V) = (8.04% H, 8.47% V) = (2.213e+04um H, 2.332e+04um V)
[09/04 06:06:35   155s] [NR-eagl] 
[09/04 06:06:35   155s] (I)       ============  Phase 1d Route ============
[09/04 06:06:35   155s] [NR-eagl] Usage: 15835 = (7710 H, 8125 V) = (8.04% H, 8.47% V) = (2.213e+04um H, 2.332e+04um V)
[09/04 06:06:35   155s] [NR-eagl] 
[09/04 06:06:35   155s] (I)       ============  Phase 1e Route ============
[09/04 06:06:35   155s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:06:35   155s] [NR-eagl] Usage: 15835 = (7710 H, 8125 V) = (8.04% H, 8.47% V) = (2.213e+04um H, 2.332e+04um V)
[09/04 06:06:35   155s] [NR-eagl] 
[09/04 06:06:35   155s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 06:06:35   155s] 
[09/04 06:06:35   155s] (I)       ============  Phase 1l Route ============
[09/04 06:06:35   155s] (I)       dpBasedLA: time=0.01  totalOF=89362  totalVia=12579  totalWL=15835  total(Via+WL)=28414 
[09/04 06:06:35   155s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/04 06:06:35   155s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 06:06:35   155s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 06:06:35   155s] 
[09/04 06:06:35   155s] (I)       ============= track Assignment ============
[09/04 06:06:35   155s] (I)       extract Global 3D Wires
[09/04 06:06:35   155s] (I)       Extract Global WL : time=0.00
[09/04 06:06:35   155s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 06:06:35   155s] (I)       track assignment initialization runtime=1048 millisecond
[09/04 06:06:35   155s] (I)       #threads=1 for track assignment
[09/04 06:06:36   155s] (I)       track assignment kernel runtime=33208 millisecond
[09/04 06:06:36   155s] (I)       End Greedy Track Assignment
[09/04 06:06:36   155s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6288
[09/04 06:06:36   155s] [NR-eagl] Layer2(METAL2)(V) length: 1.961460e+04um, number of vias: 9091
[09/04 06:06:36   155s] [NR-eagl] Layer3(METAL3)(H) length: 2.132117e+04um, number of vias: 565
[09/04 06:06:36   155s] [NR-eagl] Layer4(METAL4)(V) length: 4.088398e+03um, number of vias: 131
[09/04 06:06:36   155s] [NR-eagl] Layer5(METAL5)(H) length: 1.543237e+03um, number of vias: 40
[09/04 06:06:36   155s] [NR-eagl] Layer6(METAL6)(V) length: 4.186100e+02um, number of vias: 0
[09/04 06:06:36   155s] [NR-eagl] Total length: 4.698602e+04um, number of vias: 16115
[09/04 06:06:36   155s] [NR-eagl] End Peak syMemory usage = 1345.3 MB
[09/04 06:06:36   155s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.10 seconds
[09/04 06:06:36   155s] Updating RC grid for preRoute extraction ...
[09/04 06:06:36   155s] Initializing multi-corner resistance tables ...
[09/04 06:06:37   157s] Extraction called for design 'System_top' of instances=1477 and nets=1775 using extraction engine 'preRoute' .
[09/04 06:06:37   157s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:06:37   157s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:06:37   157s] PreRoute RC Extraction called for design System_top.
[09/04 06:06:37   157s] RC Extraction called in multi-corner(1) mode.
[09/04 06:06:37   157s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:06:37   157s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:06:37   157s] RCMode: PreRoute
[09/04 06:06:37   157s]       RC Corner Indexes            0   
[09/04 06:06:37   157s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:06:37   157s] Resistance Scaling Factor    : 1.00000 
[09/04 06:06:37   157s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:06:37   157s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:06:37   157s] Shrink Factor                : 1.00000
[09/04 06:06:37   157s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 06:06:37   157s] Updating RC grid for preRoute extraction ...
[09/04 06:06:37   157s] Initializing multi-corner resistance tables ...
[09/04 06:06:37   157s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1345.344M)
[09/04 06:06:37   157s] ** INFO : this run is activating medium effort placeOptDesign flow
[09/04 06:06:37   157s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:06:37   157s] #spOpts: mergeVia=F 
[09/04 06:06:37   157s] Core basic site is TSM130NMMETROSITE
[09/04 06:06:37   157s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:06:37   157s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:06:37   157s] #spOpts: mergeVia=F 
[09/04 06:06:37   157s] *** Starting optimizing excluded clock nets MEM= 1345.3M) ***
[09/04 06:06:37   157s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 06:06:37   157s] #################################################################################
[09/04 06:06:37   157s] # Design Stage: PreRoute
[09/04 06:06:37   157s] # Design Name: System_top
[09/04 06:06:37   157s] # Design Mode: 90nm
[09/04 06:06:37   157s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:06:37   157s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:06:37   157s] # Signoff Settings: SI Off 
[09/04 06:06:37   157s] #################################################################################
[09/04 06:06:37   157s] AAE_INFO: 1 threads acquired from CTE.
[09/04 06:06:37   157s] Calculate delays in BcWc mode...
[09/04 06:06:37   157s] Topological Sorting (CPU = 0:00:00.0, MEM = 1365.4M, InitMEM = 1365.4M)
[09/04 06:06:38   157s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:06:38   157s] End delay calculation. (MEM=1418.7 CPU=0:00:00.4 REAL=0:00:01.0)
[09/04 06:06:38   157s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1418.7M) ***
[09/04 06:06:38   157s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.6  MEM= 1418.7M) ***
[09/04 06:06:38   157s] Message <TA-1018> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[09/04 06:06:38   157s] The useful skew maximum allowed delay is: 0.3
[09/04 06:06:38   157s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:06:38   157s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:06:40   160s] 
[09/04 06:06:40   160s] Netlist preparation processing... 
[09/04 06:06:40   160s] Removed 0 instance
[09/04 06:06:40   160s] *info: Marking 0 isolation instances dont touch
[09/04 06:06:40   160s] *info: Marking 0 level shifter instances dont touch
[09/04 06:06:40   160s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1399.8M, totSessionCpu=0:02:40 **
[09/04 06:06:40   160s] Begin: GigaOpt high fanout net optimization
[09/04 06:06:40   160s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:06:40   160s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:06:40   160s] #spOpts: mergeVia=F 
[09/04 06:06:43   163s] DEBUG: @coeDRVCandCache::init.
[09/04 06:06:43   163s] +----------+---------+--------+--------+------------+--------+
[09/04 06:06:43   163s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/04 06:06:43   163s] +----------+---------+--------+--------+------------+--------+
[09/04 06:06:43   163s] |    34.11%|        -|   0.100|   0.000|   0:00:00.0| 1547.3M|
[09/04 06:06:43   163s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 06:06:43   163s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 06:06:43   163s] |    34.11%|        -|   0.100|   0.000|   0:00:00.0| 1547.3M|
[09/04 06:06:43   163s] +----------+---------+--------+--------+------------+--------+
[09/04 06:06:43   163s] 
[09/04 06:06:43   163s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1547.3M) ***
[09/04 06:06:43   163s] DEBUG: @coeDRVCandCache::cleanup.
[09/04 06:06:43   163s] End: GigaOpt high fanout net optimization
[09/04 06:06:43   163s] Begin: GigaOpt DRV Optimization
[09/04 06:06:43   163s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[09/04 06:06:43   163s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:06:43   163s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:06:43   163s] #spOpts: mergeVia=F 
[09/04 06:06:44   163s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:06:44   163s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[09/04 06:06:44   163s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:06:44   163s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[09/04 06:06:44   163s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:06:44   163s] DEBUG: @coeDRVCandCache::init.
[09/04 06:06:44   163s] Info: violation cost 836.951904 (cap = 19.208614, tran = 815.743286, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[09/04 06:06:44   163s] |    11   |   297   |     6   |      6  |     0   |     0   |     0   |     0   | 4.07 |          0|          0|          0|  34.11  |            |           |
[09/04 06:06:45   164s] Info: violation cost 0.599000 (cap = 0.000000, tran = 0.599000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 06:06:45   164s] |     1   |    75   |     0   |      0  |     0   |     0   |     0   |     0   | 4.07 |         15|          0|          2|  34.33  |   0:00:01.0|    1547.3M|
[09/04 06:06:45   164s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:06:45   164s] 
[09/04 06:06:45   164s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1547.3M) ***
[09/04 06:06:45   164s] 
[09/04 06:06:45   164s] DEBUG: @coeDRVCandCache::cleanup.
[09/04 06:06:45   164s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[09/04 06:06:45   164s] End: GigaOpt DRV Optimization
[09/04 06:06:45   164s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1405.8M, totSessionCpu=0:02:45 **
[09/04 06:06:45   164s] Begin: GigaOpt Global Optimization
[09/04 06:06:45   164s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[09/04 06:06:45   164s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:06:45   164s] PhyDesignGrid: maxLocalDensity 1.20
[09/04 06:06:45   164s] #spOpts: mergeVia=F 
[09/04 06:06:49   168s] *info: 6 clock nets excluded
[09/04 06:06:49   168s] *info: 2 special nets excluded.
[09/04 06:06:49   168s] *info: 138 no-driver nets excluded.
[09/04 06:06:50   170s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/04 06:06:50   170s] +--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
[09/04 06:06:50   170s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View       |Pathgroup|                     End Point                      |
[09/04 06:06:50   170s] +--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
[09/04 06:06:50   170s] |   0.000|   0.000|    34.33%|   0:00:00.0| 1539.3M|setup_func_analysis_view|       NA| NA                                                 |
[09/04 06:06:50   170s] +--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
[09/04 06:06:50   170s] 
[09/04 06:06:50   170s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1539.3M) ***
[09/04 06:06:50   170s] 
[09/04 06:06:50   170s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1539.3M) ***
[09/04 06:06:50   170s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/04 06:06:50   170s] Global Opt: restore maxLocalDensity to 3.0
[09/04 06:06:50   170s] End: GigaOpt Global Optimization
[09/04 06:06:50   170s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1403.8M, totSessionCpu=0:02:50 **
[09/04 06:06:50   170s] 
[09/04 06:06:50   170s] Active setup views:
[09/04 06:06:50   170s]  setup_func_analysis_view
[09/04 06:06:50   170s]   Dominating endpoints: 0
[09/04 06:06:50   170s]   Dominating TNS: -0.000
[09/04 06:06:50   170s] 
[09/04 06:06:50   170s] *** Timing Is met
[09/04 06:06:50   170s] *** Check timing (0:00:00.0)
[09/04 06:06:50   170s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:06:50   170s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1401.8M, totSessionCpu=0:02:50 **
[09/04 06:06:50   170s] **INFO: Flow update: Design is easy to close.
[09/04 06:06:51   170s] *** Timing Is met
[09/04 06:06:51   170s] *** Check timing (0:00:00.0)
[09/04 06:06:51   170s] *** Timing Is met
[09/04 06:06:51   170s] *** Check timing (0:00:00.0)
[09/04 06:06:51   170s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:06:51   170s] Begin: Area Reclaim Optimization
[09/04 06:06:53   172s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:06:53   172s] #spOpts: mergeVia=F 
[09/04 06:06:53   172s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 34.33
[09/04 06:06:53   172s] +----------+---------+--------+--------+------------+--------+
[09/04 06:06:53   172s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/04 06:06:53   172s] +----------+---------+--------+--------+------------+--------+
[09/04 06:06:53   172s] |    34.33%|        -|   0.000|   0.000|   0:00:00.0| 1541.6M|
[09/04 06:06:53   172s] |    34.33%|        0|   0.000|   0.000|   0:00:00.0| 1543.9M|
[09/04 06:06:53   172s] |    34.31%|        6|   0.000|   0.000|   0:00:00.0| 1543.9M|
[09/04 06:06:53   172s] |    34.31%|        0|   0.000|   0.000|   0:00:00.0| 1543.9M|
[09/04 06:06:53   172s] +----------+---------+--------+--------+------------+--------+
[09/04 06:06:53   172s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 34.31
[09/04 06:06:53   172s] 
[09/04 06:06:53   172s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 6 **
[09/04 06:06:53   172s] --------------------------------------------------------------
[09/04 06:06:53   172s] |                                   | Total     | Sequential |
[09/04 06:06:53   172s] --------------------------------------------------------------
[09/04 06:06:53   172s] | Num insts resized                 |       6  |       0    |
[09/04 06:06:53   172s] | Num insts undone                  |       0  |       0    |
[09/04 06:06:53   172s] | Num insts Downsized               |       6  |       0    |
[09/04 06:06:53   172s] | Num insts Samesized               |       0  |       0    |
[09/04 06:06:53   172s] | Num insts Upsized                 |       0  |       0    |
[09/04 06:06:53   172s] | Num multiple commits+uncommits    |       0  |       -    |
[09/04 06:06:53   172s] --------------------------------------------------------------
[09/04 06:06:53   172s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
[09/04 06:06:53   172s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1410.36M, totSessionCpu=0:02:53).
[09/04 06:06:53   172s] *** Steiner Routed Nets: 1.574%; Threshold: 100; Threshold for Hold: 100
[09/04 06:06:53   172s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 06:06:53   172s] [NR-eagl] Started earlyGlobalRoute kernel
[09/04 06:06:53   172s] [NR-eagl] Initial Peak syMemory usage = 1410.4 MB
[09/04 06:06:53   172s] (I)       Reading DB...
[09/04 06:06:53   172s] (I)       congestionReportName   : 
[09/04 06:06:53   172s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 06:06:53   172s] [NR-eagl] doTrackAssignment      : 1
[09/04 06:06:53   172s] (I)       dumpBookshelfFiles     : 0
[09/04 06:06:53   172s] [NR-eagl] numThreads             : 1
[09/04 06:06:53   172s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 06:06:53   172s] (I)       honorPin               : false
[09/04 06:06:53   172s] (I)       honorPinGuide          : true
[09/04 06:06:53   172s] (I)       honorPartition         : false
[09/04 06:06:53   172s] (I)       allowPartitionCrossover: false
[09/04 06:06:53   172s] (I)       honorSingleEntry       : true
[09/04 06:06:53   172s] (I)       honorSingleEntryStrong : true
[09/04 06:06:53   172s] (I)       handleViaSpacingRule   : false
[09/04 06:06:53   172s] (I)       PDConstraint           : none
[09/04 06:06:53   172s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 06:06:53   172s] (I)       routingEffortLevel     : 3
[09/04 06:06:53   172s] [NR-eagl] minRouteLayer          : 2
[09/04 06:06:53   172s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 06:06:53   172s] (I)       numRowsPerGCell        : 1
[09/04 06:06:53   172s] (I)       speedUpLargeDesign     : 0
[09/04 06:06:53   172s] (I)       speedUpBlkViolationClean: 0
[09/04 06:06:53   172s] (I)       autoGCellMerging       : 1
[09/04 06:06:53   172s] (I)       multiThreadingTA       : 0
[09/04 06:06:53   172s] (I)       punchThroughDistance   : -1
[09/04 06:06:53   172s] (I)       blockedPinEscape       : 0
[09/04 06:06:53   172s] (I)       blkAwareLayerSwitching : 0
[09/04 06:06:53   172s] (I)       betterClockWireModeling: 0
[09/04 06:06:53   172s] (I)       scenicBound            : 1.15
[09/04 06:06:53   172s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 06:06:53   172s] (I)       source-to-sink ratio   : 0.00
[09/04 06:06:53   172s] (I)       targetCongestionRatio  : 1.00
[09/04 06:06:53   172s] (I)       layerCongestionRatio   : 0.70
[09/04 06:06:53   172s] (I)       m1CongestionRatio      : 0.10
[09/04 06:06:53   172s] (I)       m2m3CongestionRatio    : 0.70
[09/04 06:06:53   172s] (I)       pinAccessEffort        : 0.10
[09/04 06:06:53   172s] (I)       localRouteEffort       : 1.00
[09/04 06:06:53   172s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 06:06:53   172s] (I)       supplyScaleFactorH     : 1.00
[09/04 06:06:53   172s] (I)       supplyScaleFactorV     : 1.00
[09/04 06:06:53   172s] (I)       highlight3DOverflowFactor: 0.00
[09/04 06:06:53   172s] (I)       skipTrackCommand             : 
[09/04 06:06:53   172s] (I)       readTROption           : true
[09/04 06:06:53   172s] (I)       extraSpacingBothSide   : false
[09/04 06:06:53   172s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 06:06:53   172s] (I)       routeSelectedNetsOnly  : false
[09/04 06:06:53   172s] (I)       before initializing RouteDB syMemory usage = 1410.4 MB
[09/04 06:06:53   172s] (I)       starting read tracks
[09/04 06:06:53   172s] (I)       build grid graph
[09/04 06:06:53   172s] (I)       build grid graph start
[09/04 06:06:53   172s] [NR-eagl] Layer1 has no routable track
[09/04 06:06:53   172s] [NR-eagl] Layer2 has single uniform track structure
[09/04 06:06:53   172s] [NR-eagl] Layer3 has single uniform track structure
[09/04 06:06:53   172s] [NR-eagl] Layer4 has single uniform track structure
[09/04 06:06:53   172s] [NR-eagl] Layer5 has single uniform track structure
[09/04 06:06:53   172s] [NR-eagl] Layer6 has single uniform track structure
[09/04 06:06:53   172s] (I)       build grid graph end
[09/04 06:06:53   172s] (I)       Layer1   numNetMinLayer=1652
[09/04 06:06:53   172s] (I)       Layer2   numNetMinLayer=0
[09/04 06:06:53   172s] (I)       Layer3   numNetMinLayer=0
[09/04 06:06:53   172s] (I)       Layer4   numNetMinLayer=0
[09/04 06:06:53   172s] (I)       Layer5   numNetMinLayer=0
[09/04 06:06:53   172s] (I)       Layer6   numNetMinLayer=0
[09/04 06:06:53   172s] [NR-eagl] numViaLayers=5
[09/04 06:06:53   172s] (I)       end build via table
[09/04 06:06:53   172s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 06:06:53   172s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 06:06:53   172s] (I)       num ignored nets =0
[09/04 06:06:53   172s] (I)       readDataFromPlaceDB
[09/04 06:06:53   172s] (I)       Read net information..
[09/04 06:06:53   172s] [NR-eagl] Read numTotalNets=1652  numIgnoredNets=0
[09/04 06:06:53   172s] (I)       Read testcase time = 0.000 seconds
[09/04 06:06:53   172s] 
[09/04 06:06:53   172s] (I)       totalGlobalPin=6246, totalPins=6333
[09/04 06:06:53   172s] (I)       Model blockage into capacity
[09/04 06:06:53   172s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 06:06:53   172s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 06:06:53   172s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 06:06:53   172s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 06:06:53   172s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 06:06:53   172s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 06:06:53   172s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 06:06:53   172s] (I)       Modeling time = 0.010 seconds
[09/04 06:06:53   172s] 
[09/04 06:06:53   172s] [NR-eagl] There are 6 clock nets ( 0 with NDR ).
[09/04 06:06:53   172s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1410.4 MB
[09/04 06:06:53   172s] (I)       Layer1  viaCost=300.00
[09/04 06:06:53   172s] (I)       Layer2  viaCost=100.00
[09/04 06:06:53   172s] (I)       Layer3  viaCost=100.00
[09/04 06:06:53   172s] (I)       Layer4  viaCost=100.00
[09/04 06:06:53   172s] (I)       Layer5  viaCost=200.00
[09/04 06:06:53   172s] (I)       ---------------------Grid Graph Info--------------------
[09/04 06:06:53   172s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 06:06:53   172s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 06:06:53   172s] (I)       Site Width          :   820  (dbu)
[09/04 06:06:53   172s] (I)       Row Height          :  5740  (dbu)
[09/04 06:06:53   172s] (I)       GCell Width         :  5740  (dbu)
[09/04 06:06:53   172s] (I)       GCell Height        :  5740  (dbu)
[09/04 06:06:53   172s] (I)       grid                :    84    84     6
[09/04 06:06:53   172s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 06:06:53   172s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 06:06:53   172s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 06:06:53   172s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 06:06:53   172s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 06:06:53   172s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 06:06:53   172s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 06:06:53   172s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 06:06:53   172s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 06:06:53   172s] (I)       --------------------------------------------------------
[09/04 06:06:53   172s] 
[09/04 06:06:53   172s] (I)       After initializing earlyGlobalRoute syMemory usage = 1410.4 MB
[09/04 06:06:53   172s] (I)       Loading and dumping file time : 0.02 seconds
[09/04 06:06:53   172s] (I)       ============= Initialization =============
[09/04 06:06:53   172s] [NR-eagl] EstWL : 15837
[09/04 06:06:53   172s] 
[09/04 06:06:53   172s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 06:06:53   172s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4602
[09/04 06:06:53   172s] (I)       ============  Phase 1a Route ============
[09/04 06:06:53   172s] (I)       Phase 1a runs 0.00 seconds
[09/04 06:06:53   172s] [NR-eagl] Usage: 15837 = (7696 H, 8141 V) = (8.02% H, 8.49% V) = (2.209e+04um H, 2.336e+04um V)
[09/04 06:06:53   172s] [NR-eagl] 
[09/04 06:06:53   172s] (I)       ============  Phase 1b Route ============
[09/04 06:06:53   172s] [NR-eagl] Usage: 15837 = (7696 H, 8141 V) = (8.02% H, 8.49% V) = (2.209e+04um H, 2.336e+04um V)
[09/04 06:06:53   172s] [NR-eagl] 
[09/04 06:06:53   172s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 06:06:53   172s] 
[09/04 06:06:53   172s] (I)       ============  Phase 1c Route ============
[09/04 06:06:53   172s] [NR-eagl] Usage: 15837 = (7696 H, 8141 V) = (8.02% H, 8.49% V) = (2.209e+04um H, 2.336e+04um V)
[09/04 06:06:53   172s] [NR-eagl] 
[09/04 06:06:53   172s] (I)       ============  Phase 1d Route ============
[09/04 06:06:53   172s] [NR-eagl] Usage: 15837 = (7696 H, 8141 V) = (8.02% H, 8.49% V) = (2.209e+04um H, 2.336e+04um V)
[09/04 06:06:53   172s] [NR-eagl] 
[09/04 06:06:53   172s] (I)       ============  Phase 1e Route ============
[09/04 06:06:53   172s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:06:53   172s] [NR-eagl] Usage: 15837 = (7696 H, 8141 V) = (8.02% H, 8.49% V) = (2.209e+04um H, 2.336e+04um V)
[09/04 06:06:53   172s] [NR-eagl] 
[09/04 06:06:53   172s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 06:06:53   172s] 
[09/04 06:06:53   172s] (I)       ============  Phase 1l Route ============
[09/04 06:06:53   172s] (I)       dpBasedLA: time=0.00  totalOF=90594  totalVia=12588  totalWL=15837  total(Via+WL)=28425 
[09/04 06:06:53   172s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/04 06:06:53   172s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 06:06:53   172s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 06:06:53   172s] 
[09/04 06:06:53   172s] (I)       ============= track Assignment ============
[09/04 06:06:53   172s] (I)       extract Global 3D Wires
[09/04 06:06:53   172s] (I)       Extract Global WL : time=0.00
[09/04 06:06:53   172s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 06:06:53   172s] (I)       track assignment initialization runtime=1015 millisecond
[09/04 06:06:53   172s] (I)       #threads=1 for track assignment
[09/04 06:06:53   172s] (I)       track assignment kernel runtime=31747 millisecond
[09/04 06:06:53   172s] (I)       End Greedy Track Assignment
[09/04 06:06:53   172s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6318
[09/04 06:06:53   172s] [NR-eagl] Layer2(METAL2)(V) length: 1.966620e+04um, number of vias: 9086
[09/04 06:06:53   172s] [NR-eagl] Layer3(METAL3)(H) length: 2.149091e+04um, number of vias: 571
[09/04 06:06:53   172s] [NR-eagl] Layer4(METAL4)(V) length: 4.074803e+03um, number of vias: 122
[09/04 06:06:53   172s] [NR-eagl] Layer5(METAL5)(H) length: 1.333523e+03um, number of vias: 39
[09/04 06:06:53   172s] [NR-eagl] Layer6(METAL6)(V) length: 4.104100e+02um, number of vias: 0
[09/04 06:06:53   172s] [NR-eagl] Total length: 4.697585e+04um, number of vias: 16136
[09/04 06:06:53   172s] [NR-eagl] End Peak syMemory usage = 1386.3 MB
[09/04 06:06:53   172s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.11 seconds
[09/04 06:06:53   172s] Extraction called for design 'System_top' of instances=1492 and nets=1790 using extraction engine 'preRoute' .
[09/04 06:06:53   172s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:06:53   172s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:06:53   172s] PreRoute RC Extraction called for design System_top.
[09/04 06:06:53   172s] RC Extraction called in multi-corner(1) mode.
[09/04 06:06:53   172s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:06:53   172s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:06:53   172s] RCMode: PreRoute
[09/04 06:06:53   172s]       RC Corner Indexes            0   
[09/04 06:06:53   172s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:06:53   172s] Resistance Scaling Factor    : 1.00000 
[09/04 06:06:53   172s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:06:53   172s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:06:53   172s] Shrink Factor                : 1.00000
[09/04 06:06:53   172s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 06:06:53   172s] Updating RC grid for preRoute extraction ...
[09/04 06:06:53   172s] Initializing multi-corner resistance tables ...
[09/04 06:06:53   172s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1386.305M)
[09/04 06:06:53   173s] Compute RC Scale Done ...
[09/04 06:06:53   173s] #################################################################################
[09/04 06:06:53   173s] # Design Stage: PreRoute
[09/04 06:06:53   173s] # Design Name: System_top
[09/04 06:06:53   173s] # Design Mode: 90nm
[09/04 06:06:53   173s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:06:53   173s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:06:53   173s] # Signoff Settings: SI Off 
[09/04 06:06:53   173s] #################################################################################
[09/04 06:06:53   173s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 06:06:53   173s] AAE_INFO: 1 threads acquired from CTE.
[09/04 06:06:53   173s] Calculate delays in BcWc mode...
[09/04 06:06:53   173s] Topological Sorting (CPU = 0:00:00.0, MEM = 1424.5M, InitMEM = 1424.5M)
[09/04 06:06:54   173s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:06:54   173s] End delay calculation. (MEM=1450.66 CPU=0:00:00.4 REAL=0:00:01.0)
[09/04 06:06:54   173s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1450.7M) ***
[09/04 06:06:54   173s] Begin: GigaOpt postEco DRV Optimization
[09/04 06:06:54   173s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:06:54   173s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:06:54   173s] Core basic site is TSM130NMMETROSITE
[09/04 06:06:54   173s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:06:55   174s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:06:55   174s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[09/04 06:06:55   174s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:06:55   174s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[09/04 06:06:55   174s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:06:55   174s] DEBUG: @coeDRVCandCache::init.
[09/04 06:06:55   174s] Info: violation cost 0.823084 (cap = 0.000000, tran = 0.823084, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 06:06:55   174s] |     1   |    75   |     0   |      0  |     0   |     0   |     0   |     0   | 4.07 |          0|          0|          0|  34.31  |            |           |
[09/04 06:06:55   174s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 06:06:55   174s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.07 |          0|          0|          1|  34.36  |   0:00:00.0|    1542.2M|
[09/04 06:06:55   174s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 06:06:55   174s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.07 |          0|          0|          0|  34.36  |   0:00:00.0|    1542.2M|
[09/04 06:06:55   174s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:06:55   174s] 
[09/04 06:06:55   174s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1542.2M) ***
[09/04 06:06:55   174s] 
[09/04 06:06:55   174s] *** Starting refinePlace (0:02:54 mem=1578.2M) ***
[09/04 06:06:55   174s] Total net length = 3.841e+04 (1.873e+04 1.968e+04) (ext = 1.588e+03)
[09/04 06:06:55   174s] Starting refinePlace ...
[09/04 06:06:55   174s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:06:55   174s] Move report: legalization moves 24 insts, mean move: 1.93 um, max move: 4.92 um
[09/04 06:06:55   174s] 	Max move on inst (u_REG_FILE/FE_OFC22_SO_1_): (65.60, 103.32) --> (63.55, 106.19)
[09/04 06:06:55   174s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1578.2MB) @(0:02:54 - 0:02:54).
[09/04 06:06:55   174s] Move report: Detail placement moves 24 insts, mean move: 1.93 um, max move: 4.92 um
[09/04 06:06:55   174s] 	Max move on inst (u_REG_FILE/FE_OFC22_SO_1_): (65.60, 103.32) --> (63.55, 106.19)
[09/04 06:06:55   174s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1578.2MB
[09/04 06:06:55   174s] Statistics of distance of Instance movement in refine placement:
[09/04 06:06:55   174s]   maximum (X+Y) =         4.92 um
[09/04 06:06:55   174s]   inst (u_REG_FILE/FE_OFC22_SO_1_) with max move: (65.6, 103.32) -> (63.55, 106.19)
[09/04 06:06:55   174s]   mean    (X+Y) =         1.93 um
[09/04 06:06:55   174s] Summary Report:
[09/04 06:06:55   174s] Instances move: 24 (out of 1492 movable)
[09/04 06:06:55   174s] Mean displacement: 1.93 um
[09/04 06:06:55   174s] Max displacement: 4.92 um (Instance: u_REG_FILE/FE_OFC22_SO_1_) (65.6, 103.32) -> (63.55, 106.19)
[09/04 06:06:55   174s] 	Length: 10 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: BUFX10M
[09/04 06:06:55   174s] Total instances moved : 24
[09/04 06:06:55   174s] Total net length = 3.841e+04 (1.873e+04 1.968e+04) (ext = 1.588e+03)
[09/04 06:06:55   174s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1578.2MB
[09/04 06:06:55   174s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1578.2MB) @(0:02:54 - 0:02:54).
[09/04 06:06:55   174s] *** Finished refinePlace (0:02:54 mem=1578.2M) ***
[09/04 06:06:55   174s] *** maximum move = 4.92 um ***
[09/04 06:06:55   174s] *** Finished re-routing un-routed nets (1578.2M) ***
[09/04 06:06:55   174s] 
[09/04 06:06:55   174s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1578.2M) ***
[09/04 06:06:55   174s] DEBUG: @coeDRVCandCache::cleanup.
[09/04 06:06:55   174s] End: GigaOpt postEco DRV Optimization
[09/04 06:06:55   174s] **INFO: Flow update: Design timing is met.
[09/04 06:06:55   174s] **INFO: Flow update: Design timing is met.
[09/04 06:06:55   174s] **INFO: Flow update: Design timing is met.
[09/04 06:06:55   174s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[09/04 06:06:55   174s] Start to check current routing status for nets...
[09/04 06:06:55   174s] Using hname+ instead name for net compare
[09/04 06:06:55   174s] All nets are already routed correctly.
[09/04 06:06:55   174s] End to check current routing status for nets (mem=1533.9M)
[09/04 06:06:55   174s] Compute RC Scale Done ...
[09/04 06:06:55   174s] **INFO: Flow update: Design timing is met.
[09/04 06:06:55   174s] Extraction called for design 'System_top' of instances=1492 and nets=1790 using extraction engine 'preRoute' .
[09/04 06:06:55   174s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:06:55   174s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:06:55   174s] PreRoute RC Extraction called for design System_top.
[09/04 06:06:55   174s] RC Extraction called in multi-corner(1) mode.
[09/04 06:06:55   174s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:06:55   174s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:06:55   174s] RCMode: PreRoute
[09/04 06:06:55   174s]       RC Corner Indexes            0   
[09/04 06:06:55   174s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:06:55   174s] Resistance Scaling Factor    : 1.00000 
[09/04 06:06:55   174s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:06:55   174s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:06:55   174s] Shrink Factor                : 1.00000
[09/04 06:06:55   174s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 06:06:55   174s] Initializing multi-corner resistance tables ...
[09/04 06:06:55   174s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1509.848M)
[09/04 06:06:55   174s] doiPBLastSyncSlave
[09/04 06:06:55   174s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[09/04 06:06:55   174s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 06:06:55   174s] [PSP] Started earlyGlobalRoute kernel
[09/04 06:06:55   174s] [PSP] Initial Peak syMemory usage = 1509.8 MB
[09/04 06:06:55   174s] (I)       Reading DB...
[09/04 06:06:55   174s] (I)       congestionReportName   : 
[09/04 06:06:55   174s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 06:06:55   174s] [NR-eagl] doTrackAssignment      : 1
[09/04 06:06:55   174s] (I)       dumpBookshelfFiles     : 0
[09/04 06:06:55   174s] [NR-eagl] numThreads             : 1
[09/04 06:06:55   174s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 06:06:55   174s] (I)       honorPin               : false
[09/04 06:06:55   174s] (I)       honorPinGuide          : true
[09/04 06:06:55   174s] (I)       honorPartition         : false
[09/04 06:06:55   174s] (I)       allowPartitionCrossover: false
[09/04 06:06:55   174s] (I)       honorSingleEntry       : true
[09/04 06:06:55   174s] (I)       honorSingleEntryStrong : true
[09/04 06:06:55   174s] (I)       handleViaSpacingRule   : false
[09/04 06:06:55   174s] (I)       PDConstraint           : none
[09/04 06:06:55   174s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 06:06:55   174s] (I)       routingEffortLevel     : 3
[09/04 06:06:55   174s] [NR-eagl] minRouteLayer          : 2
[09/04 06:06:55   174s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 06:06:55   174s] (I)       numRowsPerGCell        : 1
[09/04 06:06:55   174s] (I)       speedUpLargeDesign     : 0
[09/04 06:06:55   174s] (I)       speedUpBlkViolationClean: 0
[09/04 06:06:55   174s] (I)       autoGCellMerging       : 1
[09/04 06:06:55   174s] (I)       multiThreadingTA       : 0
[09/04 06:06:55   174s] (I)       punchThroughDistance   : -1
[09/04 06:06:55   174s] (I)       blockedPinEscape       : 0
[09/04 06:06:55   174s] (I)       blkAwareLayerSwitching : 0
[09/04 06:06:55   174s] (I)       betterClockWireModeling: 0
[09/04 06:06:55   174s] (I)       scenicBound            : 1.15
[09/04 06:06:55   174s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 06:06:55   174s] (I)       source-to-sink ratio   : 0.00
[09/04 06:06:55   174s] (I)       targetCongestionRatio  : 1.00
[09/04 06:06:55   174s] (I)       layerCongestionRatio   : 0.70
[09/04 06:06:55   174s] (I)       m1CongestionRatio      : 0.10
[09/04 06:06:55   174s] (I)       m2m3CongestionRatio    : 0.70
[09/04 06:06:55   174s] (I)       pinAccessEffort        : 0.10
[09/04 06:06:55   174s] (I)       localRouteEffort       : 1.00
[09/04 06:06:55   174s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 06:06:55   174s] (I)       supplyScaleFactorH     : 1.00
[09/04 06:06:55   174s] (I)       supplyScaleFactorV     : 1.00
[09/04 06:06:55   174s] (I)       highlight3DOverflowFactor: 0.00
[09/04 06:06:55   174s] (I)       skipTrackCommand             : 
[09/04 06:06:55   174s] (I)       readTROption           : true
[09/04 06:06:55   174s] (I)       extraSpacingBothSide   : false
[09/04 06:06:55   174s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 06:06:55   174s] (I)       routeSelectedNetsOnly  : false
[09/04 06:06:55   174s] (I)       before initializing RouteDB syMemory usage = 1509.8 MB
[09/04 06:06:55   174s] (I)       starting read tracks
[09/04 06:06:55   174s] (I)       build grid graph
[09/04 06:06:55   174s] (I)       build grid graph start
[09/04 06:06:55   174s] [NR-eagl] Layer1 has no routable track
[09/04 06:06:55   174s] [NR-eagl] Layer2 has single uniform track structure
[09/04 06:06:55   174s] [NR-eagl] Layer3 has single uniform track structure
[09/04 06:06:55   174s] [NR-eagl] Layer4 has single uniform track structure
[09/04 06:06:55   174s] [NR-eagl] Layer5 has single uniform track structure
[09/04 06:06:55   174s] [NR-eagl] Layer6 has single uniform track structure
[09/04 06:06:55   174s] (I)       build grid graph end
[09/04 06:06:55   174s] (I)       Layer1   numNetMinLayer=1652
[09/04 06:06:55   174s] (I)       Layer2   numNetMinLayer=0
[09/04 06:06:55   174s] (I)       Layer3   numNetMinLayer=0
[09/04 06:06:55   174s] (I)       Layer4   numNetMinLayer=0
[09/04 06:06:55   174s] (I)       Layer5   numNetMinLayer=0
[09/04 06:06:55   174s] (I)       Layer6   numNetMinLayer=0
[09/04 06:06:55   174s] [NR-eagl] numViaLayers=5
[09/04 06:06:55   174s] (I)       end build via table
[09/04 06:06:55   174s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 06:06:55   174s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 06:06:55   174s] (I)       num ignored nets =0
[09/04 06:06:55   174s] (I)       readDataFromPlaceDB
[09/04 06:06:55   174s] (I)       Read net information..
[09/04 06:06:55   174s] [NR-eagl] Read numTotalNets=1652  numIgnoredNets=0
[09/04 06:06:55   174s] (I)       Read testcase time = 0.000 seconds
[09/04 06:06:55   174s] 
[09/04 06:06:55   174s] (I)       totalGlobalPin=6256, totalPins=6333
[09/04 06:06:55   174s] (I)       Model blockage into capacity
[09/04 06:06:55   174s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 06:06:55   174s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 06:06:55   174s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 06:06:55   174s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 06:06:55   174s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 06:06:55   174s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 06:06:55   174s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 06:06:55   174s] (I)       Modeling time = 0.000 seconds
[09/04 06:06:55   174s] 
[09/04 06:06:55   174s] [NR-eagl] There are 6 clock nets ( 0 with NDR ).
[09/04 06:06:55   174s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1509.8 MB
[09/04 06:06:55   174s] (I)       Layer1  viaCost=300.00
[09/04 06:06:55   174s] (I)       Layer2  viaCost=100.00
[09/04 06:06:55   174s] (I)       Layer3  viaCost=100.00
[09/04 06:06:55   174s] (I)       Layer4  viaCost=100.00
[09/04 06:06:55   174s] (I)       Layer5  viaCost=200.00
[09/04 06:06:55   174s] (I)       ---------------------Grid Graph Info--------------------
[09/04 06:06:55   174s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 06:06:55   174s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 06:06:55   174s] (I)       Site Width          :   820  (dbu)
[09/04 06:06:55   174s] (I)       Row Height          :  5740  (dbu)
[09/04 06:06:55   174s] (I)       GCell Width         :  5740  (dbu)
[09/04 06:06:55   174s] (I)       GCell Height        :  5740  (dbu)
[09/04 06:06:55   174s] (I)       grid                :    84    84     6
[09/04 06:06:55   174s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 06:06:55   174s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 06:06:55   174s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 06:06:55   174s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 06:06:55   174s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 06:06:55   174s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 06:06:55   174s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 06:06:55   174s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 06:06:55   174s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 06:06:55   174s] (I)       --------------------------------------------------------
[09/04 06:06:55   174s] 
[09/04 06:06:55   174s] (I)       After initializing earlyGlobalRoute syMemory usage = 1509.8 MB
[09/04 06:06:55   174s] (I)       Loading and dumping file time : 0.01 seconds
[09/04 06:06:55   174s] (I)       ============= Initialization =============
[09/04 06:06:55   174s] [NR-eagl] EstWL : 15859
[09/04 06:06:55   174s] 
[09/04 06:06:55   174s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 06:06:55   174s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4608
[09/04 06:06:55   174s] (I)       ============  Phase 1a Route ============
[09/04 06:06:55   174s] (I)       Phase 1a runs 0.00 seconds
[09/04 06:06:55   174s] [NR-eagl] Usage: 15859 = (7710 H, 8149 V) = (8.04% H, 8.49% V) = (2.213e+04um H, 2.339e+04um V)
[09/04 06:06:55   174s] [NR-eagl] 
[09/04 06:06:55   174s] (I)       ============  Phase 1b Route ============
[09/04 06:06:55   174s] [NR-eagl] Usage: 15859 = (7710 H, 8149 V) = (8.04% H, 8.49% V) = (2.213e+04um H, 2.339e+04um V)
[09/04 06:06:55   174s] [NR-eagl] 
[09/04 06:06:55   174s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 06:06:55   174s] 
[09/04 06:06:55   174s] (I)       ============  Phase 1c Route ============
[09/04 06:06:55   174s] [NR-eagl] Usage: 15859 = (7710 H, 8149 V) = (8.04% H, 8.49% V) = (2.213e+04um H, 2.339e+04um V)
[09/04 06:06:55   174s] [NR-eagl] 
[09/04 06:06:55   174s] (I)       ============  Phase 1d Route ============
[09/04 06:06:55   174s] [NR-eagl] Usage: 15859 = (7710 H, 8149 V) = (8.04% H, 8.49% V) = (2.213e+04um H, 2.339e+04um V)
[09/04 06:06:55   174s] [NR-eagl] 
[09/04 06:06:55   174s] (I)       ============  Phase 1e Route ============
[09/04 06:06:55   174s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:06:55   174s] [NR-eagl] Usage: 15859 = (7710 H, 8149 V) = (8.04% H, 8.49% V) = (2.213e+04um H, 2.339e+04um V)
[09/04 06:06:55   174s] [NR-eagl] 
[09/04 06:06:55   174s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 06:06:55   174s] 
[09/04 06:06:55   174s] (I)       ============  Phase 1l Route ============
[09/04 06:06:55   174s] (I)       dpBasedLA: time=0.00  totalOF=88816  totalVia=12607  totalWL=15859  total(Via+WL)=28466 
[09/04 06:06:55   174s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/04 06:06:55   174s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 06:06:55   174s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 06:06:55   174s] 
[09/04 06:06:55   174s] (I)       ============= track Assignment ============
[09/04 06:06:55   174s] (I)       extract Global 3D Wires
[09/04 06:06:55   174s] (I)       Extract Global WL : time=0.00
[09/04 06:06:55   174s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 06:06:55   174s] (I)       track assignment initialization runtime=484 millisecond
[09/04 06:06:55   174s] (I)       #threads=1 for track assignment
[09/04 06:06:55   174s] (I)       track assignment kernel runtime=13545 millisecond
[09/04 06:06:55   174s] (I)       End Greedy Track Assignment
[09/04 06:06:55   174s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6318
[09/04 06:06:55   174s] [NR-eagl] Layer2(METAL2)(V) length: 1.972074e+04um, number of vias: 9109
[09/04 06:06:55   174s] [NR-eagl] Layer3(METAL3)(H) length: 2.162519e+04um, number of vias: 568
[09/04 06:06:55   174s] [NR-eagl] Layer4(METAL4)(V) length: 4.032983e+03um, number of vias: 121
[09/04 06:06:55   174s] [NR-eagl] Layer5(METAL5)(H) length: 1.253368e+03um, number of vias: 41
[09/04 06:06:55   174s] [NR-eagl] Layer6(METAL6)(V) length: 4.296800e+02um, number of vias: 0
[09/04 06:06:55   174s] [NR-eagl] Total length: 4.706196e+04um, number of vias: 16157
[09/04 06:06:55   174s] [NR-eagl] End Peak syMemory usage = 1519.9 MB
[09/04 06:06:55   174s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
[09/04 06:06:55   174s] Extraction called for design 'System_top' of instances=1492 and nets=1790 using extraction engine 'preRoute' .
[09/04 06:06:55   174s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:06:55   174s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:06:55   174s] PreRoute RC Extraction called for design System_top.
[09/04 06:06:55   174s] RC Extraction called in multi-corner(1) mode.
[09/04 06:06:55   174s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:06:55   174s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:06:55   174s] RCMode: PreRoute
[09/04 06:06:55   174s]       RC Corner Indexes            0   
[09/04 06:06:55   174s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:06:55   174s] Resistance Scaling Factor    : 1.00000 
[09/04 06:06:55   174s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:06:55   174s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:06:55   174s] Shrink Factor                : 1.00000
[09/04 06:06:55   174s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 06:06:55   174s] Updating RC grid for preRoute extraction ...
[09/04 06:06:55   174s] Initializing multi-corner resistance tables ...
[09/04 06:06:55   174s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1519.852M)
[09/04 06:06:55   174s] Compute RC Scale Done ...
[09/04 06:06:55   174s] WARN: Correct the flow
[09/04 06:06:55   174s] #################################################################################
[09/04 06:06:55   174s] # Design Stage: PreRoute
[09/04 06:06:55   174s] # Design Name: System_top
[09/04 06:06:55   174s] # Design Mode: 90nm
[09/04 06:06:55   174s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:06:55   174s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:06:55   174s] # Signoff Settings: SI Off 
[09/04 06:06:55   174s] #################################################################################
[09/04 06:06:55   174s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 06:06:55   174s] AAE_INFO: 1 threads acquired from CTE.
[09/04 06:06:55   174s] Calculate delays in BcWc mode...
[09/04 06:06:55   174s] Topological Sorting (CPU = 0:00:00.0, MEM = 1519.9M, InitMEM = 1519.9M)
[09/04 06:06:55   175s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:06:55   175s] End delay calculation. (MEM=1507.89 CPU=0:00:00.1 REAL=0:00:00.0)
[09/04 06:06:55   175s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1507.9M) ***
[09/04 06:06:55   175s] **optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1378.1M, totSessionCpu=0:02:55 **
[09/04 06:06:55   175s] *** Finished optDesign ***
[09/04 06:06:55   175s] 
[09/04 06:06:55   175s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:29.5 real=0:00:29.5)
[09/04 06:06:55   175s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[09/04 06:06:55   175s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.5 real=0:00:05.5)
[09/04 06:06:55   175s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.3 real=0:00:02.3)
[09/04 06:06:55   175s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:03.2 real=0:00:03.2)
[09/04 06:06:55   175s] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/04 06:06:55   175s] Info: pop threads available for lower-level modules during optimization.
[09/04 06:06:55   175s] Deleted 0 physical inst  (cell - / prefix -).
[09/04 06:06:55   175s] *** Starting "NanoPlace(TM) placement v#2 (mem=1378.1M)" ...
[09/04 06:06:55   175s] Summary for sequential cells idenfication: 
[09/04 06:06:55   175s] Identified SBFF number: 146
[09/04 06:06:55   175s] Identified MBFF number: 0
[09/04 06:06:55   175s] Not identified SBFF number: 0
[09/04 06:06:55   175s] Not identified MBFF number: 0
[09/04 06:06:55   175s] Number of sequential cells which are not FFs: 28
[09/04 06:06:55   175s] 
[09/04 06:06:56   176s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.2 mem=1354.0M) ***
[09/04 06:06:57   177s] *** Build Virtual Sizing Timing Model
[09/04 06:06:57   177s] (cpu=0:00:02.0 mem=1354.0M) ***
[09/04 06:06:57   177s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[09/04 06:06:57   177s] #std cell=1492 (0 fixed + 1492 movable) #block=0 (0 floating + 0 preplaced)
[09/04 06:06:57   177s] #ioInst=0 #net=1652 #term=6333 #term/net=3.83, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
[09/04 06:06:57   177s] stdCell: 1492 single + 0 double + 0 multi
[09/04 06:06:57   177s] Total standard cell length = 6.6994 (mm), area = 0.0192 (mm^2)
[09/04 06:06:57   177s] Core basic site is TSM130NMMETROSITE
[09/04 06:06:57   177s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:06:57   177s] Apply auto density screen in pre-place stage.
[09/04 06:06:57   177s] Auto density screen increases utilization from 0.344 to 0.345
[09/04 06:06:57   177s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1354.0M
[09/04 06:06:57   177s] Average module density = 0.345.
[09/04 06:06:57   177s] Density for the design = 0.345.
[09/04 06:06:57   177s]        = stdcell_area 16340 sites (19227 um^2) / alloc_area 47429 sites (55809 um^2).
[09/04 06:06:57   177s] Pin Density = 0.1300.
[09/04 06:06:57   177s]             = total # of pins 6333 / total area 48721.
[09/04 06:06:57   177s] === lastAutoLevel = 8 
[09/04 06:06:57   177s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 06:06:58   177s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 06:06:58   177s] Clock gating cells determined by native netlist tracing.
[09/04 06:06:58   177s] Effort level <high> specified for reg2reg path_group
[09/04 06:06:58   177s] Effort level <high> specified for reg2cgate path_group
[09/04 06:06:58   177s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 06:06:58   178s] nrCritNet: 0.00% ( 0 / 1652 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 06:06:58   178s] nrCritNet: 0.00% ( 0 / 1652 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 06:06:58   178s] Iteration  1: Total net bbox = 3.845e+04 (1.98e+04 1.86e+04)
[09/04 06:06:58   178s]               Est.  stn bbox = 4.710e+04 (2.43e+04 2.28e+04)
[09/04 06:06:58   178s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1378.1M
[09/04 06:06:58   178s] Iteration  8: Total net bbox = 3.513e+04 (1.75e+04 1.77e+04)
[09/04 06:06:58   178s]               Est.  stn bbox = 4.340e+04 (2.18e+04 2.16e+04)
[09/04 06:06:58   178s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1378.1M
[09/04 06:06:59   179s] Iteration  9: Total net bbox = 3.676e+04 (1.80e+04 1.88e+04)
[09/04 06:06:59   179s]               Est.  stn bbox = 4.515e+04 (2.23e+04 2.29e+04)
[09/04 06:06:59   179s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1378.1M
[09/04 06:07:00   179s] Iteration 10: Total net bbox = 3.690e+04 (1.81e+04 1.88e+04)
[09/04 06:07:00   179s]               Est.  stn bbox = 4.531e+04 (2.25e+04 2.28e+04)
[09/04 06:07:00   179s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1378.1M
[09/04 06:07:00   179s] Iteration 11: Total net bbox = 3.972e+04 (2.07e+04 1.90e+04)
[09/04 06:07:00   179s]               Est.  stn bbox = 4.839e+04 (2.52e+04 2.32e+04)
[09/04 06:07:00   179s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1408.1M
[09/04 06:07:00   179s] Iteration 12: Total net bbox = 3.972e+04 (2.07e+04 1.90e+04)
[09/04 06:07:00   179s]               Est.  stn bbox = 4.839e+04 (2.52e+04 2.32e+04)
[09/04 06:07:00   179s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1408.1M
[09/04 06:07:00   179s] *** cost = 3.972e+04 (2.07e+04 1.90e+04) (cpu for global=0:00:02.0) real=0:00:02.0***
[09/04 06:07:00   179s] Info: 4 clock gating cells identified, 4 (on average) moved
[09/04 06:07:00   180s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:07:00   180s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:07:00   180s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:07:00   180s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:07:00   180s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:07:00   180s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:07:00   180s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:07:00   180s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:07:00   180s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[09/04 06:07:00   180s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:07:00   180s] Core Placement runtime cpu: 0:00:01.7 real: 0:00:02.0
[09/04 06:07:00   180s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/04 06:07:00   180s] Type 'man IMPSP-9025' for more detail.
[09/04 06:07:00   180s] #spOpts: mergeVia=F 
[09/04 06:07:00   180s] Core basic site is TSM130NMMETROSITE
[09/04 06:07:00   180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:07:00   180s] *** Starting refinePlace (0:03:00 mem=1312.6M) ***
[09/04 06:07:00   180s] Total net length = 3.972e+04 (2.073e+04 1.899e+04) (ext = 1.571e+03)
[09/04 06:07:00   180s] Starting refinePlace ...
[09/04 06:07:00   180s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:07:00   180s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:07:00   180s] Density distribution unevenness ratio = 28.865%
[09/04 06:07:00   180s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:07:00   180s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1312.6MB) @(0:03:00 - 0:03:00).
[09/04 06:07:00   180s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:07:00   180s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 06:07:00   180s] Placement tweakage begins.
[09/04 06:07:00   180s] wire length = 5.058e+04
[09/04 06:07:00   180s] wire length = 4.792e+04
[09/04 06:07:00   180s] Placement tweakage ends.
[09/04 06:07:00   180s] Move report: tweak moves 107 insts, mean move: 6.83 um, max move: 15.06 um
[09/04 06:07:00   180s] 	Max move on inst (u_REG_FILE/Reg_File_reg[10][7]): (45.16, 161.96) --> (54.78, 167.41)
[09/04 06:07:00   180s] Move report: legalization moves 1491 insts, mean move: 1.67 um, max move: 5.42 um
[09/04 06:07:00   180s] 	Max move on inst (u_REG_FILE/Reg_File_reg[0][2]): (97.80, 186.01) --> (97.58, 180.81)
[09/04 06:07:00   180s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1312.6MB) @(0:03:00 - 0:03:00).
[09/04 06:07:00   180s] Move report: Detail placement moves 1491 insts, mean move: 2.06 um, max move: 16.37 um
[09/04 06:07:00   180s] 	Max move on inst (u_REG_FILE/Reg_File_reg[11][5]): (54.78, 167.41) --> (45.10, 160.72)
[09/04 06:07:00   180s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1312.6MB
[09/04 06:07:00   180s] Statistics of distance of Instance movement in refine placement:
[09/04 06:07:00   180s]   maximum (X+Y) =        16.37 um
[09/04 06:07:00   180s]   inst (u_REG_FILE/Reg_File_reg[11][5]) with max move: (54.777, 167.413) -> (45.1, 160.72)
[09/04 06:07:00   180s]   mean    (X+Y) =         2.06 um
[09/04 06:07:00   180s] Total instances flipped for WireLenOpt: 112
[09/04 06:07:00   180s] Total instances flipped, including legalization: 1
[09/04 06:07:00   180s] Summary Report:
[09/04 06:07:00   180s] Instances move: 1491 (out of 1492 movable)
[09/04 06:07:00   180s] Mean displacement: 2.06 um
[09/04 06:07:00   180s] Max displacement: 16.37 um (Instance: u_REG_FILE/Reg_File_reg[11][5]) (54.777, 167.413) -> (45.1, 160.72)
[09/04 06:07:00   180s] 	Length: 28 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: SDFFRQX1M
[09/04 06:07:00   180s] Total instances moved : 1491
[09/04 06:07:00   180s] Total net length = 3.700e+04 (1.805e+04 1.896e+04) (ext = 1.576e+03)
[09/04 06:07:00   180s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1312.6MB
[09/04 06:07:00   180s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1312.6MB) @(0:03:00 - 0:03:00).
[09/04 06:07:00   180s] *** Finished refinePlace (0:03:00 mem=1312.6M) ***
[09/04 06:07:00   180s] Total net length = 3.697e+04 (1.797e+04 1.899e+04) (ext = 1.580e+03)
[09/04 06:07:00   180s] *** End of Placement (cpu=0:00:05.2, real=0:00:05.0, mem=1312.6M) ***
[09/04 06:07:00   180s] #spOpts: mergeVia=F 
[09/04 06:07:00   180s] Core basic site is TSM130NMMETROSITE
[09/04 06:07:00   180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:07:00   180s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:07:00   180s] Density distribution unevenness ratio = 28.863%
[09/04 06:07:00   180s] *** Free Virtual Timing Model ...(mem=1312.6M)
[09/04 06:07:00   180s] Starting IO pin assignment...
[09/04 06:07:00   180s] Starting congestion repair ...
[09/04 06:07:00   180s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[09/04 06:07:00   180s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 06:07:00   180s] (I)       Reading DB...
[09/04 06:07:00   180s] (I)       congestionReportName   : 
[09/04 06:07:00   180s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 06:07:00   180s] [NR-eagl] doTrackAssignment      : 1
[09/04 06:07:00   180s] (I)       dumpBookshelfFiles     : 0
[09/04 06:07:00   180s] [NR-eagl] numThreads             : 1
[09/04 06:07:00   180s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 06:07:00   180s] (I)       honorPin               : false
[09/04 06:07:00   180s] (I)       honorPinGuide          : true
[09/04 06:07:00   180s] (I)       honorPartition         : false
[09/04 06:07:00   180s] (I)       allowPartitionCrossover: false
[09/04 06:07:00   180s] (I)       honorSingleEntry       : true
[09/04 06:07:00   180s] (I)       honorSingleEntryStrong : true
[09/04 06:07:00   180s] (I)       handleViaSpacingRule   : false
[09/04 06:07:00   180s] (I)       PDConstraint           : none
[09/04 06:07:00   180s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 06:07:00   180s] (I)       routingEffortLevel     : 3
[09/04 06:07:00   180s] [NR-eagl] minRouteLayer          : 2
[09/04 06:07:00   180s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 06:07:00   180s] (I)       numRowsPerGCell        : 1
[09/04 06:07:00   180s] (I)       speedUpLargeDesign     : 0
[09/04 06:07:00   180s] (I)       speedUpBlkViolationClean: 0
[09/04 06:07:00   180s] (I)       autoGCellMerging       : 1
[09/04 06:07:00   180s] (I)       multiThreadingTA       : 0
[09/04 06:07:00   180s] (I)       punchThroughDistance   : -1
[09/04 06:07:00   180s] (I)       blockedPinEscape       : 0
[09/04 06:07:00   180s] (I)       blkAwareLayerSwitching : 0
[09/04 06:07:00   180s] (I)       betterClockWireModeling: 0
[09/04 06:07:00   180s] (I)       scenicBound            : 1.15
[09/04 06:07:00   180s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 06:07:00   180s] (I)       source-to-sink ratio   : 0.00
[09/04 06:07:00   180s] (I)       targetCongestionRatio  : 1.00
[09/04 06:07:00   180s] (I)       layerCongestionRatio   : 0.70
[09/04 06:07:00   180s] (I)       m1CongestionRatio      : 0.10
[09/04 06:07:00   180s] (I)       m2m3CongestionRatio    : 0.70
[09/04 06:07:00   180s] (I)       pinAccessEffort        : 0.10
[09/04 06:07:00   180s] (I)       localRouteEffort       : 1.00
[09/04 06:07:00   180s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 06:07:00   180s] (I)       supplyScaleFactorH     : 1.00
[09/04 06:07:00   180s] (I)       supplyScaleFactorV     : 1.00
[09/04 06:07:00   180s] (I)       highlight3DOverflowFactor: 0.00
[09/04 06:07:00   180s] (I)       skipTrackCommand             : 
[09/04 06:07:00   180s] (I)       readTROption           : true
[09/04 06:07:00   180s] (I)       extraSpacingBothSide   : false
[09/04 06:07:00   180s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 06:07:00   180s] (I)       routeSelectedNetsOnly  : false
[09/04 06:07:00   180s] (I)       before initializing RouteDB syMemory usage = 1312.6 MB
[09/04 06:07:00   180s] (I)       starting read tracks
[09/04 06:07:00   180s] (I)       build grid graph
[09/04 06:07:00   180s] (I)       build grid graph start
[09/04 06:07:00   180s] [NR-eagl] Layer1 has no routable track
[09/04 06:07:00   180s] [NR-eagl] Layer2 has single uniform track structure
[09/04 06:07:00   180s] [NR-eagl] Layer3 has single uniform track structure
[09/04 06:07:00   180s] [NR-eagl] Layer4 has single uniform track structure
[09/04 06:07:00   180s] [NR-eagl] Layer5 has single uniform track structure
[09/04 06:07:00   180s] [NR-eagl] Layer6 has single uniform track structure
[09/04 06:07:00   180s] (I)       build grid graph end
[09/04 06:07:00   180s] (I)       Layer1   numNetMinLayer=1652
[09/04 06:07:00   180s] (I)       Layer2   numNetMinLayer=0
[09/04 06:07:00   180s] (I)       Layer3   numNetMinLayer=0
[09/04 06:07:00   180s] (I)       Layer4   numNetMinLayer=0
[09/04 06:07:00   180s] (I)       Layer5   numNetMinLayer=0
[09/04 06:07:00   180s] (I)       Layer6   numNetMinLayer=0
[09/04 06:07:00   180s] [NR-eagl] numViaLayers=5
[09/04 06:07:00   180s] (I)       end build via table
[09/04 06:07:00   180s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 06:07:00   180s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 06:07:00   180s] (I)       num ignored nets =0
[09/04 06:07:00   180s] (I)       readDataFromPlaceDB
[09/04 06:07:00   180s] (I)       Read net information..
[09/04 06:07:00   180s] [NR-eagl] Read numTotalNets=1652  numIgnoredNets=0
[09/04 06:07:00   180s] (I)       Read testcase time = 0.000 seconds
[09/04 06:07:00   180s] 
[09/04 06:07:00   180s] (I)       totalGlobalPin=6276, totalPins=6333
[09/04 06:07:00   180s] (I)       Model blockage into capacity
[09/04 06:07:00   180s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 06:07:00   180s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 06:07:00   180s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 06:07:00   180s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 06:07:00   180s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 06:07:00   180s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 06:07:00   180s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 06:07:00   180s] (I)       Modeling time = 0.010 seconds
[09/04 06:07:00   180s] 
[09/04 06:07:00   180s] [NR-eagl] There are 6 clock nets ( 0 with NDR ).
[09/04 06:07:00   180s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1312.6 MB
[09/04 06:07:00   180s] (I)       Layer1  viaCost=300.00
[09/04 06:07:00   180s] (I)       Layer2  viaCost=100.00
[09/04 06:07:00   180s] (I)       Layer3  viaCost=100.00
[09/04 06:07:00   180s] (I)       Layer4  viaCost=100.00
[09/04 06:07:00   180s] (I)       Layer5  viaCost=200.00
[09/04 06:07:00   180s] (I)       ---------------------Grid Graph Info--------------------
[09/04 06:07:00   180s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 06:07:00   180s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 06:07:00   180s] (I)       Site Width          :   820  (dbu)
[09/04 06:07:00   180s] (I)       Row Height          :  5740  (dbu)
[09/04 06:07:00   180s] (I)       GCell Width         :  5740  (dbu)
[09/04 06:07:00   180s] (I)       GCell Height        :  5740  (dbu)
[09/04 06:07:00   180s] (I)       grid                :    84    84     6
[09/04 06:07:00   180s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 06:07:00   180s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 06:07:00   180s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 06:07:00   180s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 06:07:00   180s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 06:07:00   180s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 06:07:00   180s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 06:07:00   180s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 06:07:00   180s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 06:07:00   180s] (I)       --------------------------------------------------------
[09/04 06:07:00   180s] 
[09/04 06:07:00   180s] (I)       After initializing earlyGlobalRoute syMemory usage = 1312.6 MB
[09/04 06:07:00   180s] (I)       Loading and dumping file time : 0.03 seconds
[09/04 06:07:00   180s] (I)       ============= Initialization =============
[09/04 06:07:00   180s] [NR-eagl] EstWL : 15917
[09/04 06:07:00   180s] 
[09/04 06:07:00   180s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 06:07:00   180s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4624
[09/04 06:07:00   180s] (I)       ============  Phase 1a Route ============
[09/04 06:07:00   180s] (I)       Phase 1a runs 0.00 seconds
[09/04 06:07:00   180s] [NR-eagl] Usage: 15916 = (7618 H, 8298 V) = (7.94% H, 8.65% V) = (2.186e+04um H, 2.382e+04um V)
[09/04 06:07:00   180s] [NR-eagl] 
[09/04 06:07:00   180s] (I)       ============  Phase 1b Route ============
[09/04 06:07:00   180s] [NR-eagl] Usage: 15916 = (7618 H, 8298 V) = (7.94% H, 8.65% V) = (2.186e+04um H, 2.382e+04um V)
[09/04 06:07:00   180s] [NR-eagl] 
[09/04 06:07:00   180s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.07% V
[09/04 06:07:00   180s] 
[09/04 06:07:00   180s] (I)       ============  Phase 1c Route ============
[09/04 06:07:00   180s] [NR-eagl] Usage: 15916 = (7618 H, 8298 V) = (7.94% H, 8.65% V) = (2.186e+04um H, 2.382e+04um V)
[09/04 06:07:00   180s] [NR-eagl] 
[09/04 06:07:00   180s] (I)       ============  Phase 1d Route ============
[09/04 06:07:00   180s] [NR-eagl] Usage: 15916 = (7618 H, 8298 V) = (7.94% H, 8.65% V) = (2.186e+04um H, 2.382e+04um V)
[09/04 06:07:00   180s] [NR-eagl] 
[09/04 06:07:00   180s] (I)       ============  Phase 1e Route ============
[09/04 06:07:00   180s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:07:00   180s] [NR-eagl] Usage: 15916 = (7618 H, 8298 V) = (7.94% H, 8.65% V) = (2.186e+04um H, 2.382e+04um V)
[09/04 06:07:00   180s] [NR-eagl] 
[09/04 06:07:00   180s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.07% V
[09/04 06:07:00   180s] 
[09/04 06:07:00   180s] (I)       ============  Phase 1l Route ============
[09/04 06:07:00   180s] (I)       dpBasedLA: time=0.00  totalOF=95323  totalVia=12595  totalWL=15916  total(Via+WL)=28511 
[09/04 06:07:00   180s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/04 06:07:00   180s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[09/04 06:07:00   180s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[09/04 06:07:00   180s] 
[09/04 06:07:00   180s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/04 06:07:00   180s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[09/04 06:07:00   180s] 
[09/04 06:07:00   180s] ** np local hotspot detection info verbose **
[09/04 06:07:00   180s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[09/04 06:07:00   180s] 
[09/04 06:07:00   180s] describeCongestion: hCong = 0.00 vCong = 0.00
[09/04 06:07:00   180s] Skipped repairing congestion.
[09/04 06:07:00   180s] (I)       ============= track Assignment ============
[09/04 06:07:00   180s] (I)       extract Global 3D Wires
[09/04 06:07:00   180s] (I)       Extract Global WL : time=0.00
[09/04 06:07:00   180s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 06:07:00   180s] (I)       track assignment initialization runtime=1047 millisecond
[09/04 06:07:00   180s] (I)       #threads=1 for track assignment
[09/04 06:07:00   180s] (I)       track assignment kernel runtime=34466 millisecond
[09/04 06:07:00   180s] (I)       End Greedy Track Assignment
[09/04 06:07:00   180s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6318
[09/04 06:07:00   180s] [NR-eagl] Layer2(METAL2)(V) length: 2.000325e+04um, number of vias: 9055
[09/04 06:07:00   180s] [NR-eagl] Layer3(METAL3)(H) length: 2.103171e+04um, number of vias: 551
[09/04 06:07:00   180s] [NR-eagl] Layer4(METAL4)(V) length: 4.183884e+03um, number of vias: 137
[09/04 06:07:00   180s] [NR-eagl] Layer5(METAL5)(H) length: 1.541188e+03um, number of vias: 36
[09/04 06:07:00   180s] [NR-eagl] Layer6(METAL6)(V) length: 3.733045e+02um, number of vias: 0
[09/04 06:07:00   180s] [NR-eagl] Total length: 4.713334e+04um, number of vias: 16097
[09/04 06:07:00   180s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[09/04 06:07:00   180s] *** Finishing placeDesign concurrent flow ***
[09/04 06:07:00   180s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[09/04 06:07:00   180s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/04 06:07:00   180s] **placeDesign ... cpu = 0: 0:41, real = 0: 0:40, mem = 1312.6M **
[09/04 06:07:00   180s] 
[09/04 06:07:00   180s] *** Summary of all messages that are not suppressed in this session:
[09/04 06:07:00   180s] Severity  ID               Count  Summary                                  
[09/04 06:07:00   180s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[09/04 06:07:00   180s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[09/04 06:07:00   180s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[09/04 06:07:00   180s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[09/04 06:07:00   180s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[09/04 06:07:00   180s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[09/04 06:07:00   180s] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[09/04 06:07:00   180s] *** Message Summary: 36 warning(s), 2 error(s)
[09/04 06:07:00   180s] 
[09/04 06:07:00   180s] <CMD> addTieHiLo -cell TIELOM -prefix LTIE
[09/04 06:07:00   180s] Core basic site is TSM130NMMETROSITE
[09/04 06:07:00   180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:07:00   180s] Options: No distance constraint, No Fan-out constraint.
[09/04 06:07:00   180s]   Deleted 2 logical insts of cell TIELOM with prefix LTIE_
[09/04 06:07:00   180s] Updating RC grid for preRoute extraction ...
[09/04 06:07:00   180s] Initializing multi-corner resistance tables ...
[09/04 06:07:01   180s] Re-routed 2 nets
[09/04 06:07:01   180s] INFO: Total Number of Tie Cells (TIELOM) placed: 2  
[09/04 06:07:01   180s] <CMD> addTieHiLo -cell TIEHIM -prefix HTIE
[09/04 06:07:01   180s] Core basic site is TSM130NMMETROSITE
[09/04 06:07:01   180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:07:01   180s] Options: No distance constraint, No Fan-out constraint.
[09/04 06:07:01   180s]   Deleted 4 logical insts of cell TIEHIM with prefix HTIE_
[09/04 06:07:01   180s] Updating RC grid for preRoute extraction ...
[09/04 06:07:01   180s] Initializing multi-corner resistance tables ...
[09/04 06:07:01   180s] Re-routed 4 nets
[09/04 06:07:01   180s] INFO: Total Number of Tie Cells (TIEHIM) placed: 4  
[09/04 06:07:14   183s] <CMD> setLayerPreference allM0 -isVisible 1
[09/04 06:07:14   183s] <CMD> setLayerPreference allM1Cont -isVisible 1
[09/04 06:07:14   183s] <CMD> setLayerPreference allM1 -isVisible 1
[09/04 06:07:14   183s] <CMD> setLayerPreference allM2Cont -isVisible 1
[09/04 06:07:14   183s] <CMD> setLayerPreference allM2 -isVisible 1
[09/04 06:07:14   183s] <CMD> setLayerPreference allM3Cont -isVisible 1
[09/04 06:07:14   183s] <CMD> setLayerPreference allM3 -isVisible 1
[09/04 06:07:14   183s] <CMD> setLayerPreference allM4Cont -isVisible 1
[09/04 06:07:14   183s] <CMD> setLayerPreference allM4 -isVisible 1
[09/04 06:07:14   183s] <CMD> setLayerPreference allM5Cont -isVisible 1
[09/04 06:07:14   183s] <CMD> setLayerPreference allM5 -isVisible 1
[09/04 06:07:14   183s] <CMD> setLayerPreference allM6Cont -isVisible 1
[09/04 06:07:14   183s] <CMD> setLayerPreference allM6 -isVisible 1
[09/04 06:07:46   188s] <CMD> saveDesign System_top
[09/04 06:07:46   188s] Writing Netlist "System_top.dat/System_top.v.gz" ...
[09/04 06:07:46   188s] Saving AAE Data ...
[09/04 06:07:46   188s] Saving preference file System_top.dat/gui.pref.tcl ...
[09/04 06:07:46   188s] Saving mode setting ...
[09/04 06:07:46   188s] Saving global file ...
[09/04 06:07:46   188s] Saving floorplan file ...
[09/04 06:07:46   188s] Saving Drc markers ...
[09/04 06:07:46   188s] ... No Drc file written since there is no markers found.
[09/04 06:07:46   188s] Saving placement file ...
[09/04 06:07:46   188s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1414.1M) ***
[09/04 06:07:46   188s] Saving route file ...
[09/04 06:07:47   189s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1414.1M) ***
[09/04 06:07:47   189s] Saving DEF file ...
[09/04 06:07:47   189s] Parasitic Data of the design is not saved. Design has not been extracted yet.
[09/04 06:07:47   189s] No integration constraint in the design.
[09/04 06:07:47   189s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top.dat/libs/lib/typ/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib" pointing to "/mnt/hgfs/Joe's_Backend/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib": operation not supported
[09/04 06:07:47   189s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top.dat/libs/lef/tsmc13fsg_6lm_tech.lef" pointing to "/mnt/hgfs/Joe's_Backend/std_cells/lef/tsmc13fsg_6lm_tech.lef": operation not supported
[09/04 06:07:47   189s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top.dat/libs/lef/tsmc13_m_macros.lef" pointing to "/mnt/hgfs/Joe's_Backend/std_cells/lef/tsmc13_m_macros.lef": operation not supported
[09/04 06:07:47   189s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top.dat/libs/lef/SYS_TOP.lef" pointing to "/mnt/hgfs/Joe's_Backend/pnr/SYS_TOP.lef": operation not supported
[09/04 06:07:47   189s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top.dat/libs/mmmc/System_DFT_func.sdc" pointing to "/mnt/hgfs/Joe's_Backend/dft/sdc/System_DFT_func.sdc": operation not supported
[09/04 06:07:47   189s] 'cp: cannot stat `/mnt/hgfs/Joe\'s_Backend/pnr/System_top.dat/libs/mmmc/System_DFT_func.sdc': No such file or directory'.
[09/04 06:07:47   189s] 
[09/04 06:07:47   189s] *** Summary of all messages that are not suppressed in this session:
[09/04 06:07:47   189s] Severity  ID               Count  Summary                                  
[09/04 06:07:47   189s] ERROR     IMPIMEX-10004        5  %s                                       
[09/04 06:07:47   189s] *** Message Summary: 0 warning(s), 5 error(s)
[09/04 06:07:47   189s] 
[09/04 06:09:11   208s] <CMD> saveDesign System_top
[09/04 06:09:11   208s] Writing Netlist "System_top.dat.tmp/System_top.v.gz" ...
[09/04 06:09:11   208s] Saving AAE Data ...
[09/04 06:09:11   208s] Saving preference file System_top.dat.tmp/gui.pref.tcl ...
[09/04 06:09:11   208s] Saving mode setting ...
[09/04 06:09:11   208s] Saving global file ...
[09/04 06:09:11   208s] Saving floorplan file ...
[09/04 06:09:11   208s] Saving Drc markers ...
[09/04 06:09:11   208s] ... No Drc file written since there is no markers found.
[09/04 06:09:11   208s] Saving placement file ...
[09/04 06:09:11   208s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1359.5M) ***
[09/04 06:09:11   208s] Saving route file ...
[09/04 06:09:11   208s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1359.5M) ***
[09/04 06:09:11   208s] Saving DEF file ...
[09/04 06:09:11   208s] Parasitic Data of the design is not saved. Design has not been extracted yet.
[09/04 06:09:11   208s] No integration constraint in the design.
[09/04 06:09:11   208s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top.dat.tmp/libs/lib/typ/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib" pointing to "/mnt/hgfs/Joe's_Backend/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib": operation not supported
[09/04 06:09:11   208s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top.dat.tmp/libs/lef/tsmc13fsg_6lm_tech.lef" pointing to "/mnt/hgfs/Joe's_Backend/std_cells/lef/tsmc13fsg_6lm_tech.lef": operation not supported
[09/04 06:09:11   208s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top.dat.tmp/libs/lef/tsmc13_m_macros.lef" pointing to "/mnt/hgfs/Joe's_Backend/std_cells/lef/tsmc13_m_macros.lef": operation not supported
[09/04 06:09:11   208s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top.dat.tmp/libs/lef/SYS_TOP.lef" pointing to "/mnt/hgfs/Joe's_Backend/pnr/SYS_TOP.lef": operation not supported
[09/04 06:09:11   208s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top.dat.tmp/libs/mmmc/System_DFT_func.sdc" pointing to "/mnt/hgfs/Joe's_Backend/dft/sdc/System_DFT_func.sdc": operation not supported
[09/04 06:09:11   208s] 'cp: cannot stat `/mnt/hgfs/Joe\'s_Backend/pnr/System_top.dat.tmp/libs/mmmc/System_DFT_func.sdc': No such file or directory'.
[09/04 06:09:11   208s] 
[09/04 06:09:11   208s] *** Summary of all messages that are not suppressed in this session:
[09/04 06:09:11   208s] Severity  ID               Count  Summary                                  
[09/04 06:09:11   208s] ERROR     IMPIMEX-10004        5  %s                                       
[09/04 06:09:11   208s] *** Message Summary: 0 warning(s), 5 error(s)
[09/04 06:09:11   208s] 
[09/04 06:13:00   248s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/04 06:13:00   248s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix System_top_preCTS -outDir timingReports
[09/04 06:13:00   248s] Start to check current routing status for nets...
[09/04 06:13:00   248s] Using hname+ instead name for net compare
[09/04 06:13:00   248s] All nets are already routed correctly.
[09/04 06:13:00   248s] End to check current routing status for nets (mem=1360.5M)
[09/04 06:13:00   248s] Extraction called for design 'System_top' of instances=1492 and nets=1790 using extraction engine 'preRoute' .
[09/04 06:13:00   248s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:13:00   248s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:13:00   248s] PreRoute RC Extraction called for design System_top.
[09/04 06:13:00   248s] RC Extraction called in multi-corner(1) mode.
[09/04 06:13:00   248s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:13:00   248s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:13:00   248s] RCMode: PreRoute
[09/04 06:13:00   248s]       RC Corner Indexes            0   
[09/04 06:13:00   248s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:13:00   248s] Resistance Scaling Factor    : 1.00000 
[09/04 06:13:00   248s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:13:00   248s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:13:00   248s] Shrink Factor                : 1.00000
[09/04 06:13:00   248s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 06:13:00   248s] Initializing multi-corner resistance tables ...
[09/04 06:13:00   248s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1360.484M)
[09/04 06:13:00   248s] Effort level <high> specified for reg2reg path_group
[09/04 06:13:00   248s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[09/04 06:13:00   248s] Effort level <high> specified for reg2cgate path_group
[09/04 06:13:00   248s] #################################################################################
[09/04 06:13:00   248s] # Design Stage: PreRoute
[09/04 06:13:00   248s] # Design Name: System_top
[09/04 06:13:00   248s] # Design Mode: 90nm
[09/04 06:13:00   248s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:13:00   248s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:13:00   248s] # Signoff Settings: SI Off 
[09/04 06:13:00   248s] #################################################################################
[09/04 06:13:00   248s] Calculate delays in BcWc mode...
[09/04 06:13:00   248s] Topological Sorting (CPU = 0:00:00.0, MEM = 1384.8M, InitMEM = 1384.8M)
[09/04 06:13:00   248s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:13:00   248s] End delay calculation. (MEM=1436.1 CPU=0:00:00.2 REAL=0:00:00.0)
[09/04 06:13:00   248s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1436.1M) ***
[09/04 06:13:00   248s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:04:08 mem=1436.1M)
[09/04 06:13:01   248s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  4.135  |  4.135  | 17.707  | 19.221  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   445   |   439   |    1    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 34.357%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
Reported timing to dir timingReports
[09/04 06:13:01   248s] Total CPU time: 0.66 sec
[09/04 06:13:01   248s] Total Real time: 1.0 sec
[09/04 06:13:01   248s] Total Memory Usage: 1380.859375 Mbytes
[09/04 06:14:55   268s] <CMD> setCTSMode -specMultiMode true -engine ck -routeClkNet true
[09/04 06:15:13   271s] <CMD> clockDesign -genSpecOnly Clock.ctstch
[09/04 06:15:13   271s] -engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
[09/04 06:15:13   271s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1380.9M **
[09/04 06:15:13   271s] setCTSMode -engine ck -moveGateLimit 25 -routeClkNet true -specMultiMode true
[09/04 06:15:13   271s] **WARN: (IMPCK-7004):	Option '-genSpecOnly' for command 'clockDesign' is obsolete. Use 'createClockTreeSpec' as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use 'createClockTreeSpec'.
[09/04 06:15:13   271s] <clockDesign INFO> clockDesign detects following modes: func_mode cap_mode scan_mode
[09/04 06:15:13   271s] <clockDesign INFO> start CTS under mode: func_mode
[09/04 06:15:13   271s] <clockDesign INFO> set CTS analysis views: setup_func_analysis_view hold_func_analysis_view
[09/04 06:15:13   271s] <clockDesign CMD> set_analysis_view -setup {setup_func_analysis_view hold_func_analysis_view} -hold {setup_func_analysis_view hold_func_analysis_view}
[09/04 06:15:13   271s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:15:13   271s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:15:13   271s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:15:13   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:13   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:13   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:13   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:13   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:13   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:13   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:13   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:13   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:13   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:13   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:13   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:13   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:13   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:13   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:13   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:13   271s] Summary of Active RC-Corners : 
[09/04 06:15:13   271s]  
[09/04 06:15:13   271s]  Analysis View: setup_func_analysis_view
[09/04 06:15:13   271s]     RC-Corner Name        : RCcorner
[09/04 06:15:13   271s]     RC-Corner Index       : 0
[09/04 06:15:13   271s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:13   271s]     RC-Corner Cap Table   : ''
[09/04 06:15:13   271s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:13   271s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:13   271s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:13   271s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:13   271s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:13   271s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:13   271s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:13   271s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:13   271s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:13   271s]  
[09/04 06:15:13   271s]  Analysis View: hold_func_analysis_view
[09/04 06:15:13   271s]     RC-Corner Name        : RCcorner
[09/04 06:15:13   271s]     RC-Corner Index       : 0
[09/04 06:15:13   271s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:13   271s]     RC-Corner Cap Table   : ''
[09/04 06:15:13   271s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:13   271s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:13   271s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:13   271s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:13   271s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:13   271s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:13   271s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:13   271s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:13   271s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:13   271s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[09/04 06:15:13   271s] *Info: initialize multi-corner CTS.
[09/04 06:15:13   271s] Reading timing constraints file '../dft/sdc/System_DFT_func.sdc' ...
[09/04 06:15:13   271s] Current (total cpu=0:04:31, real=0:17:26, peak res=783.6M, current mem=1293.1M)
[09/04 06:15:13   271s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_func.sdc, Line 9).
[09/04 06:15:13   271s] 
[09/04 06:15:13   271s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:13   271s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:13   271s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:13   271s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:13   271s] Number of path exceptions in the constraint file = 2
[09/04 06:15:13   271s] Number of paths exceptions after getting compressed = 2
[09/04 06:15:13   271s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_func.sdc completed, with 1 WARNING
[09/04 06:15:13   271s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_func.sdc : Skipped unsupported command: set_units
[09/04 06:15:13   271s] 
[09/04 06:15:13   271s] 
[09/04 06:15:13   271s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=729.8M, current mem=1305.8M)
[09/04 06:15:13   271s] Current (total cpu=0:04:31, real=0:17:26, peak res=783.6M, current mem=1305.8M)
[09/04 06:15:13   271s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[09/04 06:15:13   271s] Summary for sequential cells idenfication: 
[09/04 06:15:13   271s] Identified SBFF number: 146
[09/04 06:15:13   271s] Identified MBFF number: 0
[09/04 06:15:13   271s] Not identified SBFF number: 0
[09/04 06:15:13   271s] Not identified MBFF number: 0
[09/04 06:15:13   271s] Number of sequential cells which are not FFs: 28
[09/04 06:15:13   271s] 
[09/04 06:15:13   271s] Total number of combinational cells: 433
[09/04 06:15:13   271s] Total number of sequential cells: 174
[09/04 06:15:13   271s] Total number of tristate cells: 10
[09/04 06:15:13   271s] Total number of level shifter cells: 0
[09/04 06:15:13   271s] Total number of power gating cells: 0
[09/04 06:15:13   271s] Total number of isolation cells: 0
[09/04 06:15:13   271s] Total number of power switch cells: 0
[09/04 06:15:13   271s] Total number of pulse generator cells: 0
[09/04 06:15:13   271s] Total number of always on buffers: 0
[09/04 06:15:13   271s] Total number of retention cells: 0
[09/04 06:15:13   271s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:15:13   271s] Total number of usable buffers: 26
[09/04 06:15:13   271s] List of unusable buffers:
[09/04 06:15:13   271s] Total number of unusable buffers: 0
[09/04 06:15:13   271s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:15:13   271s] Total number of usable inverters: 28
[09/04 06:15:13   271s] List of unusable inverters:
[09/04 06:15:13   271s] Total number of unusable inverters: 0
[09/04 06:15:13   271s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:15:13   271s] Total number of identified usable delay cells: 8
[09/04 06:15:13   271s] List of identified unusable delay cells:
[09/04 06:15:13   271s] Total number of identified unusable delay cells: 0
[09/04 06:15:13   271s] <clockDesign CMD> createClockTreeSpec -output Clock.ctstch.func_mode  -views setup_func_analysis_view hold_func_analysis_view -noSpecToMemory
[09/04 06:15:13   271s] Checking spec file integrity...
[09/04 06:15:13   271s] 
[09/04 06:15:13   271s] ******* createClockTreeSpec begin *******
[09/04 06:15:13   271s] Options:  -output Clock.ctstch.func_mode -views setup_func_analysis_view hold_func_analysis_view -noSpecToMemory 
[09/04 06:15:13   271s] New Clock Spec Generation is ON.
[09/04 06:15:13   271s] New CTE tracing is ON.
[09/04 06:15:13   271s] Handle Multi Mode on mixed active views: hold_func_analysis_view setup_func_analysis_view.
[09/04 06:15:13   271s] Message <TA-146> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[09/04 06:15:13   271s] Message <TA-112> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[09/04 06:15:13   271s] Message <TA-114> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[09/04 06:15:13   271s] Message <TA-113> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[09/04 06:15:14   271s] *Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
[09/04 06:15:14   271s] INFO: Include DontTouch Net from EDI DB.
[09/04 06:15:14   271s] Total 2 clock roots are extracted.
[09/04 06:15:14   271s] *** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:01.0, mem=1329.7M) ***
[09/04 06:15:14   271s] <clockDesign INFO> start CTS under mode: cap_mode
[09/04 06:15:14   271s] <clockDesign INFO> set CTS analysis views: setup_cap_analysis_view hold_cap_analysis_view
[09/04 06:15:14   271s] <clockDesign CMD> set_analysis_view -setup {setup_cap_analysis_view hold_cap_analysis_view} -hold {setup_cap_analysis_view hold_cap_analysis_view}
[09/04 06:15:14   271s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:15:14   271s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:15:14   271s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   271s] Summary of Active RC-Corners : 
[09/04 06:15:14   271s]  
[09/04 06:15:14   271s]  Analysis View: setup_cap_analysis_view
[09/04 06:15:14   271s]     RC-Corner Name        : RCcorner
[09/04 06:15:14   271s]     RC-Corner Index       : 0
[09/04 06:15:14   271s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:14   271s]     RC-Corner Cap Table   : ''
[09/04 06:15:14   271s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:14   271s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:14   271s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:14   271s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:14   271s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:14   271s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   271s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   271s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:14   271s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:14   271s]  
[09/04 06:15:14   271s]  Analysis View: hold_cap_analysis_view
[09/04 06:15:14   271s]     RC-Corner Name        : RCcorner
[09/04 06:15:14   271s]     RC-Corner Index       : 0
[09/04 06:15:14   271s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:14   271s]     RC-Corner Cap Table   : ''
[09/04 06:15:14   271s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:14   271s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:14   271s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:14   271s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:14   271s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:14   271s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   271s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   271s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:14   271s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:14   271s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[09/04 06:15:14   271s] *Info: initialize multi-corner CTS.
[09/04 06:15:14   271s] Reading timing constraints file '../dft/sdc/System_DFT_capture.sdc' ...
[09/04 06:15:14   271s] Current (total cpu=0:04:31, real=0:17:27, peak res=783.6M, current mem=1292.8M)
[09/04 06:15:14   271s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_capture.sdc, Line 9).
[09/04 06:15:14   271s] 
[09/04 06:15:14   271s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:14   271s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:14   271s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:14   271s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:14   271s] Number of path exceptions in the constraint file = 2
[09/04 06:15:14   271s] Number of paths exceptions after getting compressed = 2
[09/04 06:15:14   271s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_capture.sdc completed, with 1 WARNING
[09/04 06:15:14   271s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_capture.sdc : Skipped unsupported command: set_units
[09/04 06:15:14   271s] 
[09/04 06:15:14   271s] 
[09/04 06:15:14   271s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=731.2M, current mem=1305.5M)
[09/04 06:15:14   271s] Current (total cpu=0:04:31, real=0:17:27, peak res=783.6M, current mem=1305.5M)
[09/04 06:15:14   271s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[09/04 06:15:14   271s] Summary for sequential cells idenfication: 
[09/04 06:15:14   271s] Identified SBFF number: 146
[09/04 06:15:14   271s] Identified MBFF number: 0
[09/04 06:15:14   271s] Not identified SBFF number: 0
[09/04 06:15:14   271s] Not identified MBFF number: 0
[09/04 06:15:14   271s] Number of sequential cells which are not FFs: 28
[09/04 06:15:14   271s] 
[09/04 06:15:14   271s] Total number of combinational cells: 433
[09/04 06:15:14   271s] Total number of sequential cells: 174
[09/04 06:15:14   271s] Total number of tristate cells: 10
[09/04 06:15:14   271s] Total number of level shifter cells: 0
[09/04 06:15:14   271s] Total number of power gating cells: 0
[09/04 06:15:14   271s] Total number of isolation cells: 0
[09/04 06:15:14   271s] Total number of power switch cells: 0
[09/04 06:15:14   271s] Total number of pulse generator cells: 0
[09/04 06:15:14   271s] Total number of always on buffers: 0
[09/04 06:15:14   271s] Total number of retention cells: 0
[09/04 06:15:14   271s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:15:14   271s] Total number of usable buffers: 26
[09/04 06:15:14   271s] List of unusable buffers:
[09/04 06:15:14   271s] Total number of unusable buffers: 0
[09/04 06:15:14   271s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:15:14   271s] Total number of usable inverters: 28
[09/04 06:15:14   271s] List of unusable inverters:
[09/04 06:15:14   271s] Total number of unusable inverters: 0
[09/04 06:15:14   271s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:15:14   271s] Total number of identified usable delay cells: 8
[09/04 06:15:14   271s] List of identified unusable delay cells:
[09/04 06:15:14   271s] Total number of identified unusable delay cells: 0
[09/04 06:15:14   271s] <clockDesign CMD> createClockTreeSpec -output Clock.ctstch.cap_mode  -views setup_cap_analysis_view hold_cap_analysis_view -noSpecToMemory
[09/04 06:15:14   271s] Checking spec file integrity...
[09/04 06:15:14   271s] 
[09/04 06:15:14   271s] ******* createClockTreeSpec begin *******
[09/04 06:15:14   271s] Options:  -output Clock.ctstch.cap_mode -views setup_cap_analysis_view hold_cap_analysis_view -noSpecToMemory 
[09/04 06:15:14   271s] New Clock Spec Generation is ON.
[09/04 06:15:14   271s] New CTE tracing is ON.
[09/04 06:15:14   271s] Handle Multi Mode on mixed active views: hold_cap_analysis_view setup_cap_analysis_view.
[09/04 06:15:14   271s] *Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
[09/04 06:15:14   271s] INFO: Include DontTouch Net from EDI DB.
[09/04 06:15:14   271s] **WARN: (IMPCK-3179):	Clock REF_CLK does not have any sync pin based on clock tree spec file and CTS tracing algorithm. Please check your spec file to see if AutoCTSRootPin is correctly set, and, if any LeafPin/ThroughPin is left undefined for the clock tree.
[09/04 06:15:14   271s] Cannot trace clock REF_CLK, remove from CTS list!
[09/04 06:15:14   271s] Total 1 clock roots are extracted.
[09/04 06:15:14   271s] *** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=1328.9M) ***
[09/04 06:15:14   271s] <clockDesign INFO> start CTS under mode: scan_mode
[09/04 06:15:14   271s] <clockDesign INFO> set CTS analysis views: setup_scan_analysis_view hold_scan_analysis_view
[09/04 06:15:14   271s] <clockDesign CMD> set_analysis_view -setup {setup_scan_analysis_view hold_scan_analysis_view} -hold {setup_scan_analysis_view hold_scan_analysis_view}
[09/04 06:15:14   271s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:15:14   271s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:15:14   271s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   271s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   271s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   271s] Summary of Active RC-Corners : 
[09/04 06:15:14   271s]  
[09/04 06:15:14   271s]  Analysis View: setup_scan_analysis_view
[09/04 06:15:14   271s]     RC-Corner Name        : RCcorner
[09/04 06:15:14   271s]     RC-Corner Index       : 0
[09/04 06:15:14   271s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:14   271s]     RC-Corner Cap Table   : ''
[09/04 06:15:14   271s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:14   271s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:14   271s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:14   271s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:14   271s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:14   271s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   271s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   271s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:14   271s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:14   271s]  
[09/04 06:15:14   271s]  Analysis View: hold_scan_analysis_view
[09/04 06:15:14   271s]     RC-Corner Name        : RCcorner
[09/04 06:15:14   271s]     RC-Corner Index       : 0
[09/04 06:15:14   271s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:14   271s]     RC-Corner Cap Table   : ''
[09/04 06:15:14   271s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:14   271s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:14   271s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:14   271s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:14   271s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:14   271s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   271s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   271s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:14   271s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:14   271s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[09/04 06:15:14   271s] *Info: initialize multi-corner CTS.
[09/04 06:15:14   272s] Reading timing constraints file '../dft/sdc/System_DFT_scan.sdc' ...
[09/04 06:15:14   272s] Current (total cpu=0:04:32, real=0:17:27, peak res=783.6M, current mem=1292.8M)
[09/04 06:15:14   272s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_scan.sdc, Line 9).
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:15:14   272s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:15:14   272s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:15:14   272s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:15:14   272s] Number of path exceptions in the constraint file = 2
[09/04 06:15:14   272s] Number of paths exceptions after getting compressed = 2
[09/04 06:15:14   272s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_scan.sdc completed, with 1 WARNING
[09/04 06:15:14   272s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_scan.sdc : Skipped unsupported command: set_units
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=731.6M, current mem=1305.5M)
[09/04 06:15:14   272s] Current (total cpu=0:04:32, real=0:17:27, peak res=783.6M, current mem=1305.5M)
[09/04 06:15:14   272s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[09/04 06:15:14   272s] Summary for sequential cells idenfication: 
[09/04 06:15:14   272s] Identified SBFF number: 146
[09/04 06:15:14   272s] Identified MBFF number: 0
[09/04 06:15:14   272s] Not identified SBFF number: 0
[09/04 06:15:14   272s] Not identified MBFF number: 0
[09/04 06:15:14   272s] Number of sequential cells which are not FFs: 28
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] Total number of combinational cells: 433
[09/04 06:15:14   272s] Total number of sequential cells: 174
[09/04 06:15:14   272s] Total number of tristate cells: 10
[09/04 06:15:14   272s] Total number of level shifter cells: 0
[09/04 06:15:14   272s] Total number of power gating cells: 0
[09/04 06:15:14   272s] Total number of isolation cells: 0
[09/04 06:15:14   272s] Total number of power switch cells: 0
[09/04 06:15:14   272s] Total number of pulse generator cells: 0
[09/04 06:15:14   272s] Total number of always on buffers: 0
[09/04 06:15:14   272s] Total number of retention cells: 0
[09/04 06:15:14   272s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:15:14   272s] Total number of usable buffers: 26
[09/04 06:15:14   272s] List of unusable buffers:
[09/04 06:15:14   272s] Total number of unusable buffers: 0
[09/04 06:15:14   272s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:15:14   272s] Total number of usable inverters: 28
[09/04 06:15:14   272s] List of unusable inverters:
[09/04 06:15:14   272s] Total number of unusable inverters: 0
[09/04 06:15:14   272s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:15:14   272s] Total number of identified usable delay cells: 8
[09/04 06:15:14   272s] List of identified unusable delay cells:
[09/04 06:15:14   272s] Total number of identified unusable delay cells: 0
[09/04 06:15:14   272s] <clockDesign CMD> createClockTreeSpec -output Clock.ctstch.scan_mode  -views setup_scan_analysis_view hold_scan_analysis_view -noSpecToMemory
[09/04 06:15:14   272s] Checking spec file integrity...
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] ******* createClockTreeSpec begin *******
[09/04 06:15:14   272s] Options:  -output Clock.ctstch.scan_mode -views setup_scan_analysis_view hold_scan_analysis_view -noSpecToMemory 
[09/04 06:15:14   272s] New Clock Spec Generation is ON.
[09/04 06:15:14   272s] New CTE tracing is ON.
[09/04 06:15:14   272s] Handle Multi Mode on mixed active views: hold_scan_analysis_view setup_scan_analysis_view.
[09/04 06:15:14   272s] *Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
[09/04 06:15:14   272s] INFO: Include DontTouch Net from EDI DB.
[09/04 06:15:14   272s] **WARN: (IMPCK-3179):	Clock REF_CLK does not have any sync pin based on clock tree spec file and CTS tracing algorithm. Please check your spec file to see if AutoCTSRootPin is correctly set, and, if any LeafPin/ThroughPin is left undefined for the clock tree.
[09/04 06:15:14   272s] Cannot trace clock REF_CLK, remove from CTS list!
[09/04 06:15:14   272s] Total 1 clock roots are extracted.
[09/04 06:15:14   272s] *** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=1328.9M) ***
[09/04 06:15:14   272s] <clockDesign CMD> set_analysis_view -setup {setup_func_analysis_view setup_cap_analysis_view setup_scan_analysis_view} -hold {hold_func_analysis_view hold_cap_analysis_view hold_scan_analysis_view}
[09/04 06:15:14   272s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:15:14   272s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:15:14   272s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:15:14   272s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   272s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   272s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   272s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   272s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   272s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   272s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   272s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   272s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:14   272s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:14   272s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   272s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:14   272s] **WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
[09/04 06:15:14   272s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:15:14   272s] Summary of Active RC-Corners : 
[09/04 06:15:14   272s]  
[09/04 06:15:14   272s]  Analysis View: setup_func_analysis_view
[09/04 06:15:14   272s]     RC-Corner Name        : RCcorner
[09/04 06:15:14   272s]     RC-Corner Index       : 0
[09/04 06:15:14   272s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:14   272s]     RC-Corner Cap Table   : ''
[09/04 06:15:14   272s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:14   272s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:14   272s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   272s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   272s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:14   272s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:14   272s]  
[09/04 06:15:14   272s]  Analysis View: setup_cap_analysis_view
[09/04 06:15:14   272s]     RC-Corner Name        : RCcorner
[09/04 06:15:14   272s]     RC-Corner Index       : 0
[09/04 06:15:14   272s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:14   272s]     RC-Corner Cap Table   : ''
[09/04 06:15:14   272s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:14   272s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:14   272s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   272s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   272s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:14   272s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:14   272s]  
[09/04 06:15:14   272s]  Analysis View: setup_scan_analysis_view
[09/04 06:15:14   272s]     RC-Corner Name        : RCcorner
[09/04 06:15:14   272s]     RC-Corner Index       : 0
[09/04 06:15:14   272s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:14   272s]     RC-Corner Cap Table   : ''
[09/04 06:15:14   272s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:14   272s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:14   272s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   272s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   272s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:14   272s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:14   272s]  
[09/04 06:15:14   272s]  Analysis View: hold_func_analysis_view
[09/04 06:15:14   272s]     RC-Corner Name        : RCcorner
[09/04 06:15:14   272s]     RC-Corner Index       : 0
[09/04 06:15:14   272s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:14   272s]     RC-Corner Cap Table   : ''
[09/04 06:15:14   272s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:14   272s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:14   272s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   272s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   272s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:14   272s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:14   272s]  
[09/04 06:15:14   272s]  Analysis View: hold_cap_analysis_view
[09/04 06:15:14   272s]     RC-Corner Name        : RCcorner
[09/04 06:15:14   272s]     RC-Corner Index       : 0
[09/04 06:15:14   272s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:14   272s]     RC-Corner Cap Table   : ''
[09/04 06:15:14   272s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:14   272s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:14   272s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   272s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   272s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:14   272s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:14   272s]  
[09/04 06:15:14   272s]  Analysis View: hold_scan_analysis_view
[09/04 06:15:14   272s]     RC-Corner Name        : RCcorner
[09/04 06:15:14   272s]     RC-Corner Index       : 0
[09/04 06:15:14   272s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:14   272s]     RC-Corner Cap Table   : ''
[09/04 06:15:14   272s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:14   272s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:14   272s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:14   272s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   272s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:14   272s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:14   272s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:14   272s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[09/04 06:15:14   272s] *Info: initialize multi-corner CTS.
[09/04 06:15:14   272s] Reading timing constraints file '../dft/sdc/System_DFT_capture.sdc' ...
[09/04 06:15:14   272s] Current (total cpu=0:04:32, real=0:17:27, peak res=783.6M, current mem=1293.3M)
[09/04 06:15:14   272s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_capture.sdc, Line 9).
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:14   272s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:14   272s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:14   272s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:14   272s] Number of path exceptions in the constraint file = 2
[09/04 06:15:14   272s] Number of paths exceptions after getting compressed = 2
[09/04 06:15:14   272s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_capture.sdc completed, with 1 WARNING
[09/04 06:15:14   272s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_capture.sdc : Skipped unsupported command: set_units
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=732.4M, current mem=1306.0M)
[09/04 06:15:14   272s] Current (total cpu=0:04:32, real=0:17:27, peak res=783.6M, current mem=1306.0M)
[09/04 06:15:14   272s] Reading timing constraints file '../dft/sdc/System_DFT_func.sdc' ...
[09/04 06:15:14   272s] Current (total cpu=0:04:32, real=0:17:27, peak res=783.6M, current mem=1306.0M)
[09/04 06:15:14   272s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_func.sdc, Line 9).
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:14   272s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:14   272s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:14   272s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:14   272s] Number of path exceptions in the constraint file = 2
[09/04 06:15:14   272s] Number of paths exceptions after getting compressed = 2
[09/04 06:15:14   272s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_func.sdc completed, with 1 WARNING
[09/04 06:15:14   272s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_func.sdc : Skipped unsupported command: set_units
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=732.7M, current mem=1306.0M)
[09/04 06:15:14   272s] Current (total cpu=0:04:32, real=0:17:27, peak res=783.6M, current mem=1306.0M)
[09/04 06:15:14   272s] Reading timing constraints file '../dft/sdc/System_DFT_scan.sdc' ...
[09/04 06:15:14   272s] Current (total cpu=0:04:32, real=0:17:27, peak res=783.6M, current mem=1306.0M)
[09/04 06:15:14   272s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_scan.sdc, Line 9).
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[09/04 06:15:14   272s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:15:14   272s] Number of path exceptions in the constraint file = 2
[09/04 06:15:14   272s] Number of paths exceptions after getting compressed = 2
[09/04 06:15:14   272s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_scan.sdc completed, with 1 WARNING
[09/04 06:15:14   272s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_scan.sdc : Skipped unsupported command: set_units
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] 
[09/04 06:15:14   272s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=733.0M, current mem=1306.0M)
[09/04 06:15:15   272s] Current (total cpu=0:04:32, real=0:17:28, peak res=783.6M, current mem=1306.0M)
[09/04 06:15:15   272s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[09/04 06:15:15   272s] Summary for sequential cells idenfication: 
[09/04 06:15:15   272s] Identified SBFF number: 146
[09/04 06:15:15   272s] Identified MBFF number: 0
[09/04 06:15:15   272s] Not identified SBFF number: 0
[09/04 06:15:15   272s] Not identified MBFF number: 0
[09/04 06:15:15   272s] Number of sequential cells which are not FFs: 28
[09/04 06:15:15   272s] 
[09/04 06:15:15   272s] Total number of combinational cells: 433
[09/04 06:15:15   272s] Total number of sequential cells: 174
[09/04 06:15:15   272s] Total number of tristate cells: 10
[09/04 06:15:15   272s] Total number of level shifter cells: 0
[09/04 06:15:15   272s] Total number of power gating cells: 0
[09/04 06:15:15   272s] Total number of isolation cells: 0
[09/04 06:15:15   272s] Total number of power switch cells: 0
[09/04 06:15:15   272s] Total number of pulse generator cells: 0
[09/04 06:15:15   272s] Total number of always on buffers: 0
[09/04 06:15:15   272s] Total number of retention cells: 0
[09/04 06:15:15   272s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:15:15   272s] Total number of usable buffers: 26
[09/04 06:15:15   272s] List of unusable buffers:
[09/04 06:15:15   272s] Total number of unusable buffers: 0
[09/04 06:15:15   272s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:15:15   272s] Total number of usable inverters: 28
[09/04 06:15:15   272s] List of unusable inverters:
[09/04 06:15:15   272s] Total number of unusable inverters: 0
[09/04 06:15:15   272s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:15:15   272s] Total number of identified usable delay cells: 8
[09/04 06:15:15   272s] List of identified unusable delay cells:
[09/04 06:15:15   272s] Total number of identified unusable delay cells: 0
[09/04 06:15:15   272s] **clockDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1306.0M **
[09/04 06:15:15   272s] 
[09/04 06:15:15   272s] *** Summary of all messages that are not suppressed in this session:
[09/04 06:15:15   272s] Severity  ID               Count  Summary                                  
[09/04 06:15:15   272s] WARNING   IMPEXT-2766         24  The sheet resistance for layer %s is not...
[09/04 06:15:15   272s] WARNING   IMPEXT-2773          4  The via resistance between layers %s and...
[09/04 06:15:15   272s] WARNING   IMPEXT-2776         20  The via resistance between layers %s and...
[09/04 06:15:15   272s] WARNING   IMPCK-3179           2  Clock %s does not have any sync pin base...
[09/04 06:15:15   272s] WARNING   IMPCK-7004           1  Option '%s' for command '%s' is obsolete...
[09/04 06:15:15   272s] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[09/04 06:15:15   272s] *** Message Summary: 75 warning(s), 0 error(s)
[09/04 06:15:15   272s] 
[09/04 06:15:35   276s] <CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
[09/04 06:15:35   276s] -engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
[09/04 06:15:35   276s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1306.0M **
[09/04 06:15:35   276s] setCTSMode -engine ck -moveGateLimit 25 -routeClkNet true -specMultiMode true
[09/04 06:15:35   276s] <clockDesign CMD> cleanupSpecifyClockTree
[09/04 06:15:35   276s] <clockDesign INFO> clockDesign detects following modes: func_mode cap_mode scan_mode
[09/04 06:15:35   276s] <clockDesign INFO> start CTS under mode: func_mode
[09/04 06:15:35   276s] <clockDesign INFO> set CTS analysis views: setup_func_analysis_view hold_func_analysis_view
[09/04 06:15:35   276s] <clockDesign CMD> set_analysis_view -setup {setup_func_analysis_view hold_func_analysis_view} -hold {setup_func_analysis_view hold_func_analysis_view}
[09/04 06:15:35   276s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:15:35   276s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:15:35   276s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:15:35   276s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:35   276s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:35   276s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:35   276s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:35   276s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:35   276s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:35   276s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:35   276s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:35   276s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:35   276s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:35   276s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:35   276s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:35   276s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:35   276s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:35   276s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:35   276s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:35   276s] Summary of Active RC-Corners : 
[09/04 06:15:35   276s]  
[09/04 06:15:35   276s]  Analysis View: setup_func_analysis_view
[09/04 06:15:35   276s]     RC-Corner Name        : RCcorner
[09/04 06:15:35   276s]     RC-Corner Index       : 0
[09/04 06:15:35   276s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:35   276s]     RC-Corner Cap Table   : ''
[09/04 06:15:35   276s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:35   276s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:35   276s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:35   276s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:35   276s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:35   276s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:35   276s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:35   276s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:35   276s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:35   276s]  
[09/04 06:15:35   276s]  Analysis View: hold_func_analysis_view
[09/04 06:15:35   276s]     RC-Corner Name        : RCcorner
[09/04 06:15:35   276s]     RC-Corner Index       : 0
[09/04 06:15:35   276s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:35   276s]     RC-Corner Cap Table   : ''
[09/04 06:15:35   276s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:35   276s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:35   276s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:35   276s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:35   276s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:35   276s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:35   276s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:35   276s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:35   276s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:35   276s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[09/04 06:15:35   276s] *Info: initialize multi-corner CTS.
[09/04 06:15:35   276s] Reading timing constraints file '../dft/sdc/System_DFT_func.sdc' ...
[09/04 06:15:35   276s] Current (total cpu=0:04:36, real=0:17:48, peak res=783.6M, current mem=1293.3M)
[09/04 06:15:35   276s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_func.sdc, Line 9).
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:35   276s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:35   276s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:35   276s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:35   276s] Number of path exceptions in the constraint file = 2
[09/04 06:15:35   276s] Number of paths exceptions after getting compressed = 2
[09/04 06:15:35   276s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_func.sdc completed, with 1 WARNING
[09/04 06:15:35   276s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_func.sdc : Skipped unsupported command: set_units
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=733.2M, current mem=1306.0M)
[09/04 06:15:35   276s] Current (total cpu=0:04:36, real=0:17:48, peak res=783.6M, current mem=1306.0M)
[09/04 06:15:35   276s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[09/04 06:15:35   276s] Summary for sequential cells idenfication: 
[09/04 06:15:35   276s] Identified SBFF number: 146
[09/04 06:15:35   276s] Identified MBFF number: 0
[09/04 06:15:35   276s] Not identified SBFF number: 0
[09/04 06:15:35   276s] Not identified MBFF number: 0
[09/04 06:15:35   276s] Number of sequential cells which are not FFs: 28
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Total number of combinational cells: 433
[09/04 06:15:35   276s] Total number of sequential cells: 174
[09/04 06:15:35   276s] Total number of tristate cells: 10
[09/04 06:15:35   276s] Total number of level shifter cells: 0
[09/04 06:15:35   276s] Total number of power gating cells: 0
[09/04 06:15:35   276s] Total number of isolation cells: 0
[09/04 06:15:35   276s] Total number of power switch cells: 0
[09/04 06:15:35   276s] Total number of pulse generator cells: 0
[09/04 06:15:35   276s] Total number of always on buffers: 0
[09/04 06:15:35   276s] Total number of retention cells: 0
[09/04 06:15:35   276s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:15:35   276s] Total number of usable buffers: 26
[09/04 06:15:35   276s] List of unusable buffers:
[09/04 06:15:35   276s] Total number of unusable buffers: 0
[09/04 06:15:35   276s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:15:35   276s] Total number of usable inverters: 28
[09/04 06:15:35   276s] List of unusable inverters:
[09/04 06:15:35   276s] Total number of unusable inverters: 0
[09/04 06:15:35   276s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:15:35   276s] Total number of identified usable delay cells: 8
[09/04 06:15:35   276s] List of identified unusable delay cells:
[09/04 06:15:35   276s] Total number of identified unusable delay cells: 0
[09/04 06:15:35   276s] <clockDesign CMD> specifyClockTree -file Clock.ctstch.func_mode
[09/04 06:15:35   276s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:15:35   276s] Checking spec file integrity...
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Reading clock tree spec file 'Clock.ctstch.func_mode' ...
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] RouteType               : FE_CTS_DEFAULT
[09/04 06:15:35   276s] PreferredExtraSpace     : 1
[09/04 06:15:35   276s] Shield                  : NONE
[09/04 06:15:35   276s] PreferLayer             : M3 M4 
[09/04 06:15:35   276s] RC Information for View setup_func_analysis_view :
[09/04 06:15:35   276s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:15:35   276s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:15:35   276s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:15:35   276s] Est. Via Cap            : 0.164437(ff)
[09/04 06:15:35   276s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:15:35   276s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:15:35   276s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:35   276s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:35   276s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:35   276s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] RC Information for View hold_func_analysis_view :
[09/04 06:15:35   276s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:15:35   276s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:15:35   276s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:15:35   276s] Est. Via Cap            : 0.164437(ff)
[09/04 06:15:35   276s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:15:35   276s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:15:35   276s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:35   276s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:35   276s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:35   276s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] RouteType               : FE_CTS_DEFAULT_LEAF
[09/04 06:15:35   276s] PreferredExtraSpace     : 1
[09/04 06:15:35   276s] Shield                  : NONE
[09/04 06:15:35   276s] PreferLayer             : M3 M4 
[09/04 06:15:35   276s] RC Information for View setup_func_analysis_view :
[09/04 06:15:35   276s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:15:35   276s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:15:35   276s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:15:35   276s] Est. Via Cap            : 0.164437(ff)
[09/04 06:15:35   276s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:15:35   276s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:15:35   276s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:35   276s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:35   276s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:35   276s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] RC Information for View hold_func_analysis_view :
[09/04 06:15:35   276s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:15:35   276s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:15:35   276s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:15:35   276s] Est. Via Cap            : 0.164437(ff)
[09/04 06:15:35   276s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:15:35   276s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:15:35   276s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:35   276s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:35   276s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:35   276s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:15:35   276s] Active Analysis Views for CTS are,
[09/04 06:15:35   276s] #1 setup_func_analysis_view
[09/04 06:15:35   276s] #2 hold_func_analysis_view
[09/04 06:15:35   276s] Default Analysis Views is setup_func_analysis_view
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] ****** AutoClockRootPin ******
[09/04 06:15:35   276s] AutoClockRootPin 1: REF_CLK
[09/04 06:15:35   276s] # NoGating         NO
[09/04 06:15:35   276s] # SetDPinAsSync    NO
[09/04 06:15:35   276s] # SetIoPinAsSync   NO
[09/04 06:15:35   276s] # SetAsyncSRPinAsSync   NO
[09/04 06:15:35   276s] # SetTriStEnPinAsSync   NO
[09/04 06:15:35   276s] # SetBBoxPinAsSync   NO
[09/04 06:15:35   276s] # RouteClkNet      YES
[09/04 06:15:35   276s] # PostOpt          YES
[09/04 06:15:35   276s] # RouteType        FE_CTS_DEFAULT
[09/04 06:15:35   276s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[09/04 06:15:35   276s] AutoClockRootPin 2: UART_CLK
[09/04 06:15:35   276s] # NoGating         NO
[09/04 06:15:35   276s] # SetDPinAsSync    NO
[09/04 06:15:35   276s] # SetIoPinAsSync   NO
[09/04 06:15:35   276s] # SetAsyncSRPinAsSync   NO
[09/04 06:15:35   276s] # SetTriStEnPinAsSync   NO
[09/04 06:15:35   276s] # SetBBoxPinAsSync   NO
[09/04 06:15:35   276s] # RouteClkNet      YES
[09/04 06:15:35   276s] # PostOpt          YES
[09/04 06:15:35   276s] # RouteType        FE_CTS_DEFAULT
[09/04 06:15:35   276s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] ***** !! NOTE !! *****
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[09/04 06:15:35   276s] If you want to change the behavior, you need to use the SetDPinAsSync
[09/04 06:15:35   276s] or SetIoPinAsSync statement in the clock tree specification file,
[09/04 06:15:35   276s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[09/04 06:15:35   276s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[09/04 06:15:35   276s] before specifyClockTree command.
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1320.0M) ***
[09/04 06:15:35   276s] <clockDesign CMD> deleteClockTree -all
[09/04 06:15:35   276s] Redoing specifyClockTree ...
[09/04 06:15:35   276s] Checking spec file integrity...
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] deleteClockTree Option :  -all 
[09/04 06:15:35   276s] List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:15:35   276s] List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:15:35   276s] List of valid cells: CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M CLKINVX32M CLKINVX40M 
[09/04 06:15:35   276s] *** Removed (0) buffers and (0) inverters in Clock UART_CLK.
[09/04 06:15:35   276s] *** Removed (0) buffers and (0) inverters in Clock REF_CLK.
[09/04 06:15:35   276s] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1320.043M)
[09/04 06:15:35   276s] *** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1320.0M) ***
[09/04 06:15:35   276s] <clockDesign CMD> ckSynthesis -forceReconvergent -report clock_report/System_top.clock.report.func_mode -trace clock_report/System_top.clock.trace.func_mode
[09/04 06:15:35   276s] Redoing specifyClockTree ...
[09/04 06:15:35   276s] Checking spec file integrity...
[09/04 06:15:35   276s] **WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:15:35   276s] List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:15:35   276s] List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:15:35   276s] List of valid cells: CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M CLKINVX32M CLKINVX40M 
[09/04 06:15:35   276s] CTS automatically preserve module port U0_ClkDiv/o_div_clk on ClkDiv_00000004_test_1
[09/04 06:15:35   276s] CTS automatically preserve module port u_CLK_GATE/GATED_CLK on CLK_GATE
[09/04 06:15:35   276s] CTS automatically preserve module port U0_ClkDiv/o_div_clk on ClkDiv_00000004_test_1
[09/04 06:15:35   276s] CTS automatically preserve module port u_CLK_GATE/GATED_CLK on CLK_GATE
[09/04 06:15:35   276s] ***** Allocate Placement Memory Finished (MEM: 1320.043M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Start to trace clock trees ...
[09/04 06:15:35   276s] *** Begin Tracer (mem=1320.0M) ***
[09/04 06:15:35   276s] Tracing Clock REF_CLK ...
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Reconvergent mux Check for spec:REF_CLK 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] Tracing Clock UART_CLK ...
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Reconvergent mux Check for spec:UART_CLK 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] *** End Tracer (mem=1320.0M) ***
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] #############################################################################
[09/04 06:15:35   276s] #
[09/04 06:15:35   276s] # During-Synthesis Checks and Parameters
[09/04 06:15:35   276s] #
[09/04 06:15:35   276s] #############################################################################
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Types of Check                                    :          Enabled|Disabled
[09/04 06:15:35   276s] ----------------------------------------------------------------------------
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Check RefinePlacement move distance               :          enabled
[09/04 06:15:35   276s] Check route layer follows preference              :          enabled
[09/04 06:15:35   276s] Check route follows guide                         :          enabled
[09/04 06:15:35   276s] clock gating checks                               :          enabled
[09/04 06:15:35   276s] Wire resistance check                             :          enabled
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Parameters of checking :
[09/04 06:15:35   276s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:15:35   276s] Use setCTSMode to change default values.
[09/04 06:15:35   276s] ----------------------------------------------------------------------------
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 1) Route layer follows preference check
[09/04 06:15:35   276s]    Minimum preferred layer utilization            :          80% (default)
[09/04 06:15:35   276s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:15:35   276s] 2) Route follows guide check
[09/04 06:15:35   276s]    Deviation in length from route guide           :          50% (user set)
[09/04 06:15:35   276s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:15:35   276s]    Delay threshold                                :          10(ps) (default)
[09/04 06:15:35   276s] 3) Saving intermediate database
[09/04 06:15:35   276s]    Save long-running subtrees time                :          0(min) (default)
[09/04 06:15:35   276s]    Maximum number of saved databases              :          1 (default)
[09/04 06:15:35   276s] 4) Clock gating location check
[09/04 06:15:35   276s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:15:35   276s] 5) Wire resistance check
[09/04 06:15:35   276s]    Allowed resistance deviation                   :          0.2 (default)
[09/04 06:15:35   276s]    Resistance threshold                           :          16.32 Ohm (user set)
[09/04 06:15:35   276s]    Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] ****** Clock (REF_CLK) Diagnostic check Parameters
[09/04 06:15:35   276s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:15:35   276s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:15:35   276s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:15:35   276s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:15:35   276s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:15:35   276s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:15:35   276s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:15:35   276s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:15:35   276s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:15:35   276s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] ****** Clock Tree (REF_CLK) Structure
[09/04 06:15:35   276s] Max. Skew           : 200(ps)
[09/04 06:15:35   276s] Max. Sink Transition: 200(ps)
[09/04 06:15:35   276s] Max. Buf Transition : 200(ps)
[09/04 06:15:35   276s] Max. Delay          : 10(ps)
[09/04 06:15:35   276s] Min. Delay          : 0(ps)
[09/04 06:15:35   276s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:15:35   276s] Nr. Subtrees                    : 5
[09/04 06:15:35   276s] Nr. Sinks                       : 266
[09/04 06:15:35   276s] Nr.          Rising  Sync Pins  : 266
[09/04 06:15:35   276s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:15:35   276s] Nr.          Falling Sync Pins  : 0
[09/04 06:15:35   276s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:15:35   276s] Nr. Unsync Pins                 : 0
[09/04 06:15:35   276s] ***********************************************************
[09/04 06:15:35   276s] SubTree No: 0
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Input_Pin:  (u_CLK_GATE/U0_TLATNCAX12M/CK)
[09/04 06:15:35   276s] Output_Pin: (u_CLK_GATE/U0_TLATNCAX12M/ECK)
[09/04 06:15:35   276s] Output_Net: (GATED_CLK)   
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: TopDown Tree Construction for GATED_CLK (38-leaf) (mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Find 0 route_obs, 4 place_obs, 0 cut_obs  1 fence channel(s), 
[09/04 06:15:35   276s]  1 channel(s).
[09/04 06:15:35   276s] Total 0 topdown clustering. 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_END: TopDown Tree Construction for GATED_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: Update Database (mem=1328.0M)
[09/04 06:15:35   276s] 0 Clock Buffers/Inverters inserted.
[09/04 06:15:35   276s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1328.0M)
[09/04 06:15:35   276s] SubTree No: 1
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Input_Pin:  (u_UART_TX_CLK_MUX2/U1/A)
[09/04 06:15:35   276s] Output_Pin: (u_UART_TX_CLK_MUX2/U1/Y)
[09/04 06:15:35   276s] Output_Net: (UART_TX_CLK_M)   
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: TopDown Tree Construction for UART_TX_CLK_M (21-leaf) (mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Total 0 topdown clustering. 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_END: TopDown Tree Construction for UART_TX_CLK_M (cpu=0:00:00.0, real=0:00:00.0, mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: Update Database (mem=1328.0M)
[09/04 06:15:35   276s] 0 Clock Buffers/Inverters inserted.
[09/04 06:15:35   276s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1328.0M)
[09/04 06:15:35   276s] SubTree No: 2
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Input_Pin:  (U0_ClkDiv/U47/A)
[09/04 06:15:35   276s] Output_Pin: (U0_ClkDiv/U47/Y)
[09/04 06:15:35   276s] Output_Net: (TX_CLK)   
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: TopDown Tree Construction for TX_CLK (1-leaf) (1 macro model) (mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Total 0 topdown clustering. 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_END: TopDown Tree Construction for TX_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: Update Database (mem=1328.0M)
[09/04 06:15:35   276s] 0 Clock Buffers/Inverters inserted.
[09/04 06:15:35   276s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1328.0M)
[09/04 06:15:35   276s] SubTree No: 3
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Input_Pin:  (u_REF_CLK_MUX2/U1/A)
[09/04 06:15:35   276s] Output_Pin: (u_REF_CLK_MUX2/U1/Y)
[09/04 06:15:35   276s] Output_Net: (REF_CLK_M)   
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: TopDown Tree Construction for REF_CLK_M (209-leaf) (2 macro model) (mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Total 0 topdown clustering. 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_END: TopDown Tree Construction for REF_CLK_M (cpu=0:00:00.0, real=0:00:00.0, mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: Update Database (mem=1328.0M)
[09/04 06:15:35   276s] Add input port U0_ClkDiv
[09/04 06:15:35   276s] 1 Clock Buffers/Inverters inserted.
[09/04 06:15:35   276s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1328.0M)
[09/04 06:15:35   276s] SubTree No: 4
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Input_Pin:  (NULL)
[09/04 06:15:35   276s] Output_Pin: (REF_CLK)
[09/04 06:15:35   276s] Output_Net: (REF_CLK)   
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: TopDown Tree Construction for REF_CLK (1-leaf) (1 macro model) (mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Total 0 topdown clustering. 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_END: TopDown Tree Construction for REF_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: Update Database (mem=1328.0M)
[09/04 06:15:35   276s] 0 Clock Buffers/Inverters inserted.
[09/04 06:15:35   276s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] ****** Clock Tree (UART_CLK) Structure
[09/04 06:15:35   276s] Max. Skew           : 200(ps)
[09/04 06:15:35   276s] Max. Sink Transition: 200(ps)
[09/04 06:15:35   276s] Max. Buf Transition : 200(ps)
[09/04 06:15:35   276s] Max. Delay          : 10(ps)
[09/04 06:15:35   276s] Min. Delay          : 0(ps)
[09/04 06:15:35   276s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:15:35   276s] Nr. Subtrees                    : 1
[09/04 06:15:35   276s] Nr. Sinks                       : 2
[09/04 06:15:35   276s] Nr.          Rising  Sync Pins  : 2
[09/04 06:15:35   276s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:15:35   276s] Nr.          Falling Sync Pins  : 0
[09/04 06:15:35   276s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:15:35   276s] Nr. Unsync Pins                 : 0
[09/04 06:15:35   276s] ***********************************************************
[09/04 06:15:35   276s] SubTree No: 0
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Input_Pin:  (NULL)
[09/04 06:15:35   276s] Output_Pin: (UART_CLK)
[09/04 06:15:35   276s] Output_Net: (UART_CLK)   
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: TopDown Tree Construction for UART_CLK (2-leaf) (mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Total 0 topdown clustering. 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_END: TopDown Tree Construction for UART_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: Update Database (mem=1328.0M)
[09/04 06:15:35   276s] 0 Clock Buffers/Inverters inserted.
[09/04 06:15:35   276s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1328.0M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Refine place movement check
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **INFO: The distance threshold for maximum refine placement move is 6.016750 microns (5% of max driving distance).
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] ***** Start Refine Placement.....
[09/04 06:15:35   276s] *** Starting refinePlace (0:04:36 mem=1358.1M) ***
[09/04 06:15:35   276s] Total net length = 3.711e+04 (1.810e+04 1.901e+04) (ext = 1.580e+03)
[09/04 06:15:35   276s] Starting refinePlace ...
[09/04 06:15:35   276s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:35   276s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:15:35   276s] Density distribution unevenness ratio = 28.873%
[09/04 06:15:35   276s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:15:35   276s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1358.1MB) @(0:04:36 - 0:04:36).
[09/04 06:15:35   276s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:35   276s] wireLenOptFixPriorityInst 273 inst fixed
[09/04 06:15:35   276s] Move report: legalization moves 3 insts, mean move: 2.19 um, max move: 2.87 um
[09/04 06:15:35   276s] 	Max move on inst (u_UART/u_UART_RX_top/u_FSM/U42): (78.31, 63.14) --> (78.31, 66.01)
[09/04 06:15:35   276s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1358.1MB) @(0:04:36 - 0:04:36).
[09/04 06:15:35   276s] Move report: Detail placement moves 3 insts, mean move: 2.19 um, max move: 2.87 um
[09/04 06:15:35   276s] 	Max move on inst (u_UART/u_UART_RX_top/u_FSM/U42): (78.31, 63.14) --> (78.31, 66.01)
[09/04 06:15:35   276s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1358.1MB
[09/04 06:15:35   276s] Statistics of distance of Instance movement in refine placement:
[09/04 06:15:35   276s]   maximum (X+Y) =         2.87 um
[09/04 06:15:35   276s]   inst (u_UART/u_UART_RX_top/u_FSM/U42) with max move: (78.31, 63.14) -> (78.31, 66.01)
[09/04 06:15:35   276s]   mean    (X+Y) =         2.19 um
[09/04 06:15:35   276s] Summary Report:
[09/04 06:15:35   276s] Instances move: 3 (out of 1493 movable)
[09/04 06:15:35   276s] Mean displacement: 2.19 um
[09/04 06:15:35   276s] Max displacement: 2.87 um (Instance: u_UART/u_UART_RX_top/u_FSM/U42) (78.31, 63.14) -> (78.31, 66.01)
[09/04 06:15:35   276s] 	Length: 10 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: XNOR2X1M
[09/04 06:15:35   276s] Total instances moved : 3
[09/04 06:15:35   276s] Total net length = 3.711e+04 (1.810e+04 1.901e+04) (ext = 1.580e+03)
[09/04 06:15:35   276s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1358.1MB
[09/04 06:15:35   276s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1358.1MB) @(0:04:36 - 0:04:36).
[09/04 06:15:35   276s] *** Finished refinePlace (0:04:36 mem=1358.1M) ***
[09/04 06:15:35   276s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1358.055M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **INFO: Total instances moved beyond threshold limit during refinePlace are 0...
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Refine place movement check finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Set the status of  1 instance(s) to PREPLACED !
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] #############################################################################
[09/04 06:15:35   276s] #
[09/04 06:15:35   276s] # Summary of During-Synthesis Checks
[09/04 06:15:35   276s] #
[09/04 06:15:35   276s] #############################################################################
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Types of Check                                    :          Number of warnings
[09/04 06:15:35   276s] ----------------------------------------------------------------------------
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Check RefinePlacement move distance               :          0
[09/04 06:15:35   276s] Check route layer follows preference              :          0
[09/04 06:15:35   276s] Check route follows guide                         :          0
[09/04 06:15:35   276s] clock gating checks                               :          0
[09/04 06:15:35   276s] Wire resistance checks                            :          0
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] ***** Allocate Placement Memory Finished (MEM: 1358.055M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Start to trace clock trees ...
[09/04 06:15:35   276s] *** Begin Tracer (mem=1358.1M) ***
[09/04 06:15:35   276s] Tracing Clock REF_CLK ...
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Reconvergent mux Check for spec:REF_CLK 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] Tracing Clock UART_CLK ...
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Reconvergent mux Check for spec:UART_CLK 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] *** End Tracer (mem=1358.1M) ***
[09/04 06:15:35   276s] ***** Allocate Obstruction Memory  Finished (MEM: 1358.055M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] #############################################################################
[09/04 06:15:35   276s] #
[09/04 06:15:35   276s] # Pre-Synthesis Checks and Parameters
[09/04 06:15:35   276s] #
[09/04 06:15:35   276s] #############################################################################
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Types of Check                                    :          Enabled|Disabled
[09/04 06:15:35   276s] ----------------------------------------------------------------------------
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Check cell drive strength                         :          enabled
[09/04 06:15:35   276s] Check root input transition                       :          enabled
[09/04 06:15:35   276s] Check pin capacitance                             :          enabled
[09/04 06:15:35   276s] Check multiple path through MUX                   :          enabled
[09/04 06:15:35   276s] Check gating depth                                :          enabled
[09/04 06:15:35   276s] Check placement near clock pins                   :          enabled
[09/04 06:15:35   276s] Check route blockages over clock pins             :          enabled
[09/04 06:15:35   276s] Report FIXED, DontUse and DontTouch               :          enabled
[09/04 06:15:35   276s] clock gating checks                               :          enabled
[09/04 06:15:35   276s] MacroModel checks                                 :          enabled
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Parameters of checking :
[09/04 06:15:35   276s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:15:35   276s] Use setCTSMode to change default values.
[09/04 06:15:35   276s] ----------------------------------------------------------------------------
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 1) Pin capacitance check
[09/04 06:15:35   276s]    Threshold for MaxCap check                     :          90% of constraint (default)
[09/04 06:15:35   276s] 2) Gating depth check
[09/04 06:15:35   276s]    Maximum gating depth                           :          10 levels (default)
[09/04 06:15:35   276s] 3) Placement near clock pin check
[09/04 06:15:35   276s]    Threshold distance for placeable location      :          8.61(um) (default)
[09/04 06:15:35   276s] 4) Clock gating location check
[09/04 06:15:35   276s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:15:35   276s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[09/04 06:15:35   276s] 5) Macromodel check
[09/04 06:15:35   276s]    MacroModel max delay threshold                 :          0.9 (default)
[09/04 06:15:35   276s]    MacroModel max skew threshold                  :          0.9 (default)
[09/04 06:15:35   276s]    MacroModel variance step size                  :          100ps  (default)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] ****** Clock (REF_CLK) Diagnostic check Parameters
[09/04 06:15:35   276s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:15:35   276s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:15:35   276s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:15:35   276s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:15:35   276s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:15:35   276s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:15:35   276s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:15:35   276s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Max Cap Limit Checks
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Max Cap Limit Checks Finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Deep Gating Level Checks
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] ** INFO Clock REF_CLK has a maximum of 4 levels of logic before synthesis.
[09/04 06:15:35   276s] ** INFO Clock UART_CLK has a maximum of 0 levels of logic before synthesis.
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Max placement distance Checks
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Max placement distance Checks Finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Root input tran Checks
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Root input tran Checks Finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Attribute settings check 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Following standard cells instances have FIXED placement
[09/04 06:15:35   276s] ---------------------------------------------------------
[09/04 06:15:35   276s] CLKBUFX40M           : U0_ClkDiv/REF_CLK_M__Fence_I0
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Following instances are marked as DontTouch
[09/04 06:15:35   276s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:15:35   276s] | Instance                                                                                 | Analysis Views                        |
[09/04 06:15:35   276s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:15:35   276s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Following Cells are marked as DontUse in library 
[09/04 06:15:35   276s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:35   276s] | Cell                              | Analysis Views                                                                               |
[09/04 06:15:35   276s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Following Cells are marked as DontUse in SDC
[09/04 06:15:35   276s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:35   276s] | Cell                              | Analysis Views                                                                               |
[09/04 06:15:35   276s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Following Cells are marked as DontTouch in library 
[09/04 06:15:35   276s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:35   276s] | Cell                              | Analysis Views                                                                               |
[09/04 06:15:35   276s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Following Cells are marked as DontTouch in SDC
[09/04 06:15:35   276s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:35   276s] | Cell                              | Analysis Views                                                                               |
[09/04 06:15:35   276s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Attribute settings check Finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Routing OBS checks
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Routing OBS Checks Finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Weak Cell Checks
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Weak Cell Checks Finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] MacroModel Debugging Check
[09/04 06:15:35   276s] ==========================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] Summary for sequential cells idenfication: 
[09/04 06:15:35   276s] Identified SBFF number: 146
[09/04 06:15:35   276s] Identified MBFF number: 0
[09/04 06:15:35   276s] Not identified SBFF number: 0
[09/04 06:15:35   276s] Not identified MBFF number: 0
[09/04 06:15:35   276s] Number of sequential cells which are not FFs: 28
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Clock gating checks
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Clock gating Checks Finished, CPU=0:00:00.0 
[09/04 06:15:35   276s] ============================================================
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] #############################################################################
[09/04 06:15:35   276s] #
[09/04 06:15:35   276s] # Summary of Pre-Synthesis Checks
[09/04 06:15:35   276s] #
[09/04 06:15:35   276s] #############################################################################
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Types of Check                                    :          Number of warnings
[09/04 06:15:35   276s] ----------------------------------------------------------------------------
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Check cell drive strength                         :          0
[09/04 06:15:35   276s] Check root input transition                       :          0
[09/04 06:15:35   276s] Check pin capacitance                             :          0
[09/04 06:15:35   276s] Check multiple path through MUX                   :          0
[09/04 06:15:35   276s] Check gating depth                                :          0
[09/04 06:15:35   276s] Check placement near clock pins                   :          0
[09/04 06:15:35   276s] Check route blockages over clock pins             :          0
[09/04 06:15:35   276s] Report FIXED, DontUse and DontTouch               :          0
[09/04 06:15:35   276s] clock gating checks                               :          0
[09/04 06:15:35   276s] MacroModel checks                                 :          0
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] #############################################################################
[09/04 06:15:35   276s] #
[09/04 06:15:35   276s] # During-Synthesis Checks and Parameters
[09/04 06:15:35   276s] #
[09/04 06:15:35   276s] #############################################################################
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Types of Check                                    :          Enabled|Disabled
[09/04 06:15:35   276s] ----------------------------------------------------------------------------
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Check RefinePlacement move distance               :          enabled
[09/04 06:15:35   276s] Check route layer follows preference              :          enabled
[09/04 06:15:35   276s] Check route follows guide                         :          enabled
[09/04 06:15:35   276s] clock gating checks                               :          enabled
[09/04 06:15:35   276s] Wire resistance check                             :          enabled
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Parameters of checking :
[09/04 06:15:35   276s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:15:35   276s] Use setCTSMode to change default values.
[09/04 06:15:35   276s] ----------------------------------------------------------------------------
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 1) Route layer follows preference check
[09/04 06:15:35   276s]    Minimum preferred layer utilization            :          80% (default)
[09/04 06:15:35   276s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:15:35   276s] 2) Route follows guide check
[09/04 06:15:35   276s]    Deviation in length from route guide           :          50% (user set)
[09/04 06:15:35   276s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:15:35   276s]    Delay threshold                                :          10(ps) (default)
[09/04 06:15:35   276s] 3) Saving intermediate database
[09/04 06:15:35   276s]    Save long-running subtrees time                :          0(min) (default)
[09/04 06:15:35   276s]    Maximum number of saved databases              :          1 (default)
[09/04 06:15:35   276s] 4) Clock gating location check
[09/04 06:15:35   276s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:15:35   276s] 5) Wire resistance check
[09/04 06:15:35   276s]    Allowed resistance deviation                   :          0.2 (default)
[09/04 06:15:35   276s]    Resistance threshold                           :          16.32 Ohm (user set)
[09/04 06:15:35   276s]    Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] ****** Clock (REF_CLK) Diagnostic check Parameters
[09/04 06:15:35   276s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:15:35   276s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:15:35   276s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:15:35   276s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:15:35   276s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:15:35   276s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:15:35   276s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:15:35   276s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:15:35   276s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:15:35   276s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] ****** Clock Tree (REF_CLK) Structure
[09/04 06:15:35   276s] Max. Skew           : 200(ps)
[09/04 06:15:35   276s] Max. Sink Transition: 200(ps)
[09/04 06:15:35   276s] Max. Buf Transition : 200(ps)
[09/04 06:15:35   276s] Max. Delay          : 10(ps)
[09/04 06:15:35   276s] Min. Delay          : 0(ps)
[09/04 06:15:35   276s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:15:35   276s] Nr. Subtrees                    : 6
[09/04 06:15:35   276s] Nr. Sinks                       : 266
[09/04 06:15:35   276s] Nr.          Rising  Sync Pins  : 266
[09/04 06:15:35   276s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:15:35   276s] Nr.          Falling Sync Pins  : 0
[09/04 06:15:35   276s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:15:35   276s] Nr. Unsync Pins                 : 0
[09/04 06:15:35   276s] ***********************************************************
[09/04 06:15:35   276s] SubTree No: 0
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Input_Pin:  (u_UART_TX_CLK_MUX2/U1/A)
[09/04 06:15:35   276s] Output_Pin: (u_UART_TX_CLK_MUX2/U1/Y)
[09/04 06:15:35   276s] Output_Net: (UART_TX_CLK_M)   
[09/04 06:15:35   276s] CTS move inst u_UART_TX_CLK_MUX2/U1 7um (280440 114800) => (296022 114814).
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: TopDown Tree Construction for UART_TX_CLK_M (21-leaf) (mem=1358.1M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Total 3 topdown clustering. 
[09/04 06:15:35   276s] Skew=0[245,246*] N21 B0 G1 A0(0.0) L[1,1] score=30588 cpu=0:00:00.0 mem=1356M 
[09/04 06:15:35   276s] Trig. Edge Skew=0[245,246*] N21 B0 G1 A0(0.0) L[1,1] score=30588 cpu=0:00:00.0 mem=1356M 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_END: TopDown Tree Construction for UART_TX_CLK_M (cpu=0:00:00.1, real=0:00:00.0, mem=1356.1M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: Update Database (mem=1356.1M)
[09/04 06:15:35   276s] 0 Clock Buffers/Inverters inserted.
[09/04 06:15:35   276s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1356.1M)
[09/04 06:15:35   276s] **** CK_START: Macro Models Generation (mem=1356.1M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Macro model: Skew=0[245,246]ps N1 inTran=0/0ps.
[09/04 06:15:35   276s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1356.1M)
[09/04 06:15:35   276s] SubTree No: 1
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Input_Pin:  (U0_ClkDiv/U47/A)
[09/04 06:15:35   276s] Output_Pin: (U0_ClkDiv/U47/Y)
[09/04 06:15:35   276s] Output_Net: (TX_CLK)   
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Change Cell in Driver Gate from MX2XLM to MX2X3M.
[09/04 06:15:35   276s] **** CK_START: Macro Models Generation (mem=1356.1M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Macro model: Skew=0[394,394]ps N2 inTran=0/0ps.
[09/04 06:15:35   276s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1356.1M)
[09/04 06:15:35   276s] SubTree No: 2
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Input_Pin:  (U0_ClkDiv/REF_CLK_M__Fence_I0/A)
[09/04 06:15:35   276s] Output_Pin: (U0_ClkDiv/REF_CLK_M__Fence_I0/Y)
[09/04 06:15:35   276s] Output_Net: (U0_ClkDiv/REF_CLK_M__Fence_N0)   
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: TopDown Tree Construction for U0_ClkDiv/REF_CLK_M__Fence_N0 (6-leaf) (1 macro model) (mem=1356.1M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Total 3 topdown clustering. 
[09/04 06:15:35   276s] Trig. Edge Skew=95[404,498*] N6 B3 G2 A3(3.1) L[1,4] C0/3 score=61009 cpu=0:00:00.0 mem=1356M 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_END: TopDown Tree Construction for U0_ClkDiv/REF_CLK_M__Fence_N0 (cpu=0:00:00.0, real=0:00:00.0, mem=1356.1M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: Update Database (mem=1356.1M)
[09/04 06:15:35   276s] 3 Clock Buffers/Inverters inserted.
[09/04 06:15:35   276s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1356.1M)
[09/04 06:15:35   276s] **** CK_START: Macro Models Generation (mem=1356.1M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Macro model: Skew=94[404,498]ps N6 inTran=0/0ps.
[09/04 06:15:35   276s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1356.1M)
[09/04 06:15:35   276s] SubTree No: 3
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] Input_Pin:  (u_CLK_GATE/U0_TLATNCAX12M/CK)
[09/04 06:15:35   276s] Output_Pin: (u_CLK_GATE/U0_TLATNCAX12M/ECK)
[09/04 06:15:35   276s] Output_Net: (GATED_CLK)   
[09/04 06:15:35   276s] CTS move inst u_CLK_GATE/U0_TLATNCAX12M 11um (286180 275520) => (298488 287015).
[09/04 06:15:35   276s] 
[09/04 06:15:35   276s] **** CK_START: TopDown Tree Construction for GATED_CLK (38-leaf) (mem=1356.1M)
[09/04 06:15:35   276s] 
[09/04 06:15:35   277s] Total 3 topdown clustering. 
[09/04 06:15:35   277s] Skew=2[265,266*] N38 B1 G1 A1(1.2) L[2,2] score=32804 cpu=0:00:00.0 mem=1348M 
[09/04 06:15:35   277s] Trig. Edge Skew=2[265,266*] N38 B1 G1 A1(1.2) L[2,2] score=32804 cpu=0:00:00.0 mem=1348M 
[09/04 06:15:35   277s] 
[09/04 06:15:35   277s] **** CK_END: TopDown Tree Construction for GATED_CLK (cpu=0:00:00.1, real=0:00:00.0, mem=1348.1M)
[09/04 06:15:35   277s] 
[09/04 06:15:35   277s] 
[09/04 06:15:35   277s] 
[09/04 06:15:35   277s] **** CK_START: Update Database (mem=1348.1M)
[09/04 06:15:35   277s] 1 Clock Buffers/Inverters inserted.
[09/04 06:15:35   277s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1348.1M)
[09/04 06:15:35   277s] **** CK_START: Macro Models Generation (mem=1348.1M)
[09/04 06:15:35   277s] 
[09/04 06:15:35   277s] Macro model: Skew=2[266,267]ps N2 inTran=0/0ps.
[09/04 06:15:35   277s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1348.1M)
[09/04 06:15:35   277s] SubTree No: 4
[09/04 06:15:35   277s] 
[09/04 06:15:35   277s] Input_Pin:  (u_REF_CLK_MUX2/U1/A)
[09/04 06:15:35   277s] Output_Pin: (u_REF_CLK_MUX2/U1/Y)
[09/04 06:15:35   277s] Output_Net: (REF_CLK_M)   
[09/04 06:15:35   277s] CTS move inst u_REF_CLK_MUX2/U1 11um (145140 218120) => (134489 229602).
[09/04 06:15:35   277s] 
[09/04 06:15:35   277s] **** CK_START: TopDown Tree Construction for REF_CLK_M (204-leaf) (2 macro model) (mem=1348.1M)
[09/04 06:15:35   277s] 
[09/04 06:15:38   279s] Total 3 topdown clustering. 
[09/04 06:15:38   279s] Skew=94[646,740*] N204 B6 G3 A8(7.8) L[1,5] C0/2 score=86587 cpu=0:00:02.0 mem=1348M 
[09/04 06:15:38   279s] Trig. Edge Skew=94[646,740*] N204 B6 G3 A8(7.8) L[1,5] C0/2 score=86587 cpu=0:00:02.0 mem=1348M 
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] **** CK_END: TopDown Tree Construction for REF_CLK_M (cpu=0:00:02.4, real=0:00:03.0, mem=1348.1M)
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] **** CK_START: Update Database (mem=1348.1M)
[09/04 06:15:38   279s] 6 Clock Buffers/Inverters inserted.
[09/04 06:15:38   279s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1348.1M)
[09/04 06:15:38   279s] **** CK_START: Macro Models Generation (mem=1348.1M)
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] Macro model: Skew=94[647,741]ps N15 inTran=0/0ps.
[09/04 06:15:38   279s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1348.1M)
[09/04 06:15:38   279s] SubTree No: 5
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] Input_Pin:  (NULL)
[09/04 06:15:38   279s] Output_Pin: (REF_CLK)
[09/04 06:15:38   279s] Output_Net: (REF_CLK)   
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] **** CK_START: TopDown Tree Construction for REF_CLK (1-leaf) (1 macro model) (mem=1348.1M)
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] Total 0 topdown clustering. 
[09/04 06:15:38   279s] Trig. Edge Skew=94[720,813*] N1 B2 G2 A2(2.4) L[3,3] C3/0 score=88269 cpu=0:00:00.0 mem=1348M 
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] **** CK_END: TopDown Tree Construction for REF_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=1348.1M)
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] **** CK_START: Update Database (mem=1348.1M)
[09/04 06:15:38   279s] 2 Clock Buffers/Inverters inserted.
[09/04 06:15:38   279s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1348.1M)
[09/04 06:15:38   279s] CTS automatically propagate clock u_CLK_GATE/GATED_CLK
[09/04 06:15:38   279s] CTS automatically propagate clock U0_ClkDiv/o_div_clk
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] ****** Clock Tree (UART_CLK) Structure
[09/04 06:15:38   279s] Max. Skew           : 200(ps)
[09/04 06:15:38   279s] Max. Sink Transition: 200(ps)
[09/04 06:15:38   279s] Max. Buf Transition : 200(ps)
[09/04 06:15:38   279s] Max. Delay          : 10(ps)
[09/04 06:15:38   279s] Min. Delay          : 0(ps)
[09/04 06:15:38   279s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:15:38   279s] Nr. Subtrees                    : 1
[09/04 06:15:38   279s] Nr. Sinks                       : 2
[09/04 06:15:38   279s] Nr.          Rising  Sync Pins  : 2
[09/04 06:15:38   279s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:15:38   279s] Nr.          Falling Sync Pins  : 0
[09/04 06:15:38   279s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:15:38   279s] Nr. Unsync Pins                 : 0
[09/04 06:15:38   279s] ***********************************************************
[09/04 06:15:38   279s] SubTree No: 0
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] Input_Pin:  (NULL)
[09/04 06:15:38   279s] Output_Pin: (UART_CLK)
[09/04 06:15:38   279s] Output_Net: (UART_CLK)   
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] **** CK_START: TopDown Tree Construction for UART_CLK (2-leaf) (mem=1348.1M)
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] Total 2 topdown clustering. 
[09/04 06:15:38   279s] Trig. Edge Skew=0[57,57*] N2 B2 G1 A2(2.4) L[3,3] C2/1 score=11990 cpu=0:00:00.0 mem=1348M 
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] **** CK_END: TopDown Tree Construction for UART_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=1348.1M)
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] **** CK_START: Update Database (mem=1348.1M)
[09/04 06:15:38   279s] 2 Clock Buffers/Inverters inserted.
[09/04 06:15:38   279s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1348.1M)
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] Refine place movement check
[09/04 06:15:38   279s] ============================================================
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] **INFO: The distance threshold for maximum refine placement move is 6.016750 microns (5% of max driving distance).
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] ***** Start Refine Placement.....
[09/04 06:15:38   279s] *** Starting refinePlace (0:04:39 mem=1348.1M) ***
[09/04 06:15:38   279s] Total net length = 3.764e+04 (1.839e+04 1.925e+04) (ext = 1.472e+03)
[09/04 06:15:38   279s] Starting refinePlace ...
[09/04 06:15:38   279s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:38   279s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:15:38   279s] Density distribution unevenness ratio = 29.005%
[09/04 06:15:38   279s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:15:38   279s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1348.1MB) @(0:04:39 - 0:04:39).
[09/04 06:15:38   279s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:38   279s] wireLenOptFixPriorityInst 286 inst fixed
[09/04 06:15:38   279s] Move report: legalization moves 40 insts, mean move: 2.71 um, max move: 6.15 um
[09/04 06:15:38   279s] 	Max move on inst (U0_ClkDiv/REF_CLK_M__Fence_N0__L1_I0): (88.97, 60.27) --> (95.12, 60.27)
[09/04 06:15:38   279s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1348.1MB) @(0:04:39 - 0:04:39).
[09/04 06:15:38   279s] Move report: Detail placement moves 40 insts, mean move: 2.71 um, max move: 6.15 um
[09/04 06:15:38   279s] 	Max move on inst (U0_ClkDiv/REF_CLK_M__Fence_N0__L1_I0): (88.97, 60.27) --> (95.12, 60.27)
[09/04 06:15:38   279s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1348.1MB
[09/04 06:15:38   279s] Statistics of distance of Instance movement in refine placement:
[09/04 06:15:38   279s]   maximum (X+Y) =         6.15 um
[09/04 06:15:38   279s]   inst (U0_ClkDiv/REF_CLK_M__Fence_N0__L1_I0) with max move: (88.97, 60.27) -> (95.12, 60.27)
[09/04 06:15:38   279s]   mean    (X+Y) =         2.71 um
[09/04 06:15:38   279s] Summary Report:
[09/04 06:15:38   279s] Instances move: 40 (out of 1506 movable)
[09/04 06:15:38   279s] Mean displacement: 2.71 um
[09/04 06:15:38   279s] Max displacement: 6.15 um (Instance: U0_ClkDiv/REF_CLK_M__Fence_N0__L1_I0) (88.97, 60.27) -> (95.12, 60.27)
[09/04 06:15:38   279s] 	Length: 17 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: CLKBUFX24M
[09/04 06:15:38   279s] Total instances moved : 40
[09/04 06:15:38   279s] Total net length = 3.764e+04 (1.839e+04 1.925e+04) (ext = 1.472e+03)
[09/04 06:15:38   279s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1348.1MB
[09/04 06:15:38   279s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1348.1MB) @(0:04:39 - 0:04:39).
[09/04 06:15:38   279s] *** Finished refinePlace (0:04:39 mem=1348.1M) ***
[09/04 06:15:38   279s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1348.055M)
[09/04 06:15:38   279s] **WARN: (IMPCK-6323):	The placement of U0_ClkDiv/REF_CLK_M__Fence_N0__L1_I0 was moved by 6.15 microns during refinePlace. Original location : (88.97, 60.27), Refined location : (95.12, 60.27)
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] **INFO: Total instances moved beyond threshold limit during refinePlace are 1...
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] 
[09/04 06:15:38   279s] Refine place movement check finished, CPU=0:00:00.0 
[09/04 06:15:38   279s] ============================================================
[09/04 06:15:38   279s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] # Analysis View: setup_func_analysis_view
[09/04 06:15:40   281s] ********** Clock REF_CLK Pre-Route Timing Analysis **********
[09/04 06:15:40   281s] Nr. of Subtrees                : 5
[09/04 06:15:40   281s] Nr. of Sinks                   : 266
[09/04 06:15:40   281s] Nr. of Buffer                  : 13
[09/04 06:15:40   281s] Nr. of Level (including gates) : 7
[09/04 06:15:40   281s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:40   281s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:40   281s] No Driving Cell Specified!
[09/04 06:15:40   281s] Max trig. edge delay at sink(R): u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/CK 814.2(ps)
[09/04 06:15:40   281s] Min trig. edge delay at sink(R): U0_ClkDiv/count_reg[2]/CK 721.5(ps)
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s]                                  (Actual)               (Required)          
[09/04 06:15:40   281s] Rise Phase Delay               : 721.5~814.2(ps)        0~10(ps)            
[09/04 06:15:40   281s] Fall Phase Delay               : 799.5~997.9(ps)        0~10(ps)            
[09/04 06:15:40   281s] Trig. Edge Skew                : 92.7(ps)               200(ps)             
[09/04 06:15:40   281s] Rise Skew                      : 92.7(ps)               
[09/04 06:15:40   281s] Fall Skew                      : 198.4(ps)              
[09/04 06:15:40   281s] Max. Rise Buffer Tran.         : 134.6(ps)              200(ps)             
[09/04 06:15:40   281s] Max. Fall Buffer Tran.         : 132.4(ps)              200(ps)             
[09/04 06:15:40   281s] Max. Rise Sink Tran.           : 174.9(ps)              200(ps)             
[09/04 06:15:40   281s] Max. Fall Sink Tran.           : 171.8(ps)              200(ps)             
[09/04 06:15:40   281s] Min. Rise Buffer Tran.         : 21.1(ps)               0(ps)               
[09/04 06:15:40   281s] Min. Fall Buffer Tran.         : 19.6(ps)               0(ps)               
[09/04 06:15:40   281s] Min. Rise Sink Tran.           : 51.1(ps)               0(ps)               
[09/04 06:15:40   281s] Min. Fall Sink Tran.           : 50.6(ps)               0(ps)               
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] view setup_func_analysis_view : skew = 92.7ps (required = 200ps)
[09/04 06:15:40   281s] view hold_func_analysis_view : skew = 38.4ps (required = 200ps)
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:40   281s] Total Clock Level	: 3
[09/04 06:15:40   281s] ***** Top Nodes *****
[09/04 06:15:40   281s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:40   281s] Level 3 (Total=2	Sink=2)
[09/04 06:15:40   281s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:40   281s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:40   281s] Total Sinks		: 2
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] # Analysis View: setup_func_analysis_view
[09/04 06:15:40   281s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:40   281s] Nr. of Subtrees                : 1
[09/04 06:15:40   281s] Nr. of Sinks                   : 2
[09/04 06:15:40   281s] Nr. of Buffer                  : 2
[09/04 06:15:40   281s] Nr. of Level (including gates) : 2
[09/04 06:15:40   281s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:40   281s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:40   281s] No Driving Cell Specified!
[09/04 06:15:40   281s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:40   281s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s]                                  (Actual)               (Required)          
[09/04 06:15:40   281s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:40   281s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:40   281s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:40   281s] Rise Skew                      : 0(ps)                  
[09/04 06:15:40   281s] Fall Skew                      : 0(ps)                  
[09/04 06:15:40   281s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:40   281s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:40   281s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:40   281s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:40   281s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:40   281s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:40   281s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:40   281s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] view setup_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:40   281s] view hold_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] Clock Analysis (CPU Time 0:00:02.4)
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:40   281s] Switching to the default view 'setup_func_analysis_view'...
[09/04 06:15:40   281s] *** Look For Reconvergent Clock Component ***
[09/04 06:15:40   281s] The clock tree REF_CLK has no reconvergent cell.
[09/04 06:15:40   281s] *** Look For Reconvergent Clock Component ***
[09/04 06:15:40   281s] The clock tree UART_CLK has no reconvergent cell.
[09/04 06:15:40   281s] Reducing the latency of clock tree 'REF_CLK' in 'setup_func_analysis_view' view ...
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] Calculating pre-route downstream delay for clock tree 'REF_CLK'...
[09/04 06:15:40   281s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[09/04 06:15:40   281s] moving 'REF_CLK__L2_I0' from (157440 241080) to (72980 172200)
[09/04 06:15:40   281s] moving 'u_REF_CLK_MUX2/U1' from (134480 229600) to (125460 189420)
[09/04 06:15:40   281s] moving 'REF_CLK__L1_I0' from (3280 120540) to (36900 149240)
[09/04 06:15:40   281s] MaxTriggerDelay: 808.2 (ps)
[09/04 06:15:40   281s] MinTriggerDelay: 715.5 (ps)
[09/04 06:15:40   281s] Skew: 92.7 (ps)
[09/04 06:15:40   281s] *** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1376.7M) ***
[09/04 06:15:40   281s] Reducing the skew of clock tree 'REF_CLK' in 'setup_func_analysis_view' view ...
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] moving 'U0_ClkDiv/REF_CLK_M__Fence_N0__L1_I0' from (190240 120540) to (229600 120540)
[09/04 06:15:40   281s] moving 'U0_ClkDiv/REF_CLK_M__Fence_N0__L2_I0' from (62320 126280) to (22140 86100)
[09/04 06:15:40   281s] moving 'U0_ClkDiv/REF_CLK_M__Fence_N0__L2_I0' from (22140 86100) to (3280 45920)
[09/04 06:15:40   281s] MaxTriggerDelay: 803 (ps)
[09/04 06:15:40   281s] MinTriggerDelay: 730.9 (ps)
[09/04 06:15:40   281s] Skew: 72.1 (ps)
[09/04 06:15:40   281s] *** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1376.7M) ***
[09/04 06:15:40   281s] Resized (CLKBUFX24M->CLKBUFX20M): REF_CLK_M__L2_I1
[09/04 06:15:40   281s] Resized (CLKINVX40M->CLKINVX32M): REF_CLK_M__L3_I0
[09/04 06:15:40   281s] Resized (CLKBUFX32M->CLKBUFX24M): REF_CLK_M__L1_I0
[09/04 06:15:40   281s] Resized (CLKBUFX20M->CLKBUFX24M): U0_ClkDiv/REF_CLK_M__Fence_N0__L3_I0
[09/04 06:15:40   281s] Resized (CLKBUFX20M->CLKBUFX24M): U0_ClkDiv/REF_CLK_M__Fence_N0__L2_I0
[09/04 06:15:40   281s] resized 5 standard cell(s).
[09/04 06:15:40   281s] inserted 0 standard cell(s).
[09/04 06:15:40   281s] deleted 0 standard cell(s).
[09/04 06:15:40   281s] moved 6 standard cell(s).
[09/04 06:15:40   281s] *** Optimized Clock Tree Latency (cpu=0:00:00.1 real=0:00:00.0 mem=1376.7M) ***
[09/04 06:15:40   281s] Reducing the latency of clock tree 'UART_CLK' in 'setup_func_analysis_view' view ...
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] Calculating pre-route downstream delay for clock tree 'UART_CLK'...
[09/04 06:15:40   281s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[09/04 06:15:40   281s] MaxTriggerDelay: 56.8 (ps)
[09/04 06:15:40   281s] MinTriggerDelay: 56.8 (ps)
[09/04 06:15:40   281s] Skew: 0 (ps)
[09/04 06:15:40   281s] *** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1376.7M) ***
[09/04 06:15:40   281s] Reducing the skew of clock tree 'UART_CLK' in 'setup_func_analysis_view' view ...
[09/04 06:15:40   281s] 
[09/04 06:15:40   281s] MaxTriggerDelay: 56.8 (ps)
[09/04 06:15:40   281s] MinTriggerDelay: 56.8 (ps)
[09/04 06:15:40   281s] Skew: 0 (ps)
[09/04 06:15:40   281s] *** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1376.7M) ***
[09/04 06:15:40   281s] resized 0 standard cell(s).
[09/04 06:15:40   281s] inserted 0 standard cell(s).
[09/04 06:15:40   281s] deleted 0 standard cell(s).
[09/04 06:15:40   281s] moved 0 standard cell(s).
[09/04 06:15:40   281s] *** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=1376.7M) ***
[09/04 06:15:40   281s] Doing the final refine placement ...
[09/04 06:15:40   281s] ***** Start Refine Placement.....
[09/04 06:15:40   282s] *** Starting refinePlace (0:04:41 mem=1376.7M) ***
[09/04 06:15:40   282s] Total net length = 3.780e+04 (1.852e+04 1.929e+04) (ext = 1.475e+03)
[09/04 06:15:40   282s] Starting refinePlace ...
[09/04 06:15:40   282s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:40   282s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:15:40   282s] Density distribution unevenness ratio = 28.876%
[09/04 06:15:40   282s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:15:40   282s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1376.7MB) @(0:04:41 - 0:04:41).
[09/04 06:15:40   282s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:40   282s] wireLenOptFixPriorityInst 286 inst fixed
[09/04 06:15:40   282s] Move report: legalization moves 8 insts, mean move: 2.56 um, max move: 5.74 um
[09/04 06:15:40   282s] 	Max move on inst (u_REF_CLK_MUX2/U1): (62.73, 94.71) --> (62.73, 100.45)
[09/04 06:15:40   282s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1376.7MB) @(0:04:41 - 0:04:41).
[09/04 06:15:40   282s] Move report: Detail placement moves 8 insts, mean move: 2.56 um, max move: 5.74 um
[09/04 06:15:40   282s] 	Max move on inst (u_REF_CLK_MUX2/U1): (62.73, 94.71) --> (62.73, 100.45)
[09/04 06:15:40   282s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1376.7MB
[09/04 06:15:40   282s] Statistics of distance of Instance movement in refine placement:
[09/04 06:15:40   282s]   maximum (X+Y) =         5.74 um
[09/04 06:15:40   282s]   inst (u_REF_CLK_MUX2/U1) with max move: (62.73, 94.71) -> (62.73, 100.45)
[09/04 06:15:40   282s]   mean    (X+Y) =         2.56 um
[09/04 06:15:40   282s] Summary Report:
[09/04 06:15:40   282s] Instances move: 8 (out of 1506 movable)
[09/04 06:15:40   282s] Mean displacement: 2.56 um
[09/04 06:15:40   282s] Max displacement: 5.74 um (Instance: u_REF_CLK_MUX2/U1) (62.73, 94.71) -> (62.73, 100.45)
[09/04 06:15:40   282s] 	Length: 14 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: MX2X8M
[09/04 06:15:40   282s] Total instances moved : 8
[09/04 06:15:40   282s] Total net length = 3.780e+04 (1.852e+04 1.929e+04) (ext = 1.475e+03)
[09/04 06:15:40   282s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1376.7MB
[09/04 06:15:40   282s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1376.7MB) @(0:04:41 - 0:04:41).
[09/04 06:15:40   282s] *** Finished refinePlace (0:04:41 mem=1376.7M) ***
[09/04 06:15:40   282s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1376.672M)
[09/04 06:15:40   282s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] # Analysis View: setup_func_analysis_view
[09/04 06:15:41   282s] ********** Clock REF_CLK Pre-Route Timing Analysis **********
[09/04 06:15:41   282s] Nr. of Subtrees                : 5
[09/04 06:15:41   282s] Nr. of Sinks                   : 266
[09/04 06:15:41   282s] Nr. of Buffer                  : 13
[09/04 06:15:41   282s] Nr. of Level (including gates) : 7
[09/04 06:15:41   282s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] No Driving Cell Specified!
[09/04 06:15:41   282s] Max trig. edge delay at sink(R): u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/CK 803.9(ps)
[09/04 06:15:41   282s] Min trig. edge delay at sink(R): u_REG_FILE/Reg_File_reg[10][6]/CK 731.8(ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s]                                  (Actual)               (Required)          
[09/04 06:15:41   282s] Rise Phase Delay               : 731.8~803.9(ps)        0~10(ps)            
[09/04 06:15:41   282s] Fall Phase Delay               : 805.8~988.5(ps)        0~10(ps)            
[09/04 06:15:41   282s] Trig. Edge Skew                : 72.1(ps)               200(ps)             
[09/04 06:15:41   282s] Rise Skew                      : 72.1(ps)               
[09/04 06:15:41   282s] Fall Skew                      : 182.7(ps)              
[09/04 06:15:41   282s] Max. Rise Buffer Tran.         : 131(ps)                200(ps)             
[09/04 06:15:41   282s] Max. Fall Buffer Tran.         : 130.4(ps)              200(ps)             
[09/04 06:15:41   282s] Max. Rise Sink Tran.           : 174.9(ps)              200(ps)             
[09/04 06:15:41   282s] Max. Fall Sink Tran.           : 171.8(ps)              200(ps)             
[09/04 06:15:41   282s] Min. Rise Buffer Tran.         : 23(ps)                 0(ps)               
[09/04 06:15:41   282s] Min. Fall Buffer Tran.         : 22.2(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Rise Sink Tran.           : 51(ps)                 0(ps)               
[09/04 06:15:41   282s] Min. Fall Sink Tran.           : 47.3(ps)               0(ps)               
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] view setup_func_analysis_view : skew = 72.1ps (required = 200ps)
[09/04 06:15:41   282s] view hold_func_analysis_view : skew = 29.5ps (required = 200ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:41   282s] Total Clock Level	: 3
[09/04 06:15:41   282s] ***** Top Nodes *****
[09/04 06:15:41   282s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:41   282s] Level 3 (Total=2	Sink=2)
[09/04 06:15:41   282s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:41   282s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:41   282s] Total Sinks		: 2
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] # Analysis View: setup_func_analysis_view
[09/04 06:15:41   282s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:41   282s] Nr. of Subtrees                : 1
[09/04 06:15:41   282s] Nr. of Sinks                   : 2
[09/04 06:15:41   282s] Nr. of Buffer                  : 2
[09/04 06:15:41   282s] Nr. of Level (including gates) : 2
[09/04 06:15:41   282s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] No Driving Cell Specified!
[09/04 06:15:41   282s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:41   282s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s]                                  (Actual)               (Required)          
[09/04 06:15:41   282s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:41   282s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:41   282s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:41   282s] Rise Skew                      : 0(ps)                  
[09/04 06:15:41   282s] Fall Skew                      : 0(ps)                  
[09/04 06:15:41   282s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:41   282s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:41   282s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:41   282s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:41   282s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] view setup_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:41   282s] view hold_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Generating Clock Analysis Report clock_report/System_top.clock.report.func_mode ....
[09/04 06:15:41   282s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:41   282s] *** ckSynthesis Opt Latency (cpu=0:00:02.5 real=0:00:03.0 mem=1376.7M) ***
[09/04 06:15:41   282s] ***** Start Refine Placement.....
[09/04 06:15:41   282s] *** Starting refinePlace (0:04:42 mem=1376.7M) ***
[09/04 06:15:41   282s] Total net length = 3.783e+04 (1.852e+04 1.930e+04) (ext = 1.478e+03)
[09/04 06:15:41   282s] Starting refinePlace ...
[09/04 06:15:41   282s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:41   282s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:15:41   282s] Density distribution unevenness ratio = 28.876%
[09/04 06:15:41   282s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:15:41   282s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1376.7MB) @(0:04:42 - 0:04:42).
[09/04 06:15:41   282s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:41   282s] wireLenOptFixPriorityInst 286 inst fixed
[09/04 06:15:41   282s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:41   282s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1376.7MB) @(0:04:42 - 0:04:42).
[09/04 06:15:41   282s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:41   282s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1376.7MB
[09/04 06:15:41   282s] Statistics of distance of Instance movement in refine placement:
[09/04 06:15:41   282s]   maximum (X+Y) =         0.00 um
[09/04 06:15:41   282s]   mean    (X+Y) =         0.00 um
[09/04 06:15:41   282s] Summary Report:
[09/04 06:15:41   282s] Instances move: 0 (out of 1506 movable)
[09/04 06:15:41   282s] Mean displacement: 0.00 um
[09/04 06:15:41   282s] Max displacement: 0.00 um 
[09/04 06:15:41   282s] Total instances moved : 0
[09/04 06:15:41   282s] Total net length = 3.783e+04 (1.852e+04 1.930e+04) (ext = 1.478e+03)
[09/04 06:15:41   282s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1376.7MB
[09/04 06:15:41   282s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1376.7MB) @(0:04:42 - 0:04:42).
[09/04 06:15:41   282s] *** Finished refinePlace (0:04:42 mem=1376.7M) ***
[09/04 06:15:41   282s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1376.672M)
[09/04 06:15:41   282s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] # Analysis View: setup_func_analysis_view
[09/04 06:15:41   282s] ********** Clock REF_CLK Pre-Route Timing Analysis **********
[09/04 06:15:41   282s] Nr. of Subtrees                : 5
[09/04 06:15:41   282s] Nr. of Sinks                   : 266
[09/04 06:15:41   282s] Nr. of Buffer                  : 13
[09/04 06:15:41   282s] Nr. of Level (including gates) : 7
[09/04 06:15:41   282s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] No Driving Cell Specified!
[09/04 06:15:41   282s] Max trig. edge delay at sink(R): u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/CK 803.9(ps)
[09/04 06:15:41   282s] Min trig. edge delay at sink(R): u_REG_FILE/Reg_File_reg[10][6]/CK 731.8(ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s]                                  (Actual)               (Required)          
[09/04 06:15:41   282s] Rise Phase Delay               : 731.8~803.9(ps)        0~10(ps)            
[09/04 06:15:41   282s] Fall Phase Delay               : 805.8~988.5(ps)        0~10(ps)            
[09/04 06:15:41   282s] Trig. Edge Skew                : 72.1(ps)               200(ps)             
[09/04 06:15:41   282s] Rise Skew                      : 72.1(ps)               
[09/04 06:15:41   282s] Fall Skew                      : 182.7(ps)              
[09/04 06:15:41   282s] Max. Rise Buffer Tran.         : 131(ps)                200(ps)             
[09/04 06:15:41   282s] Max. Fall Buffer Tran.         : 130.4(ps)              200(ps)             
[09/04 06:15:41   282s] Max. Rise Sink Tran.           : 174.9(ps)              200(ps)             
[09/04 06:15:41   282s] Max. Fall Sink Tran.           : 171.8(ps)              200(ps)             
[09/04 06:15:41   282s] Min. Rise Buffer Tran.         : 23(ps)                 0(ps)               
[09/04 06:15:41   282s] Min. Fall Buffer Tran.         : 22.2(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Rise Sink Tran.           : 51(ps)                 0(ps)               
[09/04 06:15:41   282s] Min. Fall Sink Tran.           : 47.3(ps)               0(ps)               
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] view setup_func_analysis_view : skew = 72.1ps (required = 200ps)
[09/04 06:15:41   282s] view hold_func_analysis_view : skew = 29.5ps (required = 200ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:41   282s] Total Clock Level	: 3
[09/04 06:15:41   282s] ***** Top Nodes *****
[09/04 06:15:41   282s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:41   282s] Level 3 (Total=2	Sink=2)
[09/04 06:15:41   282s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:41   282s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:41   282s] Total Sinks		: 2
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] # Analysis View: setup_func_analysis_view
[09/04 06:15:41   282s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:41   282s] Nr. of Subtrees                : 1
[09/04 06:15:41   282s] Nr. of Sinks                   : 2
[09/04 06:15:41   282s] Nr. of Buffer                  : 2
[09/04 06:15:41   282s] Nr. of Level (including gates) : 2
[09/04 06:15:41   282s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] No Driving Cell Specified!
[09/04 06:15:41   282s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:41   282s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s]                                  (Actual)               (Required)          
[09/04 06:15:41   282s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:41   282s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:41   282s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:41   282s] Rise Skew                      : 0(ps)                  
[09/04 06:15:41   282s] Fall Skew                      : 0(ps)                  
[09/04 06:15:41   282s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:41   282s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:41   282s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:41   282s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:41   282s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] view setup_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:41   282s] view hold_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:41   282s] **ERROR: (IMPLIC-90):	This command "clockDesign -specFile Clock.ctstch -outDir clock_report ..." does not have the necessary license to run and there are no optional licenses installed that can enable this command using the current base-license of 'fexl'.
[09/04 06:15:41   282s] Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
[09/04 06:15:41   282s] **WARN: (IMPCK-813):	Cannot find NanoRoute license. Give up routing clock nets!
[09/04 06:15:41   282s] *** Look For Un-Routed Clock Tree Net ***
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Routing correlation check
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Min length threshold value is :: 82 microns
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Allowed deviation from route guide is 50%
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Routing correlation check finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Wire resistance checks
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] **WARN: (IMPCK-6351):	Clock REF_CLK has not been routed yet. Wire resistance checks do not work without clock routing.
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Wire resistance checks Finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] # Analysis View: setup_func_analysis_view
[09/04 06:15:41   282s] ********** Clock REF_CLK Pre-Route Timing Analysis **********
[09/04 06:15:41   282s] Nr. of Subtrees                : 5
[09/04 06:15:41   282s] Nr. of Sinks                   : 266
[09/04 06:15:41   282s] Nr. of Buffer                  : 13
[09/04 06:15:41   282s] Nr. of Level (including gates) : 7
[09/04 06:15:41   282s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] No Driving Cell Specified!
[09/04 06:15:41   282s] Max trig. edge delay at sink(R): u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/CK 803.9(ps)
[09/04 06:15:41   282s] Min trig. edge delay at sink(R): u_REG_FILE/Reg_File_reg[10][6]/CK 731.8(ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s]                                  (Actual)               (Required)          
[09/04 06:15:41   282s] Rise Phase Delay               : 731.8~803.9(ps)        0~10(ps)            
[09/04 06:15:41   282s] Fall Phase Delay               : 805.8~988.5(ps)        0~10(ps)            
[09/04 06:15:41   282s] Trig. Edge Skew                : 72.1(ps)               200(ps)             
[09/04 06:15:41   282s] Rise Skew                      : 72.1(ps)               
[09/04 06:15:41   282s] Fall Skew                      : 182.7(ps)              
[09/04 06:15:41   282s] Max. Rise Buffer Tran.         : 131(ps)                200(ps)             
[09/04 06:15:41   282s] Max. Fall Buffer Tran.         : 130.4(ps)              200(ps)             
[09/04 06:15:41   282s] Max. Rise Sink Tran.           : 174.9(ps)              200(ps)             
[09/04 06:15:41   282s] Max. Fall Sink Tran.           : 171.8(ps)              200(ps)             
[09/04 06:15:41   282s] Min. Rise Buffer Tran.         : 23(ps)                 0(ps)               
[09/04 06:15:41   282s] Min. Fall Buffer Tran.         : 22.2(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Rise Sink Tran.           : 51(ps)                 0(ps)               
[09/04 06:15:41   282s] Min. Fall Sink Tran.           : 47.3(ps)               0(ps)               
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] view setup_func_analysis_view : skew = 72.1ps (required = 200ps)
[09/04 06:15:41   282s] view hold_func_analysis_view : skew = 29.5ps (required = 200ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:41   282s] Total Clock Level	: 3
[09/04 06:15:41   282s] ***** Top Nodes *****
[09/04 06:15:41   282s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:41   282s] Level 3 (Total=2	Sink=2)
[09/04 06:15:41   282s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:41   282s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:41   282s] Total Sinks		: 2
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] # Analysis View: setup_func_analysis_view
[09/04 06:15:41   282s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:41   282s] Nr. of Subtrees                : 1
[09/04 06:15:41   282s] Nr. of Sinks                   : 2
[09/04 06:15:41   282s] Nr. of Buffer                  : 2
[09/04 06:15:41   282s] Nr. of Level (including gates) : 2
[09/04 06:15:41   282s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] No Driving Cell Specified!
[09/04 06:15:41   282s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:41   282s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s]                                  (Actual)               (Required)          
[09/04 06:15:41   282s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:41   282s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:41   282s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:41   282s] Rise Skew                      : 0(ps)                  
[09/04 06:15:41   282s] Fall Skew                      : 0(ps)                  
[09/04 06:15:41   282s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:41   282s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:41   282s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:41   282s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:41   282s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] view setup_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:41   282s] view hold_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:41   282s] setting up for view 'setup_func_analysis_view'...
[09/04 06:15:41   282s] setting up for view 'hold_func_analysis_view'...
[09/04 06:15:41   282s] setting up for view 'setup_func_analysis_view'...
[09/04 06:15:41   282s] setting up for view 'hold_func_analysis_view'...
[09/04 06:15:41   282s] Selecting the worst MMMC view of clock tree 'REF_CLK' ...
[09/04 06:15:41   282s] resized 0 standard cell(s).
[09/04 06:15:41   282s] inserted 0 standard cell(s).
[09/04 06:15:41   282s] *** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1376.7M) ***
[09/04 06:15:41   282s] Selecting the worst MMMC view of clock tree 'UART_CLK' ...
[09/04 06:15:41   282s] resized 0 standard cell(s).
[09/04 06:15:41   282s] inserted 0 standard cell(s).
[09/04 06:15:41   282s] *** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1376.7M) ***
[09/04 06:15:41   282s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1376.7M) ***
[09/04 06:15:41   282s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:41   282s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:41   282s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] None of the clock tree buffers/gates are modified by the skew optimization.
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Switching to the default view 'setup_func_analysis_view' ...
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] *** None of the buffer chains at roots are modified by the fine-tune process.
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:41   282s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:41   282s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:41   282s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:41   282s] *** Look For Reconvergent Clock Component ***
[09/04 06:15:41   282s] The clock tree REF_CLK has no reconvergent cell.
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] # Analysis View: setup_func_analysis_view
[09/04 06:15:41   282s] ********** Clock REF_CLK Pre-Route Timing Analysis **********
[09/04 06:15:41   282s] Nr. of Subtrees                : 5
[09/04 06:15:41   282s] Nr. of Sinks                   : 266
[09/04 06:15:41   282s] Nr. of Buffer                  : 13
[09/04 06:15:41   282s] Nr. of Level (including gates) : 7
[09/04 06:15:41   282s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] No Driving Cell Specified!
[09/04 06:15:41   282s] Max trig. edge delay at sink(R): u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/CK 803.9(ps)
[09/04 06:15:41   282s] Min trig. edge delay at sink(R): u_REG_FILE/Reg_File_reg[10][6]/CK 731.8(ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s]                                  (Actual)               (Required)          
[09/04 06:15:41   282s] Rise Phase Delay               : 731.8~803.9(ps)        0~10(ps)            
[09/04 06:15:41   282s] Fall Phase Delay               : 805.8~988.5(ps)        0~10(ps)            
[09/04 06:15:41   282s] Trig. Edge Skew                : 72.1(ps)               200(ps)             
[09/04 06:15:41   282s] Rise Skew                      : 72.1(ps)               
[09/04 06:15:41   282s] Fall Skew                      : 182.7(ps)              
[09/04 06:15:41   282s] Max. Rise Buffer Tran.         : 131(ps)                200(ps)             
[09/04 06:15:41   282s] Max. Fall Buffer Tran.         : 130.4(ps)              200(ps)             
[09/04 06:15:41   282s] Max. Rise Sink Tran.           : 174.9(ps)              200(ps)             
[09/04 06:15:41   282s] Max. Fall Sink Tran.           : 171.8(ps)              200(ps)             
[09/04 06:15:41   282s] Min. Rise Buffer Tran.         : 23(ps)                 0(ps)               
[09/04 06:15:41   282s] Min. Fall Buffer Tran.         : 22.2(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Rise Sink Tran.           : 51(ps)                 0(ps)               
[09/04 06:15:41   282s] Min. Fall Sink Tran.           : 47.3(ps)               0(ps)               
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] view setup_func_analysis_view : skew = 72.1ps (required = 200ps)
[09/04 06:15:41   282s] view hold_func_analysis_view : skew = 29.5ps (required = 200ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] *** Look For Reconvergent Clock Component ***
[09/04 06:15:41   282s] The clock tree UART_CLK has no reconvergent cell.
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:41   282s] Total Clock Level	: 3
[09/04 06:15:41   282s] ***** Top Nodes *****
[09/04 06:15:41   282s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:41   282s] Level 3 (Total=2	Sink=2)
[09/04 06:15:41   282s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:41   282s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:41   282s] Total Sinks		: 2
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] # Analysis View: setup_func_analysis_view
[09/04 06:15:41   282s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:41   282s] Nr. of Subtrees                : 1
[09/04 06:15:41   282s] Nr. of Sinks                   : 2
[09/04 06:15:41   282s] Nr. of Buffer                  : 2
[09/04 06:15:41   282s] Nr. of Level (including gates) : 2
[09/04 06:15:41   282s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:41   282s] No Driving Cell Specified!
[09/04 06:15:41   282s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:41   282s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s]                                  (Actual)               (Required)          
[09/04 06:15:41   282s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:41   282s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:41   282s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:41   282s] Rise Skew                      : 0(ps)                  
[09/04 06:15:41   282s] Fall Skew                      : 0(ps)                  
[09/04 06:15:41   282s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:41   282s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:41   282s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:41   282s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:41   282s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:41   282s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] view setup_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:41   282s] view hold_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Generating Clock Analysis Report clock_report/System_top.clock.report.func_mode ....
[09/04 06:15:41   282s] Generating Clock Routing Guide System_top.rguide ....
[09/04 06:15:41   282s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Clock gating checks
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Clock gating Checks Finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] #############################################################################
[09/04 06:15:41   282s] #
[09/04 06:15:41   282s] # Summary of During-Synthesis Checks
[09/04 06:15:41   282s] #
[09/04 06:15:41   282s] #############################################################################
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Types of Check                                    :          Number of warnings
[09/04 06:15:41   282s] ----------------------------------------------------------------------------
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Check RefinePlacement move distance               :          1
[09/04 06:15:41   282s] Check route layer follows preference              :          0
[09/04 06:15:41   282s] Check route follows guide                         :          0
[09/04 06:15:41   282s] clock gating checks                               :          0
[09/04 06:15:41   282s] Wire resistance checks                            :          0
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] *** End ckSynthesis (cpu=0:00:05.6, real=0:00:06.0, mem=1396.0M) ***
[09/04 06:15:41   282s] <clockDesign CMD> saveClockNets -asDontTouch -output clock_report/System_top.dontTouch.func_mode
[09/04 06:15:41   282s] Redoing specifyClockTree ...
[09/04 06:15:41   282s] Checking spec file integrity...
[09/04 06:15:41   282s] <clockDesign CMD> cleanupSpecifyClockTree
[09/04 06:15:41   282s] <clockDesign INFO> start CTS under mode: cap_mode
[09/04 06:15:41   282s] <clockDesign INFO> set CTS analysis views: setup_cap_analysis_view hold_cap_analysis_view
[09/04 06:15:41   282s] <clockDesign CMD> set_analysis_view -setup {setup_cap_analysis_view hold_cap_analysis_view} -hold {setup_cap_analysis_view hold_cap_analysis_view}
[09/04 06:15:41   282s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:15:41   282s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:15:41   282s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:15:41   282s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:41   282s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:41   282s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:41   282s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:41   282s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:41   282s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:41   282s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:41   282s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:41   282s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:41   282s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:41   282s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:41   282s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:41   282s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:41   282s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:41   282s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:41   282s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:41   282s] Summary of Active RC-Corners : 
[09/04 06:15:41   282s]  
[09/04 06:15:41   282s]  Analysis View: setup_cap_analysis_view
[09/04 06:15:41   282s]     RC-Corner Name        : RCcorner
[09/04 06:15:41   282s]     RC-Corner Index       : 0
[09/04 06:15:41   282s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:41   282s]     RC-Corner Cap Table   : ''
[09/04 06:15:41   282s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:41   282s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:41   282s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:41   282s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:41   282s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:41   282s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:41   282s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:41   282s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:41   282s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:41   282s]  
[09/04 06:15:41   282s]  Analysis View: hold_cap_analysis_view
[09/04 06:15:41   282s]     RC-Corner Name        : RCcorner
[09/04 06:15:41   282s]     RC-Corner Index       : 0
[09/04 06:15:41   282s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:41   282s]     RC-Corner Cap Table   : ''
[09/04 06:15:41   282s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:41   282s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:41   282s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:41   282s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:41   282s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:41   282s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:41   282s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:41   282s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:41   282s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:41   282s] *Info: initialize multi-corner CTS.
[09/04 06:15:41   282s] Reading timing constraints file '../dft/sdc/System_DFT_capture.sdc' ...
[09/04 06:15:41   282s] Current (total cpu=0:04:42, real=0:17:54, peak res=783.6M, current mem=1323.3M)
[09/04 06:15:41   282s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_capture.sdc, Line 9).
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:41   282s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:41   282s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:41   282s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:41   282s] Number of path exceptions in the constraint file = 2
[09/04 06:15:41   282s] Number of paths exceptions after getting compressed = 2
[09/04 06:15:41   282s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_capture.sdc completed, with 1 WARNING
[09/04 06:15:41   282s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_capture.sdc : Skipped unsupported command: set_units
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=735.6M, current mem=1336.0M)
[09/04 06:15:41   282s] Current (total cpu=0:04:42, real=0:17:54, peak res=783.6M, current mem=1336.0M)
[09/04 06:15:41   282s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[09/04 06:15:41   282s] Summary for sequential cells idenfication: 
[09/04 06:15:41   282s] Identified SBFF number: 146
[09/04 06:15:41   282s] Identified MBFF number: 0
[09/04 06:15:41   282s] Not identified SBFF number: 0
[09/04 06:15:41   282s] Not identified MBFF number: 0
[09/04 06:15:41   282s] Number of sequential cells which are not FFs: 28
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Total number of combinational cells: 433
[09/04 06:15:41   282s] Total number of sequential cells: 174
[09/04 06:15:41   282s] Total number of tristate cells: 10
[09/04 06:15:41   282s] Total number of level shifter cells: 0
[09/04 06:15:41   282s] Total number of power gating cells: 0
[09/04 06:15:41   282s] Total number of isolation cells: 0
[09/04 06:15:41   282s] Total number of power switch cells: 0
[09/04 06:15:41   282s] Total number of pulse generator cells: 0
[09/04 06:15:41   282s] Total number of always on buffers: 0
[09/04 06:15:41   282s] Total number of retention cells: 0
[09/04 06:15:41   282s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:15:41   282s] Total number of usable buffers: 26
[09/04 06:15:41   282s] List of unusable buffers:
[09/04 06:15:41   282s] Total number of unusable buffers: 0
[09/04 06:15:41   282s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:15:41   282s] Total number of usable inverters: 28
[09/04 06:15:41   282s] List of unusable inverters:
[09/04 06:15:41   282s] Total number of unusable inverters: 0
[09/04 06:15:41   282s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:15:41   282s] Total number of identified usable delay cells: 8
[09/04 06:15:41   282s] List of identified unusable delay cells:
[09/04 06:15:41   282s] Total number of identified unusable delay cells: 0
[09/04 06:15:41   282s] <clockDesign CMD> specifyClockTree -file clock_report/System_top.dontTouch.func_mode
[09/04 06:15:41   282s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:15:41   282s] Checking spec file integrity...
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Reading clock tree spec file 'clock_report/System_top.dontTouch.func_mode' ...
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:15:41   282s] Active Analysis Views for CTS are,
[09/04 06:15:41   282s] #1 setup_cap_analysis_view
[09/04 06:15:41   282s] #2 hold_cap_analysis_view
[09/04 06:15:41   282s] Default Analysis Views is setup_cap_analysis_view
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] ***** !! NOTE !! *****
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[09/04 06:15:41   282s] If you want to change the behavior, you need to use the SetDPinAsSync
[09/04 06:15:41   282s] or SetIoPinAsSync statement in the clock tree specification file,
[09/04 06:15:41   282s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[09/04 06:15:41   282s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[09/04 06:15:41   282s] before specifyClockTree command.
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1350.1M) ***
[09/04 06:15:41   282s] <clockDesign CMD> specifyClockTree -file Clock.ctstch.cap_mode
[09/04 06:15:41   282s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:15:41   282s] Redoing specifyClockTree ...
[09/04 06:15:41   282s] Checking spec file integrity...
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Reading clock tree spec file 'Clock.ctstch.cap_mode' ...
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] RouteType               : FE_CTS_DEFAULT
[09/04 06:15:41   282s] PreferredExtraSpace     : 1
[09/04 06:15:41   282s] Shield                  : NONE
[09/04 06:15:41   282s] PreferLayer             : M3 M4 
[09/04 06:15:41   282s] RC Information for View setup_cap_analysis_view :
[09/04 06:15:41   282s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:15:41   282s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:15:41   282s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:15:41   282s] Est. Via Cap            : 0.164437(ff)
[09/04 06:15:41   282s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:15:41   282s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:15:41   282s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:41   282s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:41   282s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:41   282s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] RC Information for View hold_cap_analysis_view :
[09/04 06:15:41   282s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:15:41   282s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:15:41   282s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:15:41   282s] Est. Via Cap            : 0.164437(ff)
[09/04 06:15:41   282s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:15:41   282s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:15:41   282s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:41   282s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:41   282s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:41   282s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] RouteType               : FE_CTS_DEFAULT_LEAF
[09/04 06:15:41   282s] PreferredExtraSpace     : 1
[09/04 06:15:41   282s] Shield                  : NONE
[09/04 06:15:41   282s] PreferLayer             : M3 M4 
[09/04 06:15:41   282s] RC Information for View setup_cap_analysis_view :
[09/04 06:15:41   282s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:15:41   282s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:15:41   282s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:15:41   282s] Est. Via Cap            : 0.164437(ff)
[09/04 06:15:41   282s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:15:41   282s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:15:41   282s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:41   282s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:41   282s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:41   282s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] RC Information for View hold_cap_analysis_view :
[09/04 06:15:41   282s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:15:41   282s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:15:41   282s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:15:41   282s] Est. Via Cap            : 0.164437(ff)
[09/04 06:15:41   282s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:15:41   282s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:15:41   282s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:41   282s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:41   282s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:41   282s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:15:41   282s] Active Analysis Views for CTS are,
[09/04 06:15:41   282s] #1 setup_cap_analysis_view
[09/04 06:15:41   282s] #2 hold_cap_analysis_view
[09/04 06:15:41   282s] Default Analysis Views is setup_cap_analysis_view
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] ****** AutoClockRootPin ******
[09/04 06:15:41   282s] AutoClockRootPin 1: UART_CLK
[09/04 06:15:41   282s] # NoGating         NO
[09/04 06:15:41   282s] # SetDPinAsSync    NO
[09/04 06:15:41   282s] # SetIoPinAsSync   NO
[09/04 06:15:41   282s] # SetAsyncSRPinAsSync   NO
[09/04 06:15:41   282s] # SetTriStEnPinAsSync   NO
[09/04 06:15:41   282s] # SetBBoxPinAsSync   NO
[09/04 06:15:41   282s] # RouteClkNet      YES
[09/04 06:15:41   282s] # PostOpt          YES
[09/04 06:15:41   282s] # RouteType        FE_CTS_DEFAULT
[09/04 06:15:41   282s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] ***** !! NOTE !! *****
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[09/04 06:15:41   282s] If you want to change the behavior, you need to use the SetDPinAsSync
[09/04 06:15:41   282s] or SetIoPinAsSync statement in the clock tree specification file,
[09/04 06:15:41   282s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[09/04 06:15:41   282s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[09/04 06:15:41   282s] before specifyClockTree command.
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1350.1M) ***
[09/04 06:15:41   282s] <clockDesign CMD> deleteClockTree -all
[09/04 06:15:41   282s] Redoing specifyClockTree ...
[09/04 06:15:41   282s] Checking spec file integrity...
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] deleteClockTree Option :  -all 
[09/04 06:15:41   282s] List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:15:41   282s] List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:15:41   282s] List of valid cells: CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M CLKINVX32M CLKINVX40M 
[09/04 06:15:41   282s] *** 2 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
[09/04 06:15:41   282s] *** Use changeClockStatus to change the FIXED status. ***
[09/04 06:15:41   282s] *** Removed (0) buffers and (0) inverters in Clock UART_CLK.
[09/04 06:15:41   282s] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1350.055M)
[09/04 06:15:41   282s] *** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1350.1M) ***
[09/04 06:15:41   282s] <clockDesign CMD> ckSynthesis -forceReconvergent -report clock_report/System_top.clock.report.cap_mode -trace clock_report/System_top.clock.trace.cap_mode
[09/04 06:15:41   282s] Redoing specifyClockTree ...
[09/04 06:15:41   282s] Checking spec file integrity...
[09/04 06:15:41   282s] **WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:15:41   282s] List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:15:41   282s] List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:15:41   282s] List of valid cells: CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M CLKINVX32M CLKINVX40M 
[09/04 06:15:41   282s] CTS automatically preserve module port U0_ClkDiv/o_div_clk on ClkDiv_00000004_test_1
[09/04 06:15:41   282s] CTS automatically preserve module port u_CLK_GATE/GATED_CLK on CLK_GATE
[09/04 06:15:41   282s] CTS automatically preserve module port U0_ClkDiv/o_div_clk on ClkDiv_00000004_test_1
[09/04 06:15:41   282s] CTS automatically preserve module port u_CLK_GATE/GATED_CLK on CLK_GATE
[09/04 06:15:41   282s] ***** Allocate Placement Memory Finished (MEM: 1350.055M)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Start to trace clock trees ...
[09/04 06:15:41   282s] *** Begin Tracer (mem=1350.1M) ***
[09/04 06:15:41   282s] Tracing Clock UART_CLK ...
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Reconvergent mux Check for spec:UART_CLK 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] *** End Tracer (mem=1350.1M) ***
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] #############################################################################
[09/04 06:15:41   282s] #
[09/04 06:15:41   282s] # During-Synthesis Checks and Parameters
[09/04 06:15:41   282s] #
[09/04 06:15:41   282s] #############################################################################
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Types of Check                                    :          Enabled|Disabled
[09/04 06:15:41   282s] ----------------------------------------------------------------------------
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Check RefinePlacement move distance               :          enabled
[09/04 06:15:41   282s] Check route layer follows preference              :          enabled
[09/04 06:15:41   282s] Check route follows guide                         :          enabled
[09/04 06:15:41   282s] clock gating checks                               :          enabled
[09/04 06:15:41   282s] Wire resistance check                             :          enabled
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Parameters of checking :
[09/04 06:15:41   282s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:15:41   282s] Use setCTSMode to change default values.
[09/04 06:15:41   282s] ----------------------------------------------------------------------------
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 1) Route layer follows preference check
[09/04 06:15:41   282s]    Minimum preferred layer utilization            :          80% (default)
[09/04 06:15:41   282s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:15:41   282s] 2) Route follows guide check
[09/04 06:15:41   282s]    Deviation in length from route guide           :          50% (user set)
[09/04 06:15:41   282s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:15:41   282s]    Delay threshold                                :          10(ps) (default)
[09/04 06:15:41   282s] 3) Saving intermediate database
[09/04 06:15:41   282s]    Save long-running subtrees time                :          0(min) (default)
[09/04 06:15:41   282s]    Maximum number of saved databases              :          1 (default)
[09/04 06:15:41   282s] 4) Clock gating location check
[09/04 06:15:41   282s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:15:41   282s] 5) Wire resistance check
[09/04 06:15:41   282s]    Allowed resistance deviation                   :          0.2 (default)
[09/04 06:15:41   282s]    Resistance threshold                           :          16.32 Ohm (user set)
[09/04 06:15:41   282s]    Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:15:41   282s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:15:41   282s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:15:41   282s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:15:41   282s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:15:41   282s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] ****** Clock Tree (UART_CLK) Structure
[09/04 06:15:41   282s] Max. Skew           : 200(ps)
[09/04 06:15:41   282s] Max. Sink Transition: 200(ps)
[09/04 06:15:41   282s] Max. Buf Transition : 200(ps)
[09/04 06:15:41   282s] Max. Delay          : 10(ps)
[09/04 06:15:41   282s] Min. Delay          : 0(ps)
[09/04 06:15:41   282s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:15:41   282s] Nr. Subtrees                    : 3
[09/04 06:15:41   282s] Nr. Sinks                       : 2
[09/04 06:15:41   282s] Nr.          Rising  Sync Pins  : 2
[09/04 06:15:41   282s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:15:41   282s] Nr.          Falling Sync Pins  : 0
[09/04 06:15:41   282s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:15:41   282s] Nr. Unsync Pins                 : 0
[09/04 06:15:41   282s] ***********************************************************
[09/04 06:15:41   282s] SubTree No: 0
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Input_Pin:  (UART_CLK__L2_I0/A)
[09/04 06:15:41   282s] Output_Pin: (UART_CLK__L2_I0/Y)
[09/04 06:15:41   282s] Output_Net: (UART_CLK__L2_N0) DontTouch  
[09/04 06:15:41   282s] SubTree No: 1
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Input_Pin:  (UART_CLK__L1_I0/A)
[09/04 06:15:41   282s] Output_Pin: (UART_CLK__L1_I0/Y)
[09/04 06:15:41   282s] Output_Net: (UART_CLK__L1_N0) DontTouch  
[09/04 06:15:41   282s] SubTree No: 2
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Input_Pin:  (NULL)
[09/04 06:15:41   282s] Output_Pin: (UART_CLK)
[09/04 06:15:41   282s] Output_Net: (UART_CLK) DontTouch  
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] #############################################################################
[09/04 06:15:41   282s] #
[09/04 06:15:41   282s] # Summary of During-Synthesis Checks
[09/04 06:15:41   282s] #
[09/04 06:15:41   282s] #############################################################################
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Types of Check                                    :          Number of warnings
[09/04 06:15:41   282s] ----------------------------------------------------------------------------
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Check RefinePlacement move distance               :          0
[09/04 06:15:41   282s] Check route layer follows preference              :          0
[09/04 06:15:41   282s] Check route follows guide                         :          0
[09/04 06:15:41   282s] clock gating checks                               :          0
[09/04 06:15:41   282s] Wire resistance checks                            :          0
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] ***** Allocate Placement Memory Finished (MEM: 1350.055M)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Start to trace clock trees ...
[09/04 06:15:41   282s] *** Begin Tracer (mem=1350.1M) ***
[09/04 06:15:41   282s] Tracing Clock UART_CLK ...
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Reconvergent mux Check for spec:UART_CLK 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] *** End Tracer (mem=1350.1M) ***
[09/04 06:15:41   282s] ***** Allocate Obstruction Memory  Finished (MEM: 1350.055M)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] #############################################################################
[09/04 06:15:41   282s] #
[09/04 06:15:41   282s] # Pre-Synthesis Checks and Parameters
[09/04 06:15:41   282s] #
[09/04 06:15:41   282s] #############################################################################
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Types of Check                                    :          Enabled|Disabled
[09/04 06:15:41   282s] ----------------------------------------------------------------------------
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Check cell drive strength                         :          enabled
[09/04 06:15:41   282s] Check root input transition                       :          enabled
[09/04 06:15:41   282s] Check pin capacitance                             :          enabled
[09/04 06:15:41   282s] Check multiple path through MUX                   :          enabled
[09/04 06:15:41   282s] Check gating depth                                :          enabled
[09/04 06:15:41   282s] Check placement near clock pins                   :          enabled
[09/04 06:15:41   282s] Check route blockages over clock pins             :          enabled
[09/04 06:15:41   282s] Report FIXED, DontUse and DontTouch               :          enabled
[09/04 06:15:41   282s] clock gating checks                               :          enabled
[09/04 06:15:41   282s] MacroModel checks                                 :          enabled
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Parameters of checking :
[09/04 06:15:41   282s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:15:41   282s] Use setCTSMode to change default values.
[09/04 06:15:41   282s] ----------------------------------------------------------------------------
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 1) Pin capacitance check
[09/04 06:15:41   282s]    Threshold for MaxCap check                     :          90% of constraint (default)
[09/04 06:15:41   282s] 2) Gating depth check
[09/04 06:15:41   282s]    Maximum gating depth                           :          10 levels (default)
[09/04 06:15:41   282s] 3) Placement near clock pin check
[09/04 06:15:41   282s]    Threshold distance for placeable location      :          8.61(um) (default)
[09/04 06:15:41   282s] 4) Clock gating location check
[09/04 06:15:41   282s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:15:41   282s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[09/04 06:15:41   282s] 5) Macromodel check
[09/04 06:15:41   282s]    MacroModel max delay threshold                 :          0.9 (default)
[09/04 06:15:41   282s]    MacroModel max skew threshold                  :          0.9 (default)
[09/04 06:15:41   282s]    MacroModel variance step size                  :          100ps  (default)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:15:41   282s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:15:41   282s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:15:41   282s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:15:41   282s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Max Cap Limit Checks
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Max Cap Limit Checks Finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Deep Gating Level Checks
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] ** INFO Clock UART_CLK has a maximum of 2 levels of logic before synthesis.
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Max placement distance Checks
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Max placement distance Checks Finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Root input tran Checks
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Root input tran Checks Finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Attribute settings check 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Following standard cells instances have FIXED placement
[09/04 06:15:41   282s] ---------------------------------------------------------
[09/04 06:15:41   282s] CLKINVX32M           : UART_CLK__L2_I0     
[09/04 06:15:41   282s] CLKINVX40M           : UART_CLK__L1_I0     
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Following instances are marked as DontTouch
[09/04 06:15:41   282s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:15:41   282s] | Instance                                                                                 | Analysis Views                        |
[09/04 06:15:41   282s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:15:41   282s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Following Cells are marked as DontUse in library 
[09/04 06:15:41   282s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:41   282s] | Cell                              | Analysis Views                                                                               |
[09/04 06:15:41   282s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Following Cells are marked as DontUse in SDC
[09/04 06:15:41   282s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:41   282s] | Cell                              | Analysis Views                                                                               |
[09/04 06:15:41   282s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Following Cells are marked as DontTouch in library 
[09/04 06:15:41   282s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:41   282s] | Cell                              | Analysis Views                                                                               |
[09/04 06:15:41   282s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Following Cells are marked as DontTouch in SDC
[09/04 06:15:41   282s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:41   282s] | Cell                              | Analysis Views                                                                               |
[09/04 06:15:41   282s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Attribute settings check Finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Routing OBS checks
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Routing OBS Checks Finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Weak Cell Checks
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Weak Cell Checks Finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] MacroModel Debugging Check
[09/04 06:15:41   282s] ==========================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Clock gating checks
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Clock gating Checks Finished, CPU=0:00:00.0 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] #############################################################################
[09/04 06:15:41   282s] #
[09/04 06:15:41   282s] # Summary of Pre-Synthesis Checks
[09/04 06:15:41   282s] #
[09/04 06:15:41   282s] #############################################################################
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Types of Check                                    :          Number of warnings
[09/04 06:15:41   282s] ----------------------------------------------------------------------------
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Check cell drive strength                         :          0
[09/04 06:15:41   282s] Check root input transition                       :          0
[09/04 06:15:41   282s] Check pin capacitance                             :          0
[09/04 06:15:41   282s] Check multiple path through MUX                   :          0
[09/04 06:15:41   282s] Check gating depth                                :          0
[09/04 06:15:41   282s] Check placement near clock pins                   :          0
[09/04 06:15:41   282s] Check route blockages over clock pins             :          0
[09/04 06:15:41   282s] Report FIXED, DontUse and DontTouch               :          0
[09/04 06:15:41   282s] clock gating checks                               :          0
[09/04 06:15:41   282s] MacroModel checks                                 :          0
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] #############################################################################
[09/04 06:15:41   282s] #
[09/04 06:15:41   282s] # During-Synthesis Checks and Parameters
[09/04 06:15:41   282s] #
[09/04 06:15:41   282s] #############################################################################
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Types of Check                                    :          Enabled|Disabled
[09/04 06:15:41   282s] ----------------------------------------------------------------------------
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Check RefinePlacement move distance               :          enabled
[09/04 06:15:41   282s] Check route layer follows preference              :          enabled
[09/04 06:15:41   282s] Check route follows guide                         :          enabled
[09/04 06:15:41   282s] clock gating checks                               :          enabled
[09/04 06:15:41   282s] Wire resistance check                             :          enabled
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Parameters of checking :
[09/04 06:15:41   282s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:15:41   282s] Use setCTSMode to change default values.
[09/04 06:15:41   282s] ----------------------------------------------------------------------------
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 1) Route layer follows preference check
[09/04 06:15:41   282s]    Minimum preferred layer utilization            :          80% (default)
[09/04 06:15:41   282s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:15:41   282s] 2) Route follows guide check
[09/04 06:15:41   282s]    Deviation in length from route guide           :          50% (user set)
[09/04 06:15:41   282s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:15:41   282s]    Delay threshold                                :          10(ps) (default)
[09/04 06:15:41   282s] 3) Saving intermediate database
[09/04 06:15:41   282s]    Save long-running subtrees time                :          0(min) (default)
[09/04 06:15:41   282s]    Maximum number of saved databases              :          1 (default)
[09/04 06:15:41   282s] 4) Clock gating location check
[09/04 06:15:41   282s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:15:41   282s] 5) Wire resistance check
[09/04 06:15:41   282s]    Allowed resistance deviation                   :          0.2 (default)
[09/04 06:15:41   282s]    Resistance threshold                           :          16.32 Ohm (user set)
[09/04 06:15:41   282s]    Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:15:41   282s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:15:41   282s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:15:41   282s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:15:41   282s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:15:41   282s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] ****** Clock Tree (UART_CLK) Structure
[09/04 06:15:41   282s] Max. Skew           : 200(ps)
[09/04 06:15:41   282s] Max. Sink Transition: 200(ps)
[09/04 06:15:41   282s] Max. Buf Transition : 200(ps)
[09/04 06:15:41   282s] Max. Delay          : 10(ps)
[09/04 06:15:41   282s] Min. Delay          : 0(ps)
[09/04 06:15:41   282s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:15:41   282s] Nr. Subtrees                    : 3
[09/04 06:15:41   282s] Nr. Sinks                       : 2
[09/04 06:15:41   282s] Nr.          Rising  Sync Pins  : 2
[09/04 06:15:41   282s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:15:41   282s] Nr.          Falling Sync Pins  : 0
[09/04 06:15:41   282s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:15:41   282s] Nr. Unsync Pins                 : 0
[09/04 06:15:41   282s] ***********************************************************
[09/04 06:15:41   282s] SubTree No: 0
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Input_Pin:  (UART_CLK__L2_I0/A)
[09/04 06:15:41   282s] Output_Pin: (UART_CLK__L2_I0/Y)
[09/04 06:15:41   282s] Output_Net: (UART_CLK__L2_N0) DontTouch  
[09/04 06:15:41   282s] **** CK_START: Macro Models Generation (mem=1358.1M)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Macro model: Skew=0[17,17]ps N1 inTran=0/0ps.
[09/04 06:15:41   282s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1358.1M)
[09/04 06:15:41   282s] SubTree No: 1
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Input_Pin:  (UART_CLK__L1_I0/A)
[09/04 06:15:41   282s] Output_Pin: (UART_CLK__L1_I0/Y)
[09/04 06:15:41   282s] Output_Net: (UART_CLK__L1_N0) DontTouch  
[09/04 06:15:41   282s] **** CK_START: Macro Models Generation (mem=1358.1M)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Macro model: Skew=0[55,55]ps N2 inTran=0/0ps.
[09/04 06:15:41   282s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1358.1M)
[09/04 06:15:41   282s] SubTree No: 2
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Input_Pin:  (NULL)
[09/04 06:15:41   282s] Output_Pin: (UART_CLK)
[09/04 06:15:41   282s] Output_Net: (UART_CLK) DontTouch  
[09/04 06:15:41   282s] **WARN: (IMPCK-7111):	Find no downstream free points to minimize skew for DontTouch net UART_CLK.
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Refine place movement check
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] **INFO: The distance threshold for maximum refine placement move is 6.016750 microns (5% of max driving distance).
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] ***** Start Refine Placement.....
[09/04 06:15:41   282s] *** Starting refinePlace (0:04:42 mem=1358.1M) ***
[09/04 06:15:41   282s] Total net length = 3.783e+04 (1.852e+04 1.930e+04) (ext = 1.478e+03)
[09/04 06:15:41   282s] Starting refinePlace ...
[09/04 06:15:41   282s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:41   282s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:15:41   282s] Density distribution unevenness ratio = 35.944%
[09/04 06:15:41   282s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:15:41   282s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1358.1MB) @(0:04:42 - 0:04:42).
[09/04 06:15:41   282s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:41   282s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 06:15:41   282s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:41   282s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1358.1MB) @(0:04:42 - 0:04:42).
[09/04 06:15:41   282s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:41   282s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1358.1MB
[09/04 06:15:41   282s] Statistics of distance of Instance movement in refine placement:
[09/04 06:15:41   282s]   maximum (X+Y) =         0.00 um
[09/04 06:15:41   282s]   mean    (X+Y) =         0.00 um
[09/04 06:15:41   282s] Summary Report:
[09/04 06:15:41   282s] Instances move: 0 (out of 1220 movable)
[09/04 06:15:41   282s] Mean displacement: 0.00 um
[09/04 06:15:41   282s] Max displacement: 0.00 um 
[09/04 06:15:41   282s] Total instances moved : 0
[09/04 06:15:41   282s] Total net length = 3.783e+04 (1.852e+04 1.930e+04) (ext = 1.478e+03)
[09/04 06:15:41   282s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1358.1MB
[09/04 06:15:41   282s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1358.1MB) @(0:04:42 - 0:04:42).
[09/04 06:15:41   282s] *** Finished refinePlace (0:04:42 mem=1358.1M) ***
[09/04 06:15:41   282s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1358.055M)
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] **INFO: Total instances moved beyond threshold limit during refinePlace are 0...
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] 
[09/04 06:15:41   282s] Refine place movement check finished, CPU=0:00:00.1 
[09/04 06:15:41   282s] ============================================================
[09/04 06:15:41   282s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:42   283s] Total Clock Level	: 3
[09/04 06:15:42   283s] ***** Top Nodes *****
[09/04 06:15:42   283s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:42   283s] Level 3 (Total=2	Sink=2)
[09/04 06:15:42   283s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:42   283s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:42   283s] Total Sinks		: 2
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] # Analysis View: setup_cap_analysis_view
[09/04 06:15:42   283s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:42   283s] Nr. of Subtrees                : 1
[09/04 06:15:42   283s] Nr. of Sinks                   : 2
[09/04 06:15:42   283s] Nr. of Buffer                  : 2
[09/04 06:15:42   283s] Nr. of Level (including gates) : 2
[09/04 06:15:42   283s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:42   283s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:42   283s] No Driving Cell Specified!
[09/04 06:15:42   283s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:42   283s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s]                                  (Actual)               (Required)          
[09/04 06:15:42   283s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:42   283s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:42   283s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:42   283s] Rise Skew                      : 0(ps)                  
[09/04 06:15:42   283s] Fall Skew                      : 0(ps)                  
[09/04 06:15:42   283s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:42   283s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] view setup_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:42   283s] view hold_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Clock Analysis (CPU Time 0:00:00.5)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:42   283s] Switching to the default view 'setup_cap_analysis_view'...
[09/04 06:15:42   283s] *** Look For Reconvergent Clock Component ***
[09/04 06:15:42   283s] The clock tree UART_CLK has no reconvergent cell.
[09/04 06:15:42   283s] Reducing the latency of clock tree 'UART_CLK' in 'setup_cap_analysis_view' view ...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Calculating pre-route downstream delay for clock tree 'UART_CLK'...
[09/04 06:15:42   283s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[09/04 06:15:42   283s] MaxTriggerDelay: 56.8 (ps)
[09/04 06:15:42   283s] MinTriggerDelay: 56.8 (ps)
[09/04 06:15:42   283s] Skew: 0 (ps)
[09/04 06:15:42   283s] *** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1386.7M) ***
[09/04 06:15:42   283s] Reducing the skew of clock tree 'UART_CLK' in 'setup_cap_analysis_view' view ...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] MaxTriggerDelay: 56.8 (ps)
[09/04 06:15:42   283s] MinTriggerDelay: 56.8 (ps)
[09/04 06:15:42   283s] Skew: 0 (ps)
[09/04 06:15:42   283s] *** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1386.7M) ***
[09/04 06:15:42   283s] resized 0 standard cell(s).
[09/04 06:15:42   283s] inserted 0 standard cell(s).
[09/04 06:15:42   283s] deleted 0 standard cell(s).
[09/04 06:15:42   283s] moved 0 standard cell(s).
[09/04 06:15:42   283s] *** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=1386.7M) ***
[09/04 06:15:42   283s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:42   283s] Total Clock Level	: 3
[09/04 06:15:42   283s] ***** Top Nodes *****
[09/04 06:15:42   283s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:42   283s] Level 3 (Total=2	Sink=2)
[09/04 06:15:42   283s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:42   283s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:42   283s] Total Sinks		: 2
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] # Analysis View: setup_cap_analysis_view
[09/04 06:15:42   283s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:42   283s] Nr. of Subtrees                : 1
[09/04 06:15:42   283s] Nr. of Sinks                   : 2
[09/04 06:15:42   283s] Nr. of Buffer                  : 2
[09/04 06:15:42   283s] Nr. of Level (including gates) : 2
[09/04 06:15:42   283s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:42   283s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:42   283s] No Driving Cell Specified!
[09/04 06:15:42   283s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:42   283s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s]                                  (Actual)               (Required)          
[09/04 06:15:42   283s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:42   283s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:42   283s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:42   283s] Rise Skew                      : 0(ps)                  
[09/04 06:15:42   283s] Fall Skew                      : 0(ps)                  
[09/04 06:15:42   283s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:42   283s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] view setup_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:42   283s] view hold_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Generating Clock Analysis Report clock_report/System_top.clock.report.cap_mode ....
[09/04 06:15:42   283s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:42   283s] *** ckSynthesis Opt Latency (cpu=0:00:00.5 real=0:00:01.0 mem=1386.7M) ***
[09/04 06:15:42   283s] ***** Start Refine Placement.....
[09/04 06:15:42   283s] *** Starting refinePlace (0:04:43 mem=1386.7M) ***
[09/04 06:15:42   283s] Total net length = 3.783e+04 (1.852e+04 1.930e+04) (ext = 1.478e+03)
[09/04 06:15:42   283s] Starting refinePlace ...
[09/04 06:15:42   283s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:42   283s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:15:42   283s] Density distribution unevenness ratio = 35.944%
[09/04 06:15:42   283s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:15:42   283s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1386.7MB) @(0:04:43 - 0:04:43).
[09/04 06:15:42   283s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:42   283s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 06:15:42   283s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:42   283s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1386.7MB) @(0:04:43 - 0:04:43).
[09/04 06:15:42   283s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:42   283s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1386.7MB
[09/04 06:15:42   283s] Statistics of distance of Instance movement in refine placement:
[09/04 06:15:42   283s]   maximum (X+Y) =         0.00 um
[09/04 06:15:42   283s]   mean    (X+Y) =         0.00 um
[09/04 06:15:42   283s] Summary Report:
[09/04 06:15:42   283s] Instances move: 0 (out of 1220 movable)
[09/04 06:15:42   283s] Mean displacement: 0.00 um
[09/04 06:15:42   283s] Max displacement: 0.00 um 
[09/04 06:15:42   283s] Total instances moved : 0
[09/04 06:15:42   283s] Total net length = 3.783e+04 (1.852e+04 1.930e+04) (ext = 1.478e+03)
[09/04 06:15:42   283s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1386.7MB
[09/04 06:15:42   283s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1386.7MB) @(0:04:43 - 0:04:43).
[09/04 06:15:42   283s] *** Finished refinePlace (0:04:43 mem=1386.7M) ***
[09/04 06:15:42   283s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1386.672M)
[09/04 06:15:42   283s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:42   283s] Total Clock Level	: 3
[09/04 06:15:42   283s] ***** Top Nodes *****
[09/04 06:15:42   283s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:42   283s] Level 3 (Total=2	Sink=2)
[09/04 06:15:42   283s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:42   283s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:42   283s] Total Sinks		: 2
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] # Analysis View: setup_cap_analysis_view
[09/04 06:15:42   283s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:42   283s] Nr. of Subtrees                : 1
[09/04 06:15:42   283s] Nr. of Sinks                   : 2
[09/04 06:15:42   283s] Nr. of Buffer                  : 2
[09/04 06:15:42   283s] Nr. of Level (including gates) : 2
[09/04 06:15:42   283s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:42   283s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:42   283s] No Driving Cell Specified!
[09/04 06:15:42   283s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:42   283s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s]                                  (Actual)               (Required)          
[09/04 06:15:42   283s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:42   283s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:42   283s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:42   283s] Rise Skew                      : 0(ps)                  
[09/04 06:15:42   283s] Fall Skew                      : 0(ps)                  
[09/04 06:15:42   283s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:42   283s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] view setup_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:42   283s] view hold_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:42   283s] **ERROR: (IMPLIC-90):	This command "clockDesign -specFile Clock.ctstch -outDir clock_report ..." does not have the necessary license to run and there are no optional licenses installed that can enable this command using the current base-license of 'fexl'.
[09/04 06:15:42   283s] Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
[09/04 06:15:42   283s] **WARN: (IMPCK-813):	Cannot find NanoRoute license. Give up routing clock nets!
[09/04 06:15:42   283s] *** Look For Un-Routed Clock Tree Net ***
[09/04 06:15:42   283s] ERROR: net UART_CLK in clock tree UART_CLK is not routed
[09/04 06:15:42   283s] ERROR: net UART_CLK__L1_N0 in clock tree UART_CLK is not routed
[09/04 06:15:42   283s] ERROR: net UART_CLK__L2_N0 in clock tree UART_CLK is not routed
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Routing correlation check
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Min length threshold value is :: 82 microns
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Allowed deviation from route guide is 50%
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Routing correlation check finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Wire resistance checks
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] Calculating clock delays in preRoute mode...
[09/04 06:15:42   283s] Calculating clock delays in clkRouteOnly mode...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Wire resistance checks Finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:42   283s] Total Clock Level	: 3
[09/04 06:15:42   283s] ***** Top Nodes *****
[09/04 06:15:42   283s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:42   283s] Level 3 (Total=2	Sink=2)
[09/04 06:15:42   283s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:42   283s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:42   283s] Total Sinks		: 2
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] # Analysis View: setup_cap_analysis_view
[09/04 06:15:42   283s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:42   283s] Nr. of Subtrees                : 1
[09/04 06:15:42   283s] Nr. of Sinks                   : 2
[09/04 06:15:42   283s] Nr. of Buffer                  : 2
[09/04 06:15:42   283s] Nr. of Level (including gates) : 2
[09/04 06:15:42   283s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:42   283s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:42   283s] No Driving Cell Specified!
[09/04 06:15:42   283s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:42   283s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s]                                  (Actual)               (Required)          
[09/04 06:15:42   283s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:42   283s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:42   283s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:42   283s] Rise Skew                      : 0(ps)                  
[09/04 06:15:42   283s] Fall Skew                      : 0(ps)                  
[09/04 06:15:42   283s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:42   283s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] view setup_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:42   283s] view hold_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:42   283s] setting up for view 'setup_cap_analysis_view'...
[09/04 06:15:42   283s] setting up for view 'hold_cap_analysis_view'...
[09/04 06:15:42   283s] Selecting the worst MMMC view of clock tree 'UART_CLK' ...
[09/04 06:15:42   283s] resized 0 standard cell(s).
[09/04 06:15:42   283s] inserted 0 standard cell(s).
[09/04 06:15:42   283s] *** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1386.7M) ***
[09/04 06:15:42   283s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1386.7M) ***
[09/04 06:15:42   283s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:42   283s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:42   283s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] None of the clock tree buffers/gates are modified by the skew optimization.
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Switching to the default view 'setup_cap_analysis_view' ...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] *** None of the buffer chains at roots are modified by the fine-tune process.
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:42   283s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:42   283s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:42   283s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:42   283s] *** Look For Reconvergent Clock Component ***
[09/04 06:15:42   283s] The clock tree UART_CLK has no reconvergent cell.
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:42   283s] Total Clock Level	: 3
[09/04 06:15:42   283s] ***** Top Nodes *****
[09/04 06:15:42   283s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:42   283s] Level 3 (Total=2	Sink=2)
[09/04 06:15:42   283s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:42   283s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:42   283s] Total Sinks		: 2
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] # Analysis View: setup_cap_analysis_view
[09/04 06:15:42   283s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:42   283s] Nr. of Subtrees                : 1
[09/04 06:15:42   283s] Nr. of Sinks                   : 2
[09/04 06:15:42   283s] Nr. of Buffer                  : 2
[09/04 06:15:42   283s] Nr. of Level (including gates) : 2
[09/04 06:15:42   283s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:42   283s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:42   283s] No Driving Cell Specified!
[09/04 06:15:42   283s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:42   283s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s]                                  (Actual)               (Required)          
[09/04 06:15:42   283s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:42   283s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:42   283s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:42   283s] Rise Skew                      : 0(ps)                  
[09/04 06:15:42   283s] Fall Skew                      : 0(ps)                  
[09/04 06:15:42   283s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:42   283s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:42   283s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:42   283s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] view setup_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:42   283s] view hold_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Generating Clock Analysis Report clock_report/System_top.clock.report.cap_mode ....
[09/04 06:15:42   283s] Generating Clock Routing Guide System_top.rguide ....
[09/04 06:15:42   283s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Clock gating checks
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Clock gating Checks Finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] #############################################################################
[09/04 06:15:42   283s] #
[09/04 06:15:42   283s] # Summary of During-Synthesis Checks
[09/04 06:15:42   283s] #
[09/04 06:15:42   283s] #############################################################################
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Types of Check                                    :          Number of warnings
[09/04 06:15:42   283s] ----------------------------------------------------------------------------
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Check RefinePlacement move distance               :          0
[09/04 06:15:42   283s] Check route layer follows preference              :          0
[09/04 06:15:42   283s] Check route follows guide                         :          0
[09/04 06:15:42   283s] clock gating checks                               :          0
[09/04 06:15:42   283s] Wire resistance checks                            :          0
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] *** End ckSynthesis (cpu=0:00:00.7, real=0:00:01.0, mem=1397.2M) ***
[09/04 06:15:42   283s] <clockDesign CMD> saveClockNets -asDontTouch -output clock_report/System_top.dontTouch.cap_mode
[09/04 06:15:42   283s] Redoing specifyClockTree ...
[09/04 06:15:42   283s] Checking spec file integrity...
[09/04 06:15:42   283s] <clockDesign CMD> cleanupSpecifyClockTree
[09/04 06:15:42   283s] <clockDesign INFO> start CTS under mode: scan_mode
[09/04 06:15:42   283s] <clockDesign INFO> set CTS analysis views: setup_scan_analysis_view hold_scan_analysis_view
[09/04 06:15:42   283s] <clockDesign CMD> set_analysis_view -setup {setup_scan_analysis_view hold_scan_analysis_view} -hold {setup_scan_analysis_view hold_scan_analysis_view}
[09/04 06:15:42   283s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:15:42   283s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:15:42   283s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:15:42   283s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:42   283s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:42   283s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:42   283s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:42   283s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:42   283s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:42   283s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:42   283s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:42   283s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:42   283s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:42   283s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:42   283s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:42   283s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:42   283s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:42   283s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:42   283s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:42   283s] Summary of Active RC-Corners : 
[09/04 06:15:42   283s]  
[09/04 06:15:42   283s]  Analysis View: setup_scan_analysis_view
[09/04 06:15:42   283s]     RC-Corner Name        : RCcorner
[09/04 06:15:42   283s]     RC-Corner Index       : 0
[09/04 06:15:42   283s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:42   283s]     RC-Corner Cap Table   : ''
[09/04 06:15:42   283s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:42   283s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:42   283s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:42   283s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:42   283s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:42   283s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:42   283s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:42   283s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:42   283s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:42   283s]  
[09/04 06:15:42   283s]  Analysis View: hold_scan_analysis_view
[09/04 06:15:42   283s]     RC-Corner Name        : RCcorner
[09/04 06:15:42   283s]     RC-Corner Index       : 0
[09/04 06:15:42   283s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:42   283s]     RC-Corner Cap Table   : ''
[09/04 06:15:42   283s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:42   283s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:42   283s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:42   283s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:42   283s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:42   283s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:42   283s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:42   283s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:42   283s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:42   283s] *Info: initialize multi-corner CTS.
[09/04 06:15:42   283s] Reading timing constraints file '../dft/sdc/System_DFT_scan.sdc' ...
[09/04 06:15:42   283s] Current (total cpu=0:04:43, real=0:17:55, peak res=783.6M, current mem=1323.3M)
[09/04 06:15:42   283s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_scan.sdc, Line 9).
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:15:42   283s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:15:42   283s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:15:42   283s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:15:42   283s] Number of path exceptions in the constraint file = 2
[09/04 06:15:42   283s] Number of paths exceptions after getting compressed = 2
[09/04 06:15:42   283s] INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_scan.sdc completed, with 1 WARNING
[09/04 06:15:42   283s] WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_scan.sdc : Skipped unsupported command: set_units
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=736.5M, current mem=1336.0M)
[09/04 06:15:42   283s] Current (total cpu=0:04:43, real=0:17:55, peak res=783.6M, current mem=1336.0M)
[09/04 06:15:42   283s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[09/04 06:15:42   283s] Summary for sequential cells idenfication: 
[09/04 06:15:42   283s] Identified SBFF number: 146
[09/04 06:15:42   283s] Identified MBFF number: 0
[09/04 06:15:42   283s] Not identified SBFF number: 0
[09/04 06:15:42   283s] Not identified MBFF number: 0
[09/04 06:15:42   283s] Number of sequential cells which are not FFs: 28
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Total number of combinational cells: 433
[09/04 06:15:42   283s] Total number of sequential cells: 174
[09/04 06:15:42   283s] Total number of tristate cells: 10
[09/04 06:15:42   283s] Total number of level shifter cells: 0
[09/04 06:15:42   283s] Total number of power gating cells: 0
[09/04 06:15:42   283s] Total number of isolation cells: 0
[09/04 06:15:42   283s] Total number of power switch cells: 0
[09/04 06:15:42   283s] Total number of pulse generator cells: 0
[09/04 06:15:42   283s] Total number of always on buffers: 0
[09/04 06:15:42   283s] Total number of retention cells: 0
[09/04 06:15:42   283s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:15:42   283s] Total number of usable buffers: 26
[09/04 06:15:42   283s] List of unusable buffers:
[09/04 06:15:42   283s] Total number of unusable buffers: 0
[09/04 06:15:42   283s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:15:42   283s] Total number of usable inverters: 28
[09/04 06:15:42   283s] List of unusable inverters:
[09/04 06:15:42   283s] Total number of unusable inverters: 0
[09/04 06:15:42   283s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:15:42   283s] Total number of identified usable delay cells: 8
[09/04 06:15:42   283s] List of identified unusable delay cells:
[09/04 06:15:42   283s] Total number of identified unusable delay cells: 0
[09/04 06:15:42   283s] <clockDesign CMD> specifyClockTree -file clock_report/System_top.dontTouch.func_mode
[09/04 06:15:42   283s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:15:42   283s] Checking spec file integrity...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Reading clock tree spec file 'clock_report/System_top.dontTouch.func_mode' ...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:15:42   283s] Active Analysis Views for CTS are,
[09/04 06:15:42   283s] #1 setup_scan_analysis_view
[09/04 06:15:42   283s] #2 hold_scan_analysis_view
[09/04 06:15:42   283s] Default Analysis Views is setup_scan_analysis_view
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] ***** !! NOTE !! *****
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[09/04 06:15:42   283s] If you want to change the behavior, you need to use the SetDPinAsSync
[09/04 06:15:42   283s] or SetIoPinAsSync statement in the clock tree specification file,
[09/04 06:15:42   283s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[09/04 06:15:42   283s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[09/04 06:15:42   283s] before specifyClockTree command.
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1350.1M) ***
[09/04 06:15:42   283s] <clockDesign CMD> specifyClockTree -file clock_report/System_top.dontTouch.cap_mode
[09/04 06:15:42   283s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:15:42   283s] Redoing specifyClockTree ...
[09/04 06:15:42   283s] Checking spec file integrity...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Reading clock tree spec file 'clock_report/System_top.dontTouch.cap_mode' ...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:15:42   283s] Active Analysis Views for CTS are,
[09/04 06:15:42   283s] #1 setup_scan_analysis_view
[09/04 06:15:42   283s] #2 hold_scan_analysis_view
[09/04 06:15:42   283s] Default Analysis Views is setup_scan_analysis_view
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] ***** !! NOTE !! *****
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[09/04 06:15:42   283s] If you want to change the behavior, you need to use the SetDPinAsSync
[09/04 06:15:42   283s] or SetIoPinAsSync statement in the clock tree specification file,
[09/04 06:15:42   283s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[09/04 06:15:42   283s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[09/04 06:15:42   283s] before specifyClockTree command.
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1350.1M) ***
[09/04 06:15:42   283s] <clockDesign CMD> specifyClockTree -file Clock.ctstch.scan_mode
[09/04 06:15:42   283s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:15:42   283s] Redoing specifyClockTree ...
[09/04 06:15:42   283s] Checking spec file integrity...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Reading clock tree spec file 'Clock.ctstch.scan_mode' ...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] RouteType               : FE_CTS_DEFAULT
[09/04 06:15:42   283s] PreferredExtraSpace     : 1
[09/04 06:15:42   283s] Shield                  : NONE
[09/04 06:15:42   283s] PreferLayer             : M3 M4 
[09/04 06:15:42   283s] RC Information for View setup_scan_analysis_view :
[09/04 06:15:42   283s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:15:42   283s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:15:42   283s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:15:42   283s] Est. Via Cap            : 0.164437(ff)
[09/04 06:15:42   283s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:15:42   283s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:15:42   283s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:42   283s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:42   283s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:42   283s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] RC Information for View hold_scan_analysis_view :
[09/04 06:15:42   283s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:15:42   283s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:15:42   283s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:15:42   283s] Est. Via Cap            : 0.164437(ff)
[09/04 06:15:42   283s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:15:42   283s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:15:42   283s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:42   283s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:42   283s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:42   283s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] RouteType               : FE_CTS_DEFAULT_LEAF
[09/04 06:15:42   283s] PreferredExtraSpace     : 1
[09/04 06:15:42   283s] Shield                  : NONE
[09/04 06:15:42   283s] PreferLayer             : M3 M4 
[09/04 06:15:42   283s] RC Information for View setup_scan_analysis_view :
[09/04 06:15:42   283s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:15:42   283s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:15:42   283s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:15:42   283s] Est. Via Cap            : 0.164437(ff)
[09/04 06:15:42   283s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:15:42   283s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:15:42   283s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:42   283s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:42   283s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:42   283s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] RC Information for View hold_scan_analysis_view :
[09/04 06:15:42   283s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:15:42   283s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:15:42   283s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:15:42   283s] Est. Via Cap            : 0.164437(ff)
[09/04 06:15:42   283s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:15:42   283s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:15:42   283s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:42   283s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:42   283s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:15:42   283s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:15:42   283s] Active Analysis Views for CTS are,
[09/04 06:15:42   283s] #1 setup_scan_analysis_view
[09/04 06:15:42   283s] #2 hold_scan_analysis_view
[09/04 06:15:42   283s] Default Analysis Views is setup_scan_analysis_view
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] ****** AutoClockRootPin ******
[09/04 06:15:42   283s] AutoClockRootPin 1: UART_CLK
[09/04 06:15:42   283s] # NoGating         NO
[09/04 06:15:42   283s] # SetDPinAsSync    NO
[09/04 06:15:42   283s] # SetIoPinAsSync   NO
[09/04 06:15:42   283s] # SetAsyncSRPinAsSync   NO
[09/04 06:15:42   283s] # SetTriStEnPinAsSync   NO
[09/04 06:15:42   283s] # SetBBoxPinAsSync   NO
[09/04 06:15:42   283s] # RouteClkNet      YES
[09/04 06:15:42   283s] # PostOpt          YES
[09/04 06:15:42   283s] # RouteType        FE_CTS_DEFAULT
[09/04 06:15:42   283s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] ***** !! NOTE !! *****
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[09/04 06:15:42   283s] If you want to change the behavior, you need to use the SetDPinAsSync
[09/04 06:15:42   283s] or SetIoPinAsSync statement in the clock tree specification file,
[09/04 06:15:42   283s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[09/04 06:15:42   283s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[09/04 06:15:42   283s] before specifyClockTree command.
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1350.1M) ***
[09/04 06:15:42   283s] <clockDesign CMD> deleteClockTree -all
[09/04 06:15:42   283s] Redoing specifyClockTree ...
[09/04 06:15:42   283s] Checking spec file integrity...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] deleteClockTree Option :  -all 
[09/04 06:15:42   283s] List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:15:42   283s] List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:15:42   283s] List of valid cells: CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M CLKINVX32M CLKINVX40M 
[09/04 06:15:42   283s] *** 2 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
[09/04 06:15:42   283s] *** Use changeClockStatus to change the FIXED status. ***
[09/04 06:15:42   283s] *** Removed (0) buffers and (0) inverters in Clock UART_CLK.
[09/04 06:15:42   283s] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1350.055M)
[09/04 06:15:42   283s] *** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1350.1M) ***
[09/04 06:15:42   283s] <clockDesign CMD> ckSynthesis -forceReconvergent -report clock_report/System_top.clock.report.scan_mode -trace clock_report/System_top.clock.trace.scan_mode
[09/04 06:15:42   283s] Redoing specifyClockTree ...
[09/04 06:15:42   283s] Checking spec file integrity...
[09/04 06:15:42   283s] **WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:15:42   283s] List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:15:42   283s] List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:15:42   283s] List of valid cells: CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M CLKINVX32M CLKINVX40M 
[09/04 06:15:42   283s] CTS automatically preserve module port U0_ClkDiv/o_div_clk on ClkDiv_00000004_test_1
[09/04 06:15:42   283s] CTS automatically preserve module port u_CLK_GATE/GATED_CLK on CLK_GATE
[09/04 06:15:42   283s] CTS automatically preserve module port U0_ClkDiv/o_div_clk on ClkDiv_00000004_test_1
[09/04 06:15:42   283s] CTS automatically preserve module port u_CLK_GATE/GATED_CLK on CLK_GATE
[09/04 06:15:42   283s] ***** Allocate Placement Memory Finished (MEM: 1350.055M)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Start to trace clock trees ...
[09/04 06:15:42   283s] *** Begin Tracer (mem=1350.1M) ***
[09/04 06:15:42   283s] Tracing Clock UART_CLK ...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Reconvergent mux Check for spec:UART_CLK 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] *** End Tracer (mem=1350.1M) ***
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] #############################################################################
[09/04 06:15:42   283s] #
[09/04 06:15:42   283s] # During-Synthesis Checks and Parameters
[09/04 06:15:42   283s] #
[09/04 06:15:42   283s] #############################################################################
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Types of Check                                    :          Enabled|Disabled
[09/04 06:15:42   283s] ----------------------------------------------------------------------------
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Check RefinePlacement move distance               :          enabled
[09/04 06:15:42   283s] Check route layer follows preference              :          enabled
[09/04 06:15:42   283s] Check route follows guide                         :          enabled
[09/04 06:15:42   283s] clock gating checks                               :          enabled
[09/04 06:15:42   283s] Wire resistance check                             :          enabled
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Parameters of checking :
[09/04 06:15:42   283s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:15:42   283s] Use setCTSMode to change default values.
[09/04 06:15:42   283s] ----------------------------------------------------------------------------
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 1) Route layer follows preference check
[09/04 06:15:42   283s]    Minimum preferred layer utilization            :          80% (default)
[09/04 06:15:42   283s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:15:42   283s] 2) Route follows guide check
[09/04 06:15:42   283s]    Deviation in length from route guide           :          50% (user set)
[09/04 06:15:42   283s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:15:42   283s]    Delay threshold                                :          10(ps) (default)
[09/04 06:15:42   283s] 3) Saving intermediate database
[09/04 06:15:42   283s]    Save long-running subtrees time                :          0(min) (default)
[09/04 06:15:42   283s]    Maximum number of saved databases              :          1 (default)
[09/04 06:15:42   283s] 4) Clock gating location check
[09/04 06:15:42   283s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:15:42   283s] 5) Wire resistance check
[09/04 06:15:42   283s]    Allowed resistance deviation                   :          0.2 (default)
[09/04 06:15:42   283s]    Resistance threshold                           :          16.32 Ohm (user set)
[09/04 06:15:42   283s]    Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:15:42   283s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:15:42   283s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:15:42   283s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:15:42   283s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:15:42   283s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] ****** Clock Tree (UART_CLK) Structure
[09/04 06:15:42   283s] Max. Skew           : 200(ps)
[09/04 06:15:42   283s] Max. Sink Transition: 200(ps)
[09/04 06:15:42   283s] Max. Buf Transition : 200(ps)
[09/04 06:15:42   283s] Max. Delay          : 10(ps)
[09/04 06:15:42   283s] Min. Delay          : 0(ps)
[09/04 06:15:42   283s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:15:42   283s] Nr. Subtrees                    : 3
[09/04 06:15:42   283s] Nr. Sinks                       : 2
[09/04 06:15:42   283s] Nr.          Rising  Sync Pins  : 2
[09/04 06:15:42   283s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:15:42   283s] Nr.          Falling Sync Pins  : 0
[09/04 06:15:42   283s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:15:42   283s] Nr. Unsync Pins                 : 0
[09/04 06:15:42   283s] ***********************************************************
[09/04 06:15:42   283s] SubTree No: 0
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Input_Pin:  (UART_CLK__L2_I0/A)
[09/04 06:15:42   283s] Output_Pin: (UART_CLK__L2_I0/Y)
[09/04 06:15:42   283s] Output_Net: (UART_CLK__L2_N0) DontTouch  
[09/04 06:15:42   283s] SubTree No: 1
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Input_Pin:  (UART_CLK__L1_I0/A)
[09/04 06:15:42   283s] Output_Pin: (UART_CLK__L1_I0/Y)
[09/04 06:15:42   283s] Output_Net: (UART_CLK__L1_N0) DontTouch  
[09/04 06:15:42   283s] SubTree No: 2
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Input_Pin:  (NULL)
[09/04 06:15:42   283s] Output_Pin: (UART_CLK)
[09/04 06:15:42   283s] Output_Net: (UART_CLK) DontTouch  
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] #############################################################################
[09/04 06:15:42   283s] #
[09/04 06:15:42   283s] # Summary of During-Synthesis Checks
[09/04 06:15:42   283s] #
[09/04 06:15:42   283s] #############################################################################
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Types of Check                                    :          Number of warnings
[09/04 06:15:42   283s] ----------------------------------------------------------------------------
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Check RefinePlacement move distance               :          0
[09/04 06:15:42   283s] Check route layer follows preference              :          0
[09/04 06:15:42   283s] Check route follows guide                         :          0
[09/04 06:15:42   283s] clock gating checks                               :          0
[09/04 06:15:42   283s] Wire resistance checks                            :          0
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] ***** Allocate Placement Memory Finished (MEM: 1350.055M)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Start to trace clock trees ...
[09/04 06:15:42   283s] *** Begin Tracer (mem=1350.1M) ***
[09/04 06:15:42   283s] Tracing Clock UART_CLK ...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Reconvergent mux Check for spec:UART_CLK 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] *** End Tracer (mem=1350.1M) ***
[09/04 06:15:42   283s] ***** Allocate Obstruction Memory  Finished (MEM: 1350.055M)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] #############################################################################
[09/04 06:15:42   283s] #
[09/04 06:15:42   283s] # Pre-Synthesis Checks and Parameters
[09/04 06:15:42   283s] #
[09/04 06:15:42   283s] #############################################################################
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Types of Check                                    :          Enabled|Disabled
[09/04 06:15:42   283s] ----------------------------------------------------------------------------
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Check cell drive strength                         :          enabled
[09/04 06:15:42   283s] Check root input transition                       :          enabled
[09/04 06:15:42   283s] Check pin capacitance                             :          enabled
[09/04 06:15:42   283s] Check multiple path through MUX                   :          enabled
[09/04 06:15:42   283s] Check gating depth                                :          enabled
[09/04 06:15:42   283s] Check placement near clock pins                   :          enabled
[09/04 06:15:42   283s] Check route blockages over clock pins             :          enabled
[09/04 06:15:42   283s] Report FIXED, DontUse and DontTouch               :          enabled
[09/04 06:15:42   283s] clock gating checks                               :          enabled
[09/04 06:15:42   283s] MacroModel checks                                 :          enabled
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Parameters of checking :
[09/04 06:15:42   283s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:15:42   283s] Use setCTSMode to change default values.
[09/04 06:15:42   283s] ----------------------------------------------------------------------------
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 1) Pin capacitance check
[09/04 06:15:42   283s]    Threshold for MaxCap check                     :          90% of constraint (default)
[09/04 06:15:42   283s] 2) Gating depth check
[09/04 06:15:42   283s]    Maximum gating depth                           :          10 levels (default)
[09/04 06:15:42   283s] 3) Placement near clock pin check
[09/04 06:15:42   283s]    Threshold distance for placeable location      :          8.61(um) (default)
[09/04 06:15:42   283s] 4) Clock gating location check
[09/04 06:15:42   283s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:15:42   283s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[09/04 06:15:42   283s] 5) Macromodel check
[09/04 06:15:42   283s]    MacroModel max delay threshold                 :          0.9 (default)
[09/04 06:15:42   283s]    MacroModel max skew threshold                  :          0.9 (default)
[09/04 06:15:42   283s]    MacroModel variance step size                  :          100ps  (default)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:15:42   283s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:15:42   283s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:15:42   283s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:15:42   283s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Max Cap Limit Checks
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Max Cap Limit Checks Finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Deep Gating Level Checks
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] ** INFO Clock UART_CLK has a maximum of 2 levels of logic before synthesis.
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Max placement distance Checks
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Max placement distance Checks Finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Root input tran Checks
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Root input tran Checks Finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Attribute settings check 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Following standard cells instances have FIXED placement
[09/04 06:15:42   283s] ---------------------------------------------------------
[09/04 06:15:42   283s] CLKINVX32M           : UART_CLK__L2_I0     
[09/04 06:15:42   283s] CLKINVX40M           : UART_CLK__L1_I0     
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Following instances are marked as DontTouch
[09/04 06:15:42   283s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:15:42   283s] | Instance                                                                                 | Analysis Views                        |
[09/04 06:15:42   283s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:15:42   283s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Following Cells are marked as DontUse in library 
[09/04 06:15:42   283s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:42   283s] | Cell                              | Analysis Views                                                                               |
[09/04 06:15:42   283s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Following Cells are marked as DontUse in SDC
[09/04 06:15:42   283s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:42   283s] | Cell                              | Analysis Views                                                                               |
[09/04 06:15:42   283s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Following Cells are marked as DontTouch in library 
[09/04 06:15:42   283s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:42   283s] | Cell                              | Analysis Views                                                                               |
[09/04 06:15:42   283s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Following Cells are marked as DontTouch in SDC
[09/04 06:15:42   283s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:42   283s] | Cell                              | Analysis Views                                                                               |
[09/04 06:15:42   283s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Attribute settings check Finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Routing OBS checks
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Routing OBS Checks Finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Weak Cell Checks
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Weak Cell Checks Finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] MacroModel Debugging Check
[09/04 06:15:42   283s] ==========================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Clock gating checks
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Clock gating Checks Finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] #############################################################################
[09/04 06:15:42   283s] #
[09/04 06:15:42   283s] # Summary of Pre-Synthesis Checks
[09/04 06:15:42   283s] #
[09/04 06:15:42   283s] #############################################################################
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Types of Check                                    :          Number of warnings
[09/04 06:15:42   283s] ----------------------------------------------------------------------------
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Check cell drive strength                         :          0
[09/04 06:15:42   283s] Check root input transition                       :          0
[09/04 06:15:42   283s] Check pin capacitance                             :          0
[09/04 06:15:42   283s] Check multiple path through MUX                   :          0
[09/04 06:15:42   283s] Check gating depth                                :          0
[09/04 06:15:42   283s] Check placement near clock pins                   :          0
[09/04 06:15:42   283s] Check route blockages over clock pins             :          0
[09/04 06:15:42   283s] Report FIXED, DontUse and DontTouch               :          0
[09/04 06:15:42   283s] clock gating checks                               :          0
[09/04 06:15:42   283s] MacroModel checks                                 :          0
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] #############################################################################
[09/04 06:15:42   283s] #
[09/04 06:15:42   283s] # During-Synthesis Checks and Parameters
[09/04 06:15:42   283s] #
[09/04 06:15:42   283s] #############################################################################
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Types of Check                                    :          Enabled|Disabled
[09/04 06:15:42   283s] ----------------------------------------------------------------------------
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Check RefinePlacement move distance               :          enabled
[09/04 06:15:42   283s] Check route layer follows preference              :          enabled
[09/04 06:15:42   283s] Check route follows guide                         :          enabled
[09/04 06:15:42   283s] clock gating checks                               :          enabled
[09/04 06:15:42   283s] Wire resistance check                             :          enabled
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Parameters of checking :
[09/04 06:15:42   283s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:15:42   283s] Use setCTSMode to change default values.
[09/04 06:15:42   283s] ----------------------------------------------------------------------------
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 1) Route layer follows preference check
[09/04 06:15:42   283s]    Minimum preferred layer utilization            :          80% (default)
[09/04 06:15:42   283s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:15:42   283s] 2) Route follows guide check
[09/04 06:15:42   283s]    Deviation in length from route guide           :          50% (user set)
[09/04 06:15:42   283s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:15:42   283s]    Delay threshold                                :          10(ps) (default)
[09/04 06:15:42   283s] 3) Saving intermediate database
[09/04 06:15:42   283s]    Save long-running subtrees time                :          0(min) (default)
[09/04 06:15:42   283s]    Maximum number of saved databases              :          1 (default)
[09/04 06:15:42   283s] 4) Clock gating location check
[09/04 06:15:42   283s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:15:42   283s] 5) Wire resistance check
[09/04 06:15:42   283s]    Allowed resistance deviation                   :          0.2 (default)
[09/04 06:15:42   283s]    Resistance threshold                           :          16.32 Ohm (user set)
[09/04 06:15:42   283s]    Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:15:42   283s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:15:42   283s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:15:42   283s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:15:42   283s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:15:42   283s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] ****** Clock Tree (UART_CLK) Structure
[09/04 06:15:42   283s] Max. Skew           : 200(ps)
[09/04 06:15:42   283s] Max. Sink Transition: 200(ps)
[09/04 06:15:42   283s] Max. Buf Transition : 200(ps)
[09/04 06:15:42   283s] Max. Delay          : 10(ps)
[09/04 06:15:42   283s] Min. Delay          : 0(ps)
[09/04 06:15:42   283s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:15:42   283s] Nr. Subtrees                    : 3
[09/04 06:15:42   283s] Nr. Sinks                       : 2
[09/04 06:15:42   283s] Nr.          Rising  Sync Pins  : 2
[09/04 06:15:42   283s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:15:42   283s] Nr.          Falling Sync Pins  : 0
[09/04 06:15:42   283s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:15:42   283s] Nr. Unsync Pins                 : 0
[09/04 06:15:42   283s] ***********************************************************
[09/04 06:15:42   283s] SubTree No: 0
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Input_Pin:  (UART_CLK__L2_I0/A)
[09/04 06:15:42   283s] Output_Pin: (UART_CLK__L2_I0/Y)
[09/04 06:15:42   283s] Output_Net: (UART_CLK__L2_N0) DontTouch  
[09/04 06:15:42   283s] **** CK_START: Macro Models Generation (mem=1358.1M)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Macro model: Skew=0[17,17]ps N1 inTran=0/0ps.
[09/04 06:15:42   283s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1358.1M)
[09/04 06:15:42   283s] SubTree No: 1
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Input_Pin:  (UART_CLK__L1_I0/A)
[09/04 06:15:42   283s] Output_Pin: (UART_CLK__L1_I0/Y)
[09/04 06:15:42   283s] Output_Net: (UART_CLK__L1_N0) DontTouch  
[09/04 06:15:42   283s] **** CK_START: Macro Models Generation (mem=1358.1M)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Macro model: Skew=0[55,55]ps N2 inTran=0/0ps.
[09/04 06:15:42   283s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1358.1M)
[09/04 06:15:42   283s] SubTree No: 2
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Input_Pin:  (NULL)
[09/04 06:15:42   283s] Output_Pin: (UART_CLK)
[09/04 06:15:42   283s] Output_Net: (UART_CLK) DontTouch  
[09/04 06:15:42   283s] **WARN: (IMPCK-7111):	Find no downstream free points to minimize skew for DontTouch net UART_CLK.
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Refine place movement check
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] **INFO: The distance threshold for maximum refine placement move is 6.016750 microns (5% of max driving distance).
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] ***** Start Refine Placement.....
[09/04 06:15:42   283s] *** Starting refinePlace (0:04:43 mem=1358.1M) ***
[09/04 06:15:42   283s] Total net length = 3.783e+04 (1.852e+04 1.930e+04) (ext = 1.478e+03)
[09/04 06:15:42   283s] Starting refinePlace ...
[09/04 06:15:42   283s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:42   283s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:15:42   283s] Density distribution unevenness ratio = 35.944%
[09/04 06:15:42   283s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:15:42   283s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1358.1MB) @(0:04:43 - 0:04:43).
[09/04 06:15:42   283s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:42   283s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 06:15:42   283s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:42   283s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1358.1MB) @(0:04:43 - 0:04:43).
[09/04 06:15:42   283s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:42   283s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1358.1MB
[09/04 06:15:42   283s] Statistics of distance of Instance movement in refine placement:
[09/04 06:15:42   283s]   maximum (X+Y) =         0.00 um
[09/04 06:15:42   283s]   mean    (X+Y) =         0.00 um
[09/04 06:15:42   283s] Summary Report:
[09/04 06:15:42   283s] Instances move: 0 (out of 1220 movable)
[09/04 06:15:42   283s] Mean displacement: 0.00 um
[09/04 06:15:42   283s] Max displacement: 0.00 um 
[09/04 06:15:42   283s] Total instances moved : 0
[09/04 06:15:42   283s] Total net length = 3.783e+04 (1.852e+04 1.930e+04) (ext = 1.478e+03)
[09/04 06:15:42   283s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1358.1MB
[09/04 06:15:42   283s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1358.1MB) @(0:04:43 - 0:04:43).
[09/04 06:15:42   283s] *** Finished refinePlace (0:04:43 mem=1358.1M) ***
[09/04 06:15:42   283s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1358.055M)
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] **INFO: Total instances moved beyond threshold limit during refinePlace are 0...
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] 
[09/04 06:15:42   283s] Refine place movement check finished, CPU=0:00:00.0 
[09/04 06:15:42   283s] ============================================================
[09/04 06:15:42   283s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:44   285s] Total Clock Level	: 3
[09/04 06:15:44   285s] ***** Top Nodes *****
[09/04 06:15:44   285s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:44   285s] Level 3 (Total=2	Sink=2)
[09/04 06:15:44   285s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:44   285s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:44   285s] Total Sinks		: 2
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] # Analysis View: setup_scan_analysis_view
[09/04 06:15:44   285s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:44   285s] Nr. of Subtrees                : 1
[09/04 06:15:44   285s] Nr. of Sinks                   : 2
[09/04 06:15:44   285s] Nr. of Buffer                  : 2
[09/04 06:15:44   285s] Nr. of Level (including gates) : 2
[09/04 06:15:44   285s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:44   285s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:44   285s] No Driving Cell Specified!
[09/04 06:15:44   285s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:44   285s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s]                                  (Actual)               (Required)          
[09/04 06:15:44   285s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:44   285s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:44   285s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:44   285s] Rise Skew                      : 0(ps)                  
[09/04 06:15:44   285s] Fall Skew                      : 0(ps)                  
[09/04 06:15:44   285s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:44   285s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] view setup_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:44   285s] view hold_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Clock Analysis (CPU Time 0:00:01.3)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:44   285s] Switching to the default view 'setup_scan_analysis_view'...
[09/04 06:15:44   285s] *** Look For Reconvergent Clock Component ***
[09/04 06:15:44   285s] The clock tree UART_CLK has no reconvergent cell.
[09/04 06:15:44   285s] Reducing the latency of clock tree 'UART_CLK' in 'setup_scan_analysis_view' view ...
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Calculating pre-route downstream delay for clock tree 'UART_CLK'...
[09/04 06:15:44   285s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[09/04 06:15:44   285s] MaxTriggerDelay: 56.8 (ps)
[09/04 06:15:44   285s] MinTriggerDelay: 56.8 (ps)
[09/04 06:15:44   285s] Skew: 0 (ps)
[09/04 06:15:44   285s] *** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1386.7M) ***
[09/04 06:15:44   285s] Reducing the skew of clock tree 'UART_CLK' in 'setup_scan_analysis_view' view ...
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] MaxTriggerDelay: 56.8 (ps)
[09/04 06:15:44   285s] MinTriggerDelay: 56.8 (ps)
[09/04 06:15:44   285s] Skew: 0 (ps)
[09/04 06:15:44   285s] *** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1386.7M) ***
[09/04 06:15:44   285s] resized 0 standard cell(s).
[09/04 06:15:44   285s] inserted 0 standard cell(s).
[09/04 06:15:44   285s] deleted 0 standard cell(s).
[09/04 06:15:44   285s] moved 0 standard cell(s).
[09/04 06:15:44   285s] *** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=1386.7M) ***
[09/04 06:15:44   285s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:44   285s] Total Clock Level	: 3
[09/04 06:15:44   285s] ***** Top Nodes *****
[09/04 06:15:44   285s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:44   285s] Level 3 (Total=2	Sink=2)
[09/04 06:15:44   285s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:44   285s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:44   285s] Total Sinks		: 2
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] # Analysis View: setup_scan_analysis_view
[09/04 06:15:44   285s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:44   285s] Nr. of Subtrees                : 1
[09/04 06:15:44   285s] Nr. of Sinks                   : 2
[09/04 06:15:44   285s] Nr. of Buffer                  : 2
[09/04 06:15:44   285s] Nr. of Level (including gates) : 2
[09/04 06:15:44   285s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:44   285s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:44   285s] No Driving Cell Specified!
[09/04 06:15:44   285s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:44   285s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s]                                  (Actual)               (Required)          
[09/04 06:15:44   285s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:44   285s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:44   285s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:44   285s] Rise Skew                      : 0(ps)                  
[09/04 06:15:44   285s] Fall Skew                      : 0(ps)                  
[09/04 06:15:44   285s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:44   285s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] view setup_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:44   285s] view hold_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Generating Clock Analysis Report clock_report/System_top.clock.report.scan_mode ....
[09/04 06:15:44   285s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:44   285s] *** ckSynthesis Opt Latency (cpu=0:00:01.3 real=0:00:02.0 mem=1386.7M) ***
[09/04 06:15:44   285s] ***** Start Refine Placement.....
[09/04 06:15:44   285s] *** Starting refinePlace (0:04:45 mem=1386.7M) ***
[09/04 06:15:44   285s] Total net length = 3.783e+04 (1.852e+04 1.930e+04) (ext = 1.478e+03)
[09/04 06:15:44   285s] Starting refinePlace ...
[09/04 06:15:44   285s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:44   285s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:15:44   285s] Density distribution unevenness ratio = 35.944%
[09/04 06:15:44   285s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:15:44   285s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1386.7MB) @(0:04:45 - 0:04:45).
[09/04 06:15:44   285s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:44   285s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 06:15:44   285s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:44   285s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1386.7MB) @(0:04:45 - 0:04:45).
[09/04 06:15:44   285s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:15:44   285s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1386.7MB
[09/04 06:15:44   285s] Statistics of distance of Instance movement in refine placement:
[09/04 06:15:44   285s]   maximum (X+Y) =         0.00 um
[09/04 06:15:44   285s]   mean    (X+Y) =         0.00 um
[09/04 06:15:44   285s] Summary Report:
[09/04 06:15:44   285s] Instances move: 0 (out of 1220 movable)
[09/04 06:15:44   285s] Mean displacement: 0.00 um
[09/04 06:15:44   285s] Max displacement: 0.00 um 
[09/04 06:15:44   285s] Total instances moved : 0
[09/04 06:15:44   285s] Total net length = 3.783e+04 (1.852e+04 1.930e+04) (ext = 1.478e+03)
[09/04 06:15:44   285s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1386.7MB
[09/04 06:15:44   285s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1386.7MB) @(0:04:45 - 0:04:45).
[09/04 06:15:44   285s] *** Finished refinePlace (0:04:45 mem=1386.7M) ***
[09/04 06:15:44   285s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1386.672M)
[09/04 06:15:44   285s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:44   285s] Total Clock Level	: 3
[09/04 06:15:44   285s] ***** Top Nodes *****
[09/04 06:15:44   285s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:44   285s] Level 3 (Total=2	Sink=2)
[09/04 06:15:44   285s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:44   285s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:44   285s] Total Sinks		: 2
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] # Analysis View: setup_scan_analysis_view
[09/04 06:15:44   285s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:44   285s] Nr. of Subtrees                : 1
[09/04 06:15:44   285s] Nr. of Sinks                   : 2
[09/04 06:15:44   285s] Nr. of Buffer                  : 2
[09/04 06:15:44   285s] Nr. of Level (including gates) : 2
[09/04 06:15:44   285s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:44   285s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:44   285s] No Driving Cell Specified!
[09/04 06:15:44   285s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:44   285s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s]                                  (Actual)               (Required)          
[09/04 06:15:44   285s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:44   285s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:44   285s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:44   285s] Rise Skew                      : 0(ps)                  
[09/04 06:15:44   285s] Fall Skew                      : 0(ps)                  
[09/04 06:15:44   285s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:44   285s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] view setup_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:44   285s] view hold_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:44   285s] **ERROR: (IMPLIC-90):	This command "clockDesign -specFile Clock.ctstch -outDir clock_report ..." does not have the necessary license to run and there are no optional licenses installed that can enable this command using the current base-license of 'fexl'.
[09/04 06:15:44   285s] Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
[09/04 06:15:44   285s] **WARN: (IMPCK-813):	Cannot find NanoRoute license. Give up routing clock nets!
[09/04 06:15:44   285s] *** Look For Un-Routed Clock Tree Net ***
[09/04 06:15:44   285s] ERROR: net UART_CLK in clock tree UART_CLK is not routed
[09/04 06:15:44   285s] ERROR: net UART_CLK__L1_N0 in clock tree UART_CLK is not routed
[09/04 06:15:44   285s] ERROR: net UART_CLK__L2_N0 in clock tree UART_CLK is not routed
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Routing correlation check
[09/04 06:15:44   285s] ============================================================
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Min length threshold value is :: 82 microns
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Allowed deviation from route guide is 50%
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Routing correlation check finished, CPU=0:00:00.0 
[09/04 06:15:44   285s] ============================================================
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Wire resistance checks
[09/04 06:15:44   285s] ============================================================
[09/04 06:15:44   285s] Calculating clock delays in preRoute mode...
[09/04 06:15:44   285s] Calculating clock delays in clkRouteOnly mode...
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Wire resistance checks Finished, CPU=0:00:00.0 
[09/04 06:15:44   285s] ============================================================
[09/04 06:15:44   285s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:44   285s] Total Clock Level	: 3
[09/04 06:15:44   285s] ***** Top Nodes *****
[09/04 06:15:44   285s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:44   285s] Level 3 (Total=2	Sink=2)
[09/04 06:15:44   285s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:44   285s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:44   285s] Total Sinks		: 2
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] # Analysis View: setup_scan_analysis_view
[09/04 06:15:44   285s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:44   285s] Nr. of Subtrees                : 1
[09/04 06:15:44   285s] Nr. of Sinks                   : 2
[09/04 06:15:44   285s] Nr. of Buffer                  : 2
[09/04 06:15:44   285s] Nr. of Level (including gates) : 2
[09/04 06:15:44   285s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:44   285s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:44   285s] No Driving Cell Specified!
[09/04 06:15:44   285s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:44   285s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s]                                  (Actual)               (Required)          
[09/04 06:15:44   285s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:44   285s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:44   285s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:44   285s] Rise Skew                      : 0(ps)                  
[09/04 06:15:44   285s] Fall Skew                      : 0(ps)                  
[09/04 06:15:44   285s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:44   285s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] view setup_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:44   285s] view hold_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:44   285s] setting up for view 'setup_scan_analysis_view'...
[09/04 06:15:44   285s] setting up for view 'hold_scan_analysis_view'...
[09/04 06:15:44   285s] Selecting the worst MMMC view of clock tree 'UART_CLK' ...
[09/04 06:15:44   285s] resized 0 standard cell(s).
[09/04 06:15:44   285s] inserted 0 standard cell(s).
[09/04 06:15:44   285s] *** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1386.7M) ***
[09/04 06:15:44   285s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1386.7M) ***
[09/04 06:15:44   285s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:44   285s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:44   285s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] None of the clock tree buffers/gates are modified by the skew optimization.
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Switching to the default view 'setup_scan_analysis_view' ...
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] *** None of the buffer chains at roots are modified by the fine-tune process.
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:44   285s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:44   285s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:15:44   285s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:15:44   285s] *** Look For Reconvergent Clock Component ***
[09/04 06:15:44   285s] The clock tree UART_CLK has no reconvergent cell.
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] **** Clock Tree UART_CLK Stat ****
[09/04 06:15:44   285s] Total Clock Level	: 3
[09/04 06:15:44   285s] ***** Top Nodes *****
[09/04 06:15:44   285s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I0/A )
[09/04 06:15:44   285s] Level 3 (Total=2	Sink=2)
[09/04 06:15:44   285s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:15:44   285s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:15:44   285s] Total Sinks		: 2
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] # Analysis View: setup_scan_analysis_view
[09/04 06:15:44   285s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:15:44   285s] Nr. of Subtrees                : 1
[09/04 06:15:44   285s] Nr. of Sinks                   : 2
[09/04 06:15:44   285s] Nr. of Buffer                  : 2
[09/04 06:15:44   285s] Nr. of Level (including gates) : 2
[09/04 06:15:44   285s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:15:44   285s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:15:44   285s] No Driving Cell Specified!
[09/04 06:15:44   285s] Max trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:44   285s] Min trig. edge delay at sink(R): u_RST_2_SYNC/SYNC_RST_reg/CK 56.8(ps)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s]                                  (Actual)               (Required)          
[09/04 06:15:44   285s] Rise Phase Delay               : 56.8~56.8(ps)          0~10(ps)            
[09/04 06:15:44   285s] Fall Phase Delay               : 57.3~57.3(ps)          0~10(ps)            
[09/04 06:15:44   285s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:15:44   285s] Rise Skew                      : 0(ps)                  
[09/04 06:15:44   285s] Fall Skew                      : 0(ps)                  
[09/04 06:15:44   285s] Max. Rise Buffer Tran.         : 34.6(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Fall Buffer Tran.         : 32.4(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Rise Sink Tran.           : 19.4(ps)               200(ps)             
[09/04 06:15:44   285s] Max. Fall Sink Tran.           : 18.7(ps)               200(ps)             
[09/04 06:15:44   285s] Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Rise Sink Tran.           : 19.4(ps)               0(ps)               
[09/04 06:15:44   285s] Min. Fall Sink Tran.           : 18.7(ps)               0(ps)               
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] view setup_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:44   285s] view hold_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Generating Clock Analysis Report clock_report/System_top.clock.report.scan_mode ....
[09/04 06:15:44   285s] Generating Clock Routing Guide System_top.rguide ....
[09/04 06:15:44   285s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Clock gating checks
[09/04 06:15:44   285s] ============================================================
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Clock gating Checks Finished, CPU=0:00:00.0 
[09/04 06:15:44   285s] ============================================================
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] #############################################################################
[09/04 06:15:44   285s] #
[09/04 06:15:44   285s] # Summary of During-Synthesis Checks
[09/04 06:15:44   285s] #
[09/04 06:15:44   285s] #############################################################################
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Types of Check                                    :          Number of warnings
[09/04 06:15:44   285s] ----------------------------------------------------------------------------
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] Check RefinePlacement move distance               :          0
[09/04 06:15:44   285s] Check route layer follows preference              :          0
[09/04 06:15:44   285s] Check route follows guide                         :          0
[09/04 06:15:44   285s] clock gating checks                               :          0
[09/04 06:15:44   285s] Wire resistance checks                            :          0
[09/04 06:15:44   285s] 
[09/04 06:15:44   285s] *** End ckSynthesis (cpu=0:00:01.6, real=0:00:02.0, mem=1397.2M) ***
[09/04 06:15:44   285s] <clockDesign CMD> saveClockNets -asDontTouch -output clock_report/System_top.dontTouch.scan_mode
[09/04 06:15:44   285s] Redoing specifyClockTree ...
[09/04 06:15:44   285s] Checking spec file integrity...
[09/04 06:15:44   285s] <clockDesign CMD> cleanupSpecifyClockTree
[09/04 06:15:44   285s] <clockDesign CMD> set_analysis_view -setup {setup_func_analysis_view setup_cap_analysis_view setup_scan_analysis_view} -hold {hold_func_analysis_view hold_cap_analysis_view hold_scan_analysis_view}
[09/04 06:15:44   285s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:15:44   285s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:15:44   285s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:15:44   285s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:44   285s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:44   285s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:44   285s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:44   285s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:44   285s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:44   285s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:44   285s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:44   285s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:15:44   285s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:15:44   285s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:44   285s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:15:44   285s] **WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
[09/04 06:15:44   285s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:15:44   285s] Summary of Active RC-Corners : 
[09/04 06:15:44   285s]  
[09/04 06:15:44   285s]  Analysis View: setup_func_analysis_view
[09/04 06:15:44   285s]     RC-Corner Name        : RCcorner
[09/04 06:15:44   285s]     RC-Corner Index       : 0
[09/04 06:15:44   285s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:44   285s]     RC-Corner Cap Table   : ''
[09/04 06:15:44   285s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:44   285s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:44   285s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:44   285s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:44   285s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:44   285s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:44   285s]  
[09/04 06:15:44   285s]  Analysis View: setup_cap_analysis_view
[09/04 06:15:44   285s]     RC-Corner Name        : RCcorner
[09/04 06:15:44   285s]     RC-Corner Index       : 0
[09/04 06:15:44   285s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:44   285s]     RC-Corner Cap Table   : ''
[09/04 06:15:44   285s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:44   285s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:44   285s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:44   285s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:44   285s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:44   285s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:44   285s]  
[09/04 06:15:44   285s]  Analysis View: setup_scan_analysis_view
[09/04 06:15:44   285s]     RC-Corner Name        : RCcorner
[09/04 06:15:44   285s]     RC-Corner Index       : 0
[09/04 06:15:44   285s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:44   285s]     RC-Corner Cap Table   : ''
[09/04 06:15:44   285s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:44   285s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:44   285s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:44   285s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:44   285s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:44   285s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:44   285s]  
[09/04 06:15:44   285s]  Analysis View: hold_func_analysis_view
[09/04 06:15:44   285s]     RC-Corner Name        : RCcorner
[09/04 06:15:44   285s]     RC-Corner Index       : 0
[09/04 06:15:44   285s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:44   285s]     RC-Corner Cap Table   : ''
[09/04 06:15:44   285s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:44   285s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:44   285s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:44   285s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:44   285s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:44   285s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:44   285s]  
[09/04 06:15:44   285s]  Analysis View: hold_cap_analysis_view
[09/04 06:15:44   285s]     RC-Corner Name        : RCcorner
[09/04 06:15:44   285s]     RC-Corner Index       : 0
[09/04 06:15:44   285s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:44   285s]     RC-Corner Cap Table   : ''
[09/04 06:15:44   285s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:44   285s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:44   285s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:44   285s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:44   285s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:44   285s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:44   285s]  
[09/04 06:15:44   285s]  Analysis View: hold_scan_analysis_view
[09/04 06:15:44   285s]     RC-Corner Name        : RCcorner
[09/04 06:15:44   285s]     RC-Corner Index       : 0
[09/04 06:15:44   285s]     RC-Corner Temperature : 25 Celsius
[09/04 06:15:44   285s]     RC-Corner Cap Table   : ''
[09/04 06:15:44   285s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:15:44   285s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:15:44   285s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:15:44   285s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:15:44   285s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:15:44   285s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:15:44   285s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:15:44   285s] *Info: initialize multi-corner CTS.
[09/04 06:15:44   285s] Reading timing constraints file '/tmp/innovus_temp_102172_IC_IC_XYXeCb/.mmmcAbiAZY/modes/cap_mode/cap_mode.sdc' ...
[09/04 06:15:44   285s] Current (total cpu=0:04:45, real=0:17:57, peak res=783.6M, current mem=1323.3M)
[09/04 06:15:44   285s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:44   285s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:44   285s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:44   285s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:15:44   285s] Number of path exceptions in the constraint file = 2
[09/04 06:15:44   285s] Number of paths exceptions after getting compressed = 2
[09/04 06:15:44   285s] INFO (CTE): Constraints read successfully.
[09/04 06:15:44   285s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=737.6M, current mem=1336.0M)
[09/04 06:15:44   285s] Current (total cpu=0:04:45, real=0:17:57, peak res=783.6M, current mem=1336.0M)
[09/04 06:15:44   285s] Reading timing constraints file '/tmp/innovus_temp_102172_IC_IC_XYXeCb/.mmmcAbiAZY/modes/func_mode/func_mode.sdc' ...
[09/04 06:15:45   285s] Current (total cpu=0:04:45, real=0:17:58, peak res=783.6M, current mem=1336.0M)
[09/04 06:15:45   285s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:45   285s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:45   285s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:45   285s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:15:45   285s] Number of path exceptions in the constraint file = 2
[09/04 06:15:45   285s] Number of paths exceptions after getting compressed = 2
[09/04 06:15:45   285s] INFO (CTE): Constraints read successfully.
[09/04 06:15:45   285s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=737.9M, current mem=1336.0M)
[09/04 06:15:45   285s] Current (total cpu=0:04:45, real=0:17:58, peak res=783.6M, current mem=1336.0M)
[09/04 06:15:45   285s] Reading timing constraints file '/tmp/innovus_temp_102172_IC_IC_XYXeCb/.mmmcAbiAZY/modes/scan_mode/scan_mode.sdc' ...
[09/04 06:15:45   285s] Current (total cpu=0:04:45, real=0:17:58, peak res=783.6M, current mem=1336.0M)
[09/04 06:15:45   285s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[09/04 06:15:45   285s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:15:45   285s] Number of path exceptions in the constraint file = 2
[09/04 06:15:45   285s] Number of paths exceptions after getting compressed = 2
[09/04 06:15:45   285s] INFO (CTE): Constraints read successfully.
[09/04 06:15:45   285s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=738.2M, current mem=1336.0M)
[09/04 06:15:45   285s] Current (total cpu=0:04:45, real=0:17:58, peak res=783.6M, current mem=1336.0M)
[09/04 06:15:45   285s] Summary for sequential cells idenfication: 
[09/04 06:15:45   285s] Identified SBFF number: 146
[09/04 06:15:45   285s] Identified MBFF number: 0
[09/04 06:15:45   285s] Not identified SBFF number: 0
[09/04 06:15:45   285s] Not identified MBFF number: 0
[09/04 06:15:45   285s] Number of sequential cells which are not FFs: 28
[09/04 06:15:45   285s] 
[09/04 06:15:45   285s] Total number of combinational cells: 433
[09/04 06:15:45   285s] Total number of sequential cells: 174
[09/04 06:15:45   285s] Total number of tristate cells: 10
[09/04 06:15:45   285s] Total number of level shifter cells: 0
[09/04 06:15:45   285s] Total number of power gating cells: 0
[09/04 06:15:45   285s] Total number of isolation cells: 0
[09/04 06:15:45   285s] Total number of power switch cells: 0
[09/04 06:15:45   285s] Total number of pulse generator cells: 0
[09/04 06:15:45   285s] Total number of always on buffers: 0
[09/04 06:15:45   285s] Total number of retention cells: 0
[09/04 06:15:45   285s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:15:45   285s] Total number of usable buffers: 26
[09/04 06:15:45   285s] List of unusable buffers:
[09/04 06:15:45   285s] Total number of unusable buffers: 0
[09/04 06:15:45   285s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:15:45   285s] Total number of usable inverters: 28
[09/04 06:15:45   285s] List of unusable inverters:
[09/04 06:15:45   285s] Total number of unusable inverters: 0
[09/04 06:15:45   285s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:15:45   285s] Total number of identified usable delay cells: 8
[09/04 06:15:45   285s] List of identified unusable delay cells:
[09/04 06:15:45   285s] Total number of identified unusable delay cells: 0
[09/04 06:15:45   285s] **clockDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1336.0M **
[09/04 06:15:45   285s] 
[09/04 06:15:45   285s] *** Summary of all messages that are not suppressed in this session:
[09/04 06:15:45   285s] Severity  ID               Count  Summary                                  
[09/04 06:15:45   285s] WARNING   IMPEXT-2766         24  The sheet resistance for layer %s is not...
[09/04 06:15:45   285s] WARNING   IMPEXT-2773          4  The via resistance between layers %s and...
[09/04 06:15:45   285s] WARNING   IMPEXT-2776         20  The via resistance between layers %s and...
[09/04 06:15:45   285s] WARNING   IMPCK-6323           1  The placement of %s was moved by %g micr...
[09/04 06:15:45   285s] WARNING   IMPCK-6351           1  Clock %s has not been routed yet. Wire r...
[09/04 06:15:45   285s] WARNING   IMPCK-813            3  Cannot find NanoRoute license. Give up r...
[09/04 06:15:45   285s] WARNING   IMPCK-8086           9  The command %s is obsolete and will be r...
[09/04 06:15:45   285s] WARNING   IMPCK-7111           2  Find no downstream free points to minimi...
[09/04 06:15:45   285s] ERROR     IMPLIC-90            3  This command %sdoes not have the necessa...
[09/04 06:15:45   285s] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[09/04 06:15:45   285s] WARNING   IMPTCM-77           18  Option "%s" for command %s is obsolete a...
[09/04 06:15:45   285s] *** Message Summary: 106 warning(s), 3 error(s)
[09/04 06:15:45   285s] 
[09/04 06:15:50   287s] <CMD> setDrawView place
[09/04 06:15:52   287s] <CMD> setDrawView place
[09/04 06:16:01   289s] <CMD> uiSetTool select
[09/04 06:16:04   289s] <CMD> setLayerPreference allM0 -isVisible 0
[09/04 06:16:04   289s] <CMD> setLayerPreference allM1Cont -isVisible 0
[09/04 06:16:04   289s] <CMD> setLayerPreference allM1 -isVisible 0
[09/04 06:16:04   289s] <CMD> setLayerPreference allM2Cont -isVisible 0
[09/04 06:16:04   289s] <CMD> setLayerPreference allM2 -isVisible 0
[09/04 06:16:04   289s] <CMD> setLayerPreference allM3Cont -isVisible 0
[09/04 06:16:04   289s] <CMD> setLayerPreference allM3 -isVisible 0
[09/04 06:16:04   289s] <CMD> setLayerPreference allM4Cont -isVisible 0
[09/04 06:16:04   289s] <CMD> setLayerPreference allM4 -isVisible 0
[09/04 06:16:04   289s] <CMD> setLayerPreference allM5Cont -isVisible 0
[09/04 06:16:04   289s] <CMD> setLayerPreference allM5 -isVisible 0
[09/04 06:16:04   289s] <CMD> setLayerPreference allM6Cont -isVisible 0
[09/04 06:16:04   289s] <CMD> setLayerPreference allM6 -isVisible 0
[09/04 06:16:05   289s] <CMD> setLayerPreference allM0 -isVisible 1
[09/04 06:16:05   289s] <CMD> setLayerPreference allM1Cont -isVisible 1
[09/04 06:16:05   289s] <CMD> setLayerPreference allM1 -isVisible 1
[09/04 06:16:05   289s] <CMD> setLayerPreference allM2Cont -isVisible 1
[09/04 06:16:05   289s] <CMD> setLayerPreference allM2 -isVisible 1
[09/04 06:16:05   289s] <CMD> setLayerPreference allM3Cont -isVisible 1
[09/04 06:16:05   289s] <CMD> setLayerPreference allM3 -isVisible 1
[09/04 06:16:05   289s] <CMD> setLayerPreference allM4Cont -isVisible 1
[09/04 06:16:05   289s] <CMD> setLayerPreference allM4 -isVisible 1
[09/04 06:16:05   289s] <CMD> setLayerPreference allM5Cont -isVisible 1
[09/04 06:16:05   289s] <CMD> setLayerPreference allM5 -isVisible 1
[09/04 06:16:05   289s] <CMD> setLayerPreference allM6Cont -isVisible 1
[09/04 06:16:05   289s] <CMD> setLayerPreference allM6 -isVisible 1
[09/04 06:16:13   291s] <CMD> setDrawView ameba
[09/04 06:16:14   291s] <CMD> setDrawView place
[09/04 06:16:14   291s] <CMD> setDrawView place
[09/04 06:16:16   291s] <CMD> setDrawView fplan
[09/04 06:16:17   291s] <CMD> setDrawView place
[09/04 06:16:17   291s] <CMD> setDrawView place
[09/04 06:16:18   292s] <CMD> setDrawView place
[09/04 06:16:33   295s] <CMD> undo
[09/04 06:16:34   295s] <CMD> redo
[09/04 06:16:52   298s] <CMD> restorePlace System_top.place.gz
[09/04 06:16:52   298s] *** Checked 2 GNC rules.
[09/04 06:16:52   298s] *** Applying global-net connections...
[09/04 06:16:52   298s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/04 06:16:52   298s] Reading placement file - System_top.place.gz.
[09/04 06:16:52   298s] ** Reading stdCellPlacement "System_top.place.gz" ...
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC65_RST_SYNC2_M (id 0), but this inst is not in the netlist.
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC64_RST_SYNC1_M (id 1), but this inst is not in the netlist.
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC63_RST_SYNC1_M (id 2), but this inst is not in the netlist.
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC62_SE (id 3), but this inst is not in the netlist.
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC61_SE (id 4), but this inst is not in the netlist.
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst FE_OFC60_SE (id 5), but this inst is not in the netlist.
[09/04 06:16:52   298s] *info: inst u_REF_CLK_MUX2/U1 changed type from CLKMX2X4M to MX2X8M!
[09/04 06:16:52   298s] *info: inst u_UART_TX_CLK_MUX2/U1 changed type from CLKMX2X4M to MX2X12M!
[09/04 06:16:52   298s] *info: inst u_RST_SYNC1_MUX2/U1 changed type from AO2B2X2M to AO2B2X4M!
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst u_SYS_CTRL/u_FSM_2_SYS_CTRL/FE_OFC66_current_state_0_ (id 90), but this inst is not in the netlist.
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst u_REG_FILE/FE_OFC57_SO_1_ (id 189), but this inst is not in the netlist.
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst u_REG_FILE/FE_OFC55_SO_2_ (id 190), but this inst is not in the netlist.
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U394 changed type from AOI221X1M to AOI221XLM!
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U398 changed type from AOI221XLM to AOI221X1M!
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U400 changed type from AOI221XLM to AOI221X1M!
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U402 changed type from AOI221XLM to AOI221X1M!
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U404 changed type from AOI221XLM to AOI221X1M!
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U406 changed type from AOI221XLM to AOI221X1M!
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U533 changed type from AOI221X1M to AOI221XLM!
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U535 changed type from AOI221X1M to AOI221XLM!
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U536 changed type from AOI221XLM to AOI221X1M!
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U537 changed type from AOI221X1M to AOI221XLM!
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U538 changed type from AOI221XLM to AOI221X1M!
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U539 changed type from AOI221X1M to AOI221XLM!
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U540 changed type from AOI221XLM to AOI221X1M!
[09/04 06:16:52   298s] *info: inst u_REG_FILE/U542 changed type from AOI221XLM to AOI221X1M!
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC69_n6 (id 599), but this inst is not in the netlist.
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC68_n5 (id 600), but this inst is not in the netlist.
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst u_ALU_TOP/u_ALUout_MUX4x1/FE_OFC67_n3 (id 601), but this inst is not in the netlist.
[09/04 06:16:52   298s] *info: inst u_ALU_TOP/u_ALUout_MUX4x1/U9 changed type from NOR4BX4M to NOR4BX1M!
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst u_UART/u_UART_TX_top/FE_OFC59_SO_0_ (id 1139), but this inst is not in the netlist.
[09/04 06:16:52   298s] **WARN: (IMPSP-607):	Placement file has location for inst u_UART/u_UART_RX_top/u_FSM/FE_OFC70_PAR_CHK_New_bit (id 1198), but this inst is not in the netlist.
[09/04 06:16:52   298s] *info: inst U0_ClkDiv/U47 changed type from MX2XLM to MX2X3M!
[09/04 06:16:52   298s] *info: inst u_CLK_GATE/U0_TLATNCAX12M changed type from TLATNCAX12M to TLATNCAX20M!
[09/04 06:16:52   298s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1336.0M) ***
[09/04 06:16:52   298s] Total net length = 4.195e+04 (2.215e+04 1.980e+04) (ext = 1.988e+03)
[09/04 06:16:52   298s] <CMD> fit
[09/04 06:16:55   299s] <CMD> setDrawView place
[09/04 06:16:56   299s] <CMD> setDrawView place
[09/04 06:16:56   299s] <CMD> setDrawView place
[09/04 06:17:03   301s] <CMD> placeDesign -inPlaceOpt -prePlaceOpt
[09/04 06:17:03   301s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[09/04 06:17:03   301s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[09/04 06:17:03   301s] *scInfo: scPctBadScanCell = 99.25%
[09/04 06:17:03   301s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[09/04 06:17:03   301s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/04 06:17:03   301s] *** Starting placeDesign concurrent flow ***
[09/04 06:17:03   301s] **INFO: Enable pre-place timing setting for timing analysis
[09/04 06:17:03   301s] Set Using Default Delay Limit as 101.
[09/04 06:17:03   301s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/04 06:17:03   301s] Set Default Net Delay as 0 ps.
[09/04 06:17:03   301s] Set Default Net Load as 0 pF. 
[09/04 06:17:03   301s] **INFO: Analyzing IO path groups for slack adjustment
[09/04 06:17:03   301s] Effort level <high> specified for reg2reg_tmp.102172 path_group
[09/04 06:17:03   301s] #################################################################################
[09/04 06:17:03   301s] # Design Stage: PreRoute
[09/04 06:17:03   301s] # Design Name: System_top
[09/04 06:17:03   301s] # Design Mode: 90nm
[09/04 06:17:03   301s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:17:03   301s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:17:03   301s] # Signoff Settings: SI Off 
[09/04 06:17:03   301s] #################################################################################
[09/04 06:17:03   301s] Calculate delays in BcWc mode...
[09/04 06:17:03   301s] Topological Sorting (CPU = 0:00:00.0, MEM = 1357.7M, InitMEM = 1357.7M)
[09/04 06:17:06   303s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:17:06   303s] End delay calculation. (MEM=1437.55 CPU=0:00:00.2 REAL=0:00:00.0)
[09/04 06:17:06   303s] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 1437.5M) ***
[09/04 06:17:06   303s] **INFO: Disable pre-place timing setting for timing analysis
[09/04 06:17:06   303s] Set Using Default Delay Limit as 1000.
[09/04 06:17:06   303s] Set Default Net Delay as 1000 ps.
[09/04 06:17:06   303s] Set Default Net Load as 0.5 pF. 
[09/04 06:17:06   303s] *** Start deleteBufferTree ***
[09/04 06:17:06   303s] Info: Detect buffers to remove automatically.
[09/04 06:17:06   303s] Analyzing netlist ...
[09/04 06:17:06   303s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:17:06   303s] Updating netlist
[09/04 06:17:06   303s] 
[09/04 06:17:06   303s] *summary: 15 instances (buffers/inverters) removed
[09/04 06:17:06   303s] *** Finish deleteBufferTree (0:00:00.1) ***
[09/04 06:17:06   303s] Deleted 0 physical inst  (cell - / prefix -).
[09/04 06:17:06   303s] *** Starting "NanoPlace(TM) placement v#2 (mem=1413.5M)" ...
[09/04 06:17:06   303s] Summary for sequential cells idenfication: 
[09/04 06:17:06   303s] Identified SBFF number: 146
[09/04 06:17:06   303s] Identified MBFF number: 0
[09/04 06:17:06   303s] Not identified SBFF number: 0
[09/04 06:17:06   303s] Not identified MBFF number: 0
[09/04 06:17:06   303s] Number of sequential cells which are not FFs: 28
[09/04 06:17:06   303s] 
[09/04 06:17:07   304s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.3 mem=1413.5M) ***
[09/04 06:17:08   305s] *** Build Virtual Sizing Timing Model
[09/04 06:17:08   305s] (cpu=0:00:02.1 mem=1413.5M) ***
[09/04 06:17:08   305s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/04 06:17:08   305s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[09/04 06:17:08   305s] Define the scan chains before using this option.
[09/04 06:17:08   305s] Type 'man IMPSP-9042' for more detail.
[09/04 06:17:08   305s] #std cell=1492 (15 fixed + 1477 movable) #block=0 (0 floating + 0 preplaced)
[09/04 06:17:08   305s] #ioInst=0 #net=1652 #term=6333 #term/net=3.83, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
[09/04 06:17:08   305s] stdCell: 1492 single + 0 double + 0 multi
[09/04 06:17:08   305s] Total standard cell length = 6.7798 (mm), area = 0.0195 (mm^2)
[09/04 06:17:08   305s] Core basic site is TSM130NMMETROSITE
[09/04 06:17:08   305s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:17:08   305s] Apply auto density screen in pre-place stage.
[09/04 06:17:08   305s] Auto density screen increases utilization from 0.344 to 0.345
[09/04 06:17:08   305s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1413.5M
[09/04 06:17:08   305s] Average module density = 0.349.
[09/04 06:17:08   305s] Density for the design = 0.349.
[09/04 06:17:08   305s]        = stdcell_area 16536 sites (19458 um^2) / alloc_area 47383 sites (55756 um^2).
[09/04 06:17:08   305s] Pin Density = 0.1300.
[09/04 06:17:08   305s]             = total # of pins 6333 / total area 48721.
[09/04 06:17:08   305s] === lastAutoLevel = 8 
[09/04 06:17:08   306s] Clock gating cells determined by native netlist tracing.
[09/04 06:17:08   306s] Effort level <high> specified for reg2reg path_group
[09/04 06:17:08   306s] Effort level <high> specified for reg2cgate path_group
[09/04 06:17:08   306s] Iteration  1: Total net bbox = 5.903e+03 (4.26e+03 1.65e+03)
[09/04 06:17:08   306s]               Est.  stn bbox = 7.266e+03 (5.20e+03 2.06e+03)
[09/04 06:17:08   306s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1437.5M
[09/04 06:17:08   306s] Iteration  2: Total net bbox = 5.903e+03 (4.26e+03 1.65e+03)
[09/04 06:17:08   306s]               Est.  stn bbox = 7.266e+03 (5.20e+03 2.06e+03)
[09/04 06:17:08   306s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1437.5M
[09/04 06:17:09   306s] Iteration  3: Total net bbox = 4.587e+03 (3.59e+03 9.95e+02)
[09/04 06:17:09   306s]               Est.  stn bbox = 6.110e+03 (4.71e+03 1.40e+03)
[09/04 06:17:09   306s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1437.5M
[09/04 06:17:09   306s] Total number of setup views is 1.
[09/04 06:17:09   306s] Total number of active setup views is 1.
[09/04 06:17:09   306s] Iteration  4: Total net bbox = 1.967e+04 (1.15e+04 8.13e+03)
[09/04 06:17:09   306s]               Est.  stn bbox = 2.525e+04 (1.49e+04 1.03e+04)
[09/04 06:17:09   306s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1437.5M
[09/04 06:17:10   307s] Iteration  5: Total net bbox = 2.463e+04 (1.24e+04 1.23e+04)
[09/04 06:17:10   307s]               Est.  stn bbox = 3.105e+04 (1.59e+04 1.52e+04)
[09/04 06:17:10   307s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1437.5M
[09/04 06:17:11   309s] Iteration  6: Total net bbox = 2.904e+04 (1.48e+04 1.42e+04)
[09/04 06:17:11   309s]               Est.  stn bbox = 3.631e+04 (1.88e+04 1.75e+04)
[09/04 06:17:11   309s]               cpu = 0:00:01.8 real = 0:00:01.0 mem = 1467.6M
[09/04 06:17:11   309s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[09/04 06:17:11   309s] Congestion driven padding in post-place stage.
[09/04 06:17:11   309s] Congestion driven padding increases utilization from 0.505 to 0.505
[09/04 06:17:11   309s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1467.6M
[09/04 06:17:11   309s] Iteration  7: Total net bbox = 3.266e+04 (1.80e+04 1.47e+04)
[09/04 06:17:11   309s]               Est.  stn bbox = 4.011e+04 (2.21e+04 1.80e+04)
[09/04 06:17:11   309s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1467.6M
[09/04 06:17:12   309s] nrCritNet: 0.00% ( 0 / 1652 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 06:17:12   309s] nrCritNet: 0.00% ( 0 / 1652 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 06:17:12   309s] Iteration  8: Total net bbox = 3.266e+04 (1.80e+04 1.47e+04)
[09/04 06:17:12   309s]               Est.  stn bbox = 4.011e+04 (2.21e+04 1.80e+04)
[09/04 06:17:12   309s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1426.4M
[09/04 06:17:13   310s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[09/04 06:17:13   310s] Congestion driven padding in post-place stage.
[09/04 06:17:13   310s] Congestion driven padding increases utilization from 0.505 to 0.505
[09/04 06:17:13   310s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1427.4M
[09/04 06:17:13   310s] Iteration  9: Total net bbox = 3.570e+04 (1.96e+04 1.61e+04)
[09/04 06:17:13   310s]               Est.  stn bbox = 4.367e+04 (2.39e+04 1.97e+04)
[09/04 06:17:13   310s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1427.4M
[09/04 06:17:13   311s] nrCritNet: 0.00% ( 0 / 1652 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 06:17:13   311s] nrCritNet: 0.00% ( 0 / 1652 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 06:17:13   311s] Iteration 10: Total net bbox = 3.570e+04 (1.96e+04 1.61e+04)
[09/04 06:17:13   311s]               Est.  stn bbox = 4.367e+04 (2.39e+04 1.97e+04)
[09/04 06:17:13   311s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1427.4M
[09/04 06:17:15   313s] Iteration 11: Total net bbox = 4.012e+04 (2.11e+04 1.91e+04)
[09/04 06:17:15   313s]               Est.  stn bbox = 4.837e+04 (2.54e+04 2.30e+04)
[09/04 06:17:15   313s]               cpu = 0:00:02.8 real = 0:00:02.0 mem = 1427.4M
[09/04 06:17:15   313s] Iteration 12: Total net bbox = 4.012e+04 (2.11e+04 1.91e+04)
[09/04 06:17:15   313s]               Est.  stn bbox = 4.837e+04 (2.54e+04 2.30e+04)
[09/04 06:17:15   313s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1427.4M
[09/04 06:17:15   313s] *** cost = 4.012e+04 (2.11e+04 1.91e+04) (cpu for global=0:00:07.9) real=0:00:07.0***
[09/04 06:17:15   313s] Info: 0 clock gating cells identified, 0 (on average) moved
[09/04 06:17:16   314s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:17:16   314s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:17:16   314s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:17:16   314s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:17:16   314s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:17:16   314s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:17:16   314s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:17:16   314s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:17:16   314s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:17:16   314s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:17:16   314s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:17:16   314s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:17:16   314s] Core Placement runtime cpu: 0:00:07.3 real: 0:00:06.0
[09/04 06:17:16   314s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/04 06:17:16   314s] Type 'man IMPSP-9025' for more detail.
[09/04 06:17:16   314s] #spOpts: mergeVia=F 
[09/04 06:17:16   314s] Core basic site is TSM130NMMETROSITE
[09/04 06:17:16   314s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:17:16   314s] *** Starting refinePlace (0:05:13 mem=1383.0M) ***
[09/04 06:17:16   314s] Total net length = 4.012e+04 (2.106e+04 1.907e+04) (ext = 1.596e+03)
[09/04 06:17:16   314s] Starting refinePlace ...
[09/04 06:17:16   314s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:17:16   314s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:17:16   314s] Density distribution unevenness ratio = 27.915%
[09/04 06:17:16   314s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:17:16   314s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1383.0MB) @(0:05:13 - 0:05:13).
[09/04 06:17:16   314s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:17:16   314s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 06:17:16   314s] Placement tweakage begins.
[09/04 06:17:16   314s] wire length = 5.148e+04
[09/04 06:17:16   314s] wire length = 4.872e+04
[09/04 06:17:16   314s] Placement tweakage ends.
[09/04 06:17:16   314s] Move report: tweak moves 171 insts, mean move: 6.88 um, max move: 25.19 um
[09/04 06:17:16   314s] 	Max move on inst (u_REG_FILE/RdData_reg[1]): (99.14, 104.23) --> (112.48, 92.39)
[09/04 06:17:16   314s] Move report: legalization moves 1477 insts, mean move: 1.64 um, max move: 5.92 um
[09/04 06:17:16   314s] 	Max move on inst (u_SYSCTRL_2_TX_DATA_SYNC/pulse_Gen_ff_reg): (105.57, 37.29) --> (105.37, 31.57)
[09/04 06:17:16   314s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1383.0MB) @(0:05:13 - 0:05:13).
[09/04 06:17:16   314s] Move report: Detail placement moves 1477 insts, mean move: 2.27 um, max move: 25.59 um
[09/04 06:17:16   314s] 	Max move on inst (u_REG_FILE/RdData_reg[1]): (99.14, 104.23) --> (112.34, 91.84)
[09/04 06:17:16   314s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1383.0MB
[09/04 06:17:16   314s] Statistics of distance of Instance movement in refine placement:
[09/04 06:17:16   314s]   maximum (X+Y) =        25.59 um
[09/04 06:17:16   314s]   inst (u_REG_FILE/RdData_reg[1]) with max move: (99.139, 104.23) -> (112.34, 91.84)
[09/04 06:17:16   314s]   mean    (X+Y) =         2.27 um
[09/04 06:17:16   314s] Total instances flipped for WireLenOpt: 100
[09/04 06:17:16   314s] Summary Report:
[09/04 06:17:16   314s] Instances move: 1477 (out of 1477 movable)
[09/04 06:17:16   314s] Mean displacement: 2.27 um
[09/04 06:17:16   314s] Max displacement: 25.59 um (Instance: u_REG_FILE/RdData_reg[1]) (99.139, 104.23) -> (112.34, 91.84)
[09/04 06:17:16   314s] 	Length: 35 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: SEDFFX1M
[09/04 06:17:16   314s] Total instances moved : 1477
[09/04 06:17:16   314s] Total net length = 3.725e+04 (1.827e+04 1.898e+04) (ext = 1.606e+03)
[09/04 06:17:16   314s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1383.0MB
[09/04 06:17:16   314s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1383.0MB) @(0:05:13 - 0:05:13).
[09/04 06:17:16   314s] *** Finished refinePlace (0:05:13 mem=1383.0M) ***
[09/04 06:17:16   314s] Total net length = 3.720e+04 (1.818e+04 1.902e+04) (ext = 1.596e+03)
[09/04 06:17:16   314s] *** End of Placement (cpu=0:00:10.6, real=0:00:10.0, mem=1383.0M) ***
[09/04 06:17:16   314s] #spOpts: mergeVia=F 
[09/04 06:17:16   314s] Core basic site is TSM130NMMETROSITE
[09/04 06:17:16   314s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:17:16   314s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:17:16   314s] Density distribution unevenness ratio = 28.519%
[09/04 06:17:16   314s] *** Free Virtual Timing Model ...(mem=1383.0M)
[09/04 06:17:16   314s] Starting IO pin assignment...
[09/04 06:17:16   314s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[09/04 06:17:16   314s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/04 06:17:16   314s] Core basic site is TSM130NMMETROSITE
[09/04 06:17:16   314s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:17:16   314s] #spOpts: mergeVia=F 
[09/04 06:17:16   314s] GigaOpt running with 1 threads.
[09/04 06:17:16   314s] Info: 1 threads available for lower-level modules during optimization.
[09/04 06:17:19   317s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1389.1M, totSessionCpu=0:05:16 **
[09/04 06:17:19   317s] *** optDesign -preCTS ***
[09/04 06:17:19   317s] DRC Margin: user margin 0.0; extra margin 0.2
[09/04 06:17:19   317s] Setup Target Slack: user slack 0; extra slack 0.1
[09/04 06:17:19   317s] Hold Target Slack: user slack 0
[09/04 06:17:19   317s] Summary for sequential cells idenfication: 
[09/04 06:17:19   317s] Identified SBFF number: 146
[09/04 06:17:19   317s] Identified MBFF number: 0
[09/04 06:17:19   317s] Not identified SBFF number: 0
[09/04 06:17:19   317s] Not identified MBFF number: 0
[09/04 06:17:19   317s] Number of sequential cells which are not FFs: 28
[09/04 06:17:19   317s] 
[09/04 06:17:19   317s] Start to check current routing status for nets...
[09/04 06:17:19   317s] Using hname+ instead name for net compare
[09/04 06:17:19   317s] All nets will be re-routed.
[09/04 06:17:19   317s] End to check current routing status for nets (mem=1389.1M)
[09/04 06:17:21   319s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 06:17:21   319s] [PSP] Started earlyGlobalRoute kernel
[09/04 06:17:21   319s] [PSP] Initial Peak syMemory usage = 1389.1 MB
[09/04 06:17:21   319s] (I)       Reading DB...
[09/04 06:17:21   319s] (I)       congestionReportName   : 
[09/04 06:17:21   319s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 06:17:21   319s] [NR-eagl] doTrackAssignment      : 1
[09/04 06:17:21   319s] (I)       dumpBookshelfFiles     : 0
[09/04 06:17:21   319s] [NR-eagl] numThreads             : 1
[09/04 06:17:21   319s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 06:17:21   319s] (I)       honorPin               : false
[09/04 06:17:21   319s] (I)       honorPinGuide          : true
[09/04 06:17:21   319s] (I)       honorPartition         : false
[09/04 06:17:21   319s] (I)       allowPartitionCrossover: false
[09/04 06:17:21   319s] (I)       honorSingleEntry       : true
[09/04 06:17:21   319s] (I)       honorSingleEntryStrong : true
[09/04 06:17:21   319s] (I)       handleViaSpacingRule   : false
[09/04 06:17:21   319s] (I)       PDConstraint           : none
[09/04 06:17:21   319s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 06:17:21   319s] (I)       routingEffortLevel     : 3
[09/04 06:17:21   319s] [NR-eagl] minRouteLayer          : 2
[09/04 06:17:21   319s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 06:17:21   319s] (I)       numRowsPerGCell        : 1
[09/04 06:17:21   319s] (I)       speedUpLargeDesign     : 0
[09/04 06:17:21   319s] (I)       speedUpBlkViolationClean: 0
[09/04 06:17:21   319s] (I)       autoGCellMerging       : 1
[09/04 06:17:21   319s] (I)       multiThreadingTA       : 0
[09/04 06:17:21   319s] (I)       punchThroughDistance   : -1
[09/04 06:17:21   319s] (I)       blockedPinEscape       : 0
[09/04 06:17:21   319s] (I)       blkAwareLayerSwitching : 0
[09/04 06:17:21   319s] (I)       betterClockWireModeling: 0
[09/04 06:17:21   319s] (I)       scenicBound            : 1.15
[09/04 06:17:21   319s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 06:17:21   319s] (I)       source-to-sink ratio   : 0.00
[09/04 06:17:21   319s] (I)       targetCongestionRatio  : 1.00
[09/04 06:17:21   319s] (I)       layerCongestionRatio   : 0.70
[09/04 06:17:21   319s] (I)       m1CongestionRatio      : 0.10
[09/04 06:17:21   319s] (I)       m2m3CongestionRatio    : 0.70
[09/04 06:17:21   319s] (I)       pinAccessEffort        : 0.10
[09/04 06:17:21   319s] (I)       localRouteEffort       : 1.00
[09/04 06:17:21   319s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 06:17:21   319s] (I)       supplyScaleFactorH     : 1.00
[09/04 06:17:21   319s] (I)       supplyScaleFactorV     : 1.00
[09/04 06:17:21   319s] (I)       highlight3DOverflowFactor: 0.00
[09/04 06:17:21   319s] (I)       skipTrackCommand             : 
[09/04 06:17:21   319s] (I)       readTROption           : true
[09/04 06:17:21   319s] (I)       extraSpacingBothSide   : false
[09/04 06:17:21   319s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 06:17:21   319s] (I)       routeSelectedNetsOnly  : false
[09/04 06:17:21   319s] (I)       before initializing RouteDB syMemory usage = 1389.1 MB
[09/04 06:17:21   319s] (I)       starting read tracks
[09/04 06:17:21   319s] (I)       build grid graph
[09/04 06:17:21   319s] (I)       build grid graph start
[09/04 06:17:21   319s] [NR-eagl] Layer1 has no routable track
[09/04 06:17:21   319s] [NR-eagl] Layer2 has single uniform track structure
[09/04 06:17:21   319s] [NR-eagl] Layer3 has single uniform track structure
[09/04 06:17:21   319s] [NR-eagl] Layer4 has single uniform track structure
[09/04 06:17:21   319s] [NR-eagl] Layer5 has single uniform track structure
[09/04 06:17:21   319s] [NR-eagl] Layer6 has single uniform track structure
[09/04 06:17:21   319s] (I)       build grid graph end
[09/04 06:17:21   319s] (I)       Layer1   numNetMinLayer=1631
[09/04 06:17:21   319s] (I)       Layer2   numNetMinLayer=21
[09/04 06:17:21   319s] (I)       Layer3   numNetMinLayer=0
[09/04 06:17:21   319s] (I)       Layer4   numNetMinLayer=0
[09/04 06:17:21   319s] (I)       Layer5   numNetMinLayer=0
[09/04 06:17:21   319s] (I)       Layer6   numNetMinLayer=0
[09/04 06:17:21   319s] [NR-eagl] numViaLayers=5
[09/04 06:17:21   319s] (I)       end build via table
[09/04 06:17:21   319s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 06:17:21   319s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 06:17:21   319s] (I)       num ignored nets =0
[09/04 06:17:21   319s] (I)       readDataFromPlaceDB
[09/04 06:17:21   319s] (I)       Read net information..
[09/04 06:17:21   319s] [NR-eagl] Read numTotalNets=1652  numIgnoredNets=0
[09/04 06:17:21   319s] (I)       Read testcase time = 0.000 seconds
[09/04 06:17:21   319s] 
[09/04 06:17:21   319s] (I)       totalGlobalPin=6269, totalPins=6333
[09/04 06:17:21   319s] (I)       Model blockage into capacity
[09/04 06:17:21   319s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 06:17:21   319s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 06:17:21   319s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 06:17:21   319s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 06:17:21   319s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 06:17:21   319s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 06:17:21   319s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 06:17:21   319s] (I)       Modeling time = 0.000 seconds
[09/04 06:17:21   319s] 
[09/04 06:17:21   319s] [NR-eagl] There are 21 clock nets ( 21 with NDR ).
[09/04 06:17:21   319s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1389.1 MB
[09/04 06:17:21   319s] (I)       Layer1  viaCost=300.00
[09/04 06:17:21   319s] (I)       Layer2  viaCost=100.00
[09/04 06:17:21   319s] (I)       Layer3  viaCost=100.00
[09/04 06:17:21   319s] (I)       Layer4  viaCost=100.00
[09/04 06:17:21   319s] (I)       Layer5  viaCost=200.00
[09/04 06:17:21   319s] (I)       ---------------------Grid Graph Info--------------------
[09/04 06:17:21   319s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 06:17:21   319s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 06:17:21   319s] (I)       Site Width          :   820  (dbu)
[09/04 06:17:21   319s] (I)       Row Height          :  5740  (dbu)
[09/04 06:17:21   319s] (I)       GCell Width         :  5740  (dbu)
[09/04 06:17:21   319s] (I)       GCell Height        :  5740  (dbu)
[09/04 06:17:21   319s] (I)       grid                :    84    84     6
[09/04 06:17:21   319s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 06:17:21   319s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 06:17:21   319s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 06:17:21   319s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 06:17:21   319s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 06:17:21   319s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 06:17:21   319s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 06:17:21   319s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 06:17:21   319s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 06:17:21   319s] (I)       --------------------------------------------------------
[09/04 06:17:21   319s] 
[09/04 06:17:21   319s] (I)       After initializing earlyGlobalRoute syMemory usage = 1389.1 MB
[09/04 06:17:21   319s] (I)       Loading and dumping file time : 0.01 seconds
[09/04 06:17:21   319s] (I)       ============= Initialization =============
[09/04 06:17:21   319s] [NR-eagl] EstWL : 16145
[09/04 06:17:21   319s] 
[09/04 06:17:21   319s] (I)       total 2D Cap : 91420 = (47802 H, 43618 V)
[09/04 06:17:21   319s] (I)       botLay=Layer3  topLay=Layer4  numSeg=287
[09/04 06:17:21   319s] (I)       ============  Phase 1a Route ============
[09/04 06:17:21   319s] (I)       Phase 1a runs 0.00 seconds
[09/04 06:17:21   319s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[09/04 06:17:21   319s] [NR-eagl] Usage: 977 = (479 H, 498 V) = (1.00% H, 1.04% V) = (1.375e+03um H, 1.429e+03um V)
[09/04 06:17:21   319s] [NR-eagl] 
[09/04 06:17:21   319s] (I)       ============  Phase 1b Route ============
[09/04 06:17:21   319s] (I)       Phase 1b runs 0.00 seconds
[09/04 06:17:21   319s] [NR-eagl] Usage: 979 = (480 H, 499 V) = (1.00% H, 1.04% V) = (1.378e+03um H, 1.432e+03um V)
[09/04 06:17:21   319s] [NR-eagl] 
[09/04 06:17:21   319s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.25% V
[09/04 06:17:21   319s] 
[09/04 06:17:21   319s] (I)       ============  Phase 1c Route ============
[09/04 06:17:21   319s] (I)       Level2 Grid: 17 x 17
[09/04 06:17:21   319s] (I)       Phase 1c runs 0.00 seconds
[09/04 06:17:21   319s] [NR-eagl] Usage: 979 = (480 H, 499 V) = (1.00% H, 1.04% V) = (1.378e+03um H, 1.432e+03um V)
[09/04 06:17:21   319s] [NR-eagl] 
[09/04 06:17:21   319s] (I)       ============  Phase 1d Route ============
[09/04 06:17:21   319s] (I)       Phase 1d runs 0.00 seconds
[09/04 06:17:21   319s] [NR-eagl] Usage: 979 = (480 H, 499 V) = (1.00% H, 1.04% V) = (1.378e+03um H, 1.432e+03um V)
[09/04 06:17:21   319s] [NR-eagl] 
[09/04 06:17:21   319s] (I)       ============  Phase 1e Route ============
[09/04 06:17:21   319s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:17:21   319s] [NR-eagl] Usage: 979 = (480 H, 499 V) = (1.00% H, 1.04% V) = (1.378e+03um H, 1.432e+03um V)
[09/04 06:17:21   319s] [NR-eagl] 
[09/04 06:17:21   319s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.25% V
[09/04 06:17:21   319s] 
[09/04 06:17:21   319s] (I)       dpBasedLA: time=0.00  totalOF=26486  totalVia=990  totalWL=979  total(Via+WL)=1969 
[09/04 06:17:21   319s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 06:17:21   319s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4334
[09/04 06:17:21   319s] (I)       ============  Phase 1a Route ============
[09/04 06:17:21   319s] (I)       Phase 1a runs 0.00 seconds
[09/04 06:17:21   319s] [NR-eagl] Usage: 16149 = (7815 H, 8334 V) = (8.15% H, 8.69% V) = (2.243e+04um H, 2.392e+04um V)
[09/04 06:17:21   319s] [NR-eagl] 
[09/04 06:17:21   319s] (I)       ============  Phase 1b Route ============
[09/04 06:17:21   319s] [NR-eagl] Usage: 16149 = (7815 H, 8334 V) = (8.15% H, 8.69% V) = (2.243e+04um H, 2.392e+04um V)
[09/04 06:17:21   319s] [NR-eagl] 
[09/04 06:17:21   319s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 06:17:21   319s] 
[09/04 06:17:21   319s] (I)       ============  Phase 1c Route ============
[09/04 06:17:21   319s] [NR-eagl] Usage: 16149 = (7815 H, 8334 V) = (8.15% H, 8.69% V) = (2.243e+04um H, 2.392e+04um V)
[09/04 06:17:21   319s] [NR-eagl] 
[09/04 06:17:21   319s] (I)       ============  Phase 1d Route ============
[09/04 06:17:21   319s] [NR-eagl] Usage: 16149 = (7815 H, 8334 V) = (8.15% H, 8.69% V) = (2.243e+04um H, 2.392e+04um V)
[09/04 06:17:21   319s] [NR-eagl] 
[09/04 06:17:21   319s] (I)       ============  Phase 1e Route ============
[09/04 06:17:21   319s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:17:21   319s] [NR-eagl] Usage: 16149 = (7815 H, 8334 V) = (8.15% H, 8.69% V) = (2.243e+04um H, 2.392e+04um V)
[09/04 06:17:21   319s] [NR-eagl] 
[09/04 06:17:21   319s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 06:17:21   319s] 
[09/04 06:17:21   319s] (I)       dpBasedLA: time=0.00  totalOF=118005  totalVia=12167  totalWL=15170  total(Via+WL)=27337 
[09/04 06:17:21   319s] (I)       ============  Phase 1l Route ============
[09/04 06:17:21   319s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/04 06:17:21   319s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 06:17:21   319s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 06:17:21   319s] 
[09/04 06:17:21   319s] (I)       ============= track Assignment ============
[09/04 06:17:21   319s] (I)       extract Global 3D Wires
[09/04 06:17:21   319s] (I)       Extract Global WL : time=0.00
[09/04 06:17:21   319s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 06:17:21   319s] (I)       track assignment initialization runtime=507 millisecond
[09/04 06:17:21   319s] (I)       #threads=1 for track assignment
[09/04 06:17:21   319s] (I)       track assignment kernel runtime=15078 millisecond
[09/04 06:17:21   319s] (I)       End Greedy Track Assignment
[09/04 06:17:21   319s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6318
[09/04 06:17:21   319s] [NR-eagl] Layer2(METAL2)(V) length: 1.910736e+04um, number of vias: 9076
[09/04 06:17:21   319s] [NR-eagl] Layer3(METAL3)(H) length: 2.107517e+04um, number of vias: 957
[09/04 06:17:21   319s] [NR-eagl] Layer4(METAL4)(V) length: 5.254352e+03um, number of vias: 189
[09/04 06:17:21   319s] [NR-eagl] Layer5(METAL5)(H) length: 2.157827e+03um, number of vias: 45
[09/04 06:17:21   319s] [NR-eagl] Layer6(METAL6)(V) length: 3.546500e+02um, number of vias: 0
[09/04 06:17:21   319s] [NR-eagl] Total length: 4.794936e+04um, number of vias: 16585
[09/04 06:17:21   319s] [NR-eagl] End Peak syMemory usage = 1389.1 MB
[09/04 06:17:21   319s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
[09/04 06:17:21   319s] Updating RC grid for preRoute extraction ...
[09/04 06:17:21   319s] Initializing multi-corner resistance tables ...
[09/04 06:17:23   321s] Extraction called for design 'System_top' of instances=1492 and nets=1790 using extraction engine 'preRoute' .
[09/04 06:17:23   321s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:17:23   321s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:17:23   321s] PreRoute RC Extraction called for design System_top.
[09/04 06:17:23   321s] RC Extraction called in multi-corner(1) mode.
[09/04 06:17:23   321s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:17:23   321s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:17:23   321s] RCMode: PreRoute
[09/04 06:17:23   321s]       RC Corner Indexes            0   
[09/04 06:17:23   321s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:17:23   321s] Resistance Scaling Factor    : 1.00000 
[09/04 06:17:23   321s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:17:23   321s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:17:23   321s] Shrink Factor                : 1.00000
[09/04 06:17:23   321s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 06:17:23   321s] Updating RC grid for preRoute extraction ...
[09/04 06:17:23   321s] Initializing multi-corner resistance tables ...
[09/04 06:17:23   321s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1389.062M)
[09/04 06:17:23   321s] ** INFO : this run is activating medium effort placeOptDesign flow
[09/04 06:17:23   321s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:17:23   321s] #spOpts: mergeVia=F 
[09/04 06:17:23   321s] Core basic site is TSM130NMMETROSITE
[09/04 06:17:23   321s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:17:23   321s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:17:23   321s] #spOpts: mergeVia=F 
[09/04 06:17:23   322s] *** Starting optimizing excluded clock nets MEM= 1389.1M) ***
[09/04 06:17:24   322s] #################################################################################
[09/04 06:17:24   322s] # Design Stage: PreRoute
[09/04 06:17:24   322s] # Design Name: System_top
[09/04 06:17:24   322s] # Design Mode: 90nm
[09/04 06:17:24   322s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:17:24   322s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:17:24   322s] # Signoff Settings: SI Off 
[09/04 06:17:24   322s] #################################################################################
[09/04 06:17:24   322s] AAE_INFO: 1 threads acquired from CTE.
[09/04 06:17:24   322s] Calculate delays in BcWc mode...
[09/04 06:17:24   322s] Topological Sorting (CPU = 0:00:00.0, MEM = 1399.1M, InitMEM = 1399.1M)
[09/04 06:17:24   322s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:17:24   322s] End delay calculation. (MEM=1456.39 CPU=0:00:00.2 REAL=0:00:00.0)
[09/04 06:17:24   322s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1456.4M) ***
[09/04 06:17:24   322s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.4  MEM= 1456.4M) ***
[09/04 06:17:24   322s] The useful skew maximum allowed delay is: 0.3
[09/04 06:17:24   322s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:17:24   322s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:17:26   324s] 
[09/04 06:17:26   324s] Netlist preparation processing... 
[09/04 06:17:26   324s] Removed 0 instance
[09/04 06:17:26   324s] *info: Marking 0 isolation instances dont touch
[09/04 06:17:26   324s] *info: Marking 0 level shifter instances dont touch
[09/04 06:17:26   324s] **optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1437.5M, totSessionCpu=0:05:24 **
[09/04 06:17:26   324s] Begin: GigaOpt high fanout net optimization
[09/04 06:17:26   324s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:17:26   324s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:17:26   324s] #spOpts: mergeVia=F 
[09/04 06:17:29   327s] DEBUG: @coeDRVCandCache::init.
[09/04 06:17:29   327s] +----------+---------+--------+--------+------------+--------+
[09/04 06:17:29   327s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/04 06:17:29   327s] +----------+---------+--------+--------+------------+--------+
[09/04 06:17:29   327s] |    34.77%|        -|   0.100|   0.000|   0:00:00.0| 1585.0M|
[09/04 06:17:29   327s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 06:17:29   327s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 06:17:29   327s] |    34.77%|        -|   0.100|   0.000|   0:00:00.0| 1585.0M|
[09/04 06:17:29   327s] +----------+---------+--------+--------+------------+--------+
[09/04 06:17:29   327s] 
[09/04 06:17:29   327s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1585.0M) ***
[09/04 06:17:29   327s] DEBUG: @coeDRVCandCache::cleanup.
[09/04 06:17:29   327s] End: GigaOpt high fanout net optimization
[09/04 06:17:29   327s] Begin: GigaOpt DRV Optimization
[09/04 06:17:29   327s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[09/04 06:17:29   327s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:17:29   327s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:17:29   327s] #spOpts: mergeVia=F 
[09/04 06:17:30   328s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:17:30   328s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[09/04 06:17:30   328s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:17:30   328s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[09/04 06:17:30   328s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:17:30   328s] DEBUG: @coeDRVCandCache::init.
[09/04 06:17:30   328s] Info: violation cost 828.138489 (cap = 19.379950, tran = 806.758545, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[09/04 06:17:30   328s] |    18   |   304   |     6   |      6  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          0|  34.77  |            |           |
[09/04 06:17:30   328s] Info: violation cost 0.409083 (cap = 0.000000, tran = 0.409083, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 06:17:30   328s] |     2   |   144   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |         13|          0|          9|  34.98  |   0:00:00.0|    1585.0M|
[09/04 06:17:30   328s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:17:30   328s] 
[09/04 06:17:30   328s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1585.0M) ***
[09/04 06:17:30   328s] 
[09/04 06:17:30   328s] DEBUG: @coeDRVCandCache::cleanup.
[09/04 06:17:30   328s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[09/04 06:17:30   328s] End: GigaOpt DRV Optimization
[09/04 06:17:30   328s] **optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 1443.5M, totSessionCpu=0:05:28 **
[09/04 06:17:30   328s] Begin: GigaOpt Global Optimization
[09/04 06:17:30   328s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[09/04 06:17:30   328s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:17:30   328s] PhyDesignGrid: maxLocalDensity 1.20
[09/04 06:17:30   328s] #spOpts: mergeVia=F 
[09/04 06:17:34   332s] *info: 6 clock nets excluded
[09/04 06:17:34   332s] *info: 2 special nets excluded.
[09/04 06:17:34   332s] *info: 138 no-driver nets excluded.
[09/04 06:17:36   334s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/04 06:17:36   334s] +--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
[09/04 06:17:36   334s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View       |Pathgroup|                     End Point                      |
[09/04 06:17:36   334s] +--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
[09/04 06:17:36   334s] |   0.000|   0.000|    34.98%|   0:00:00.0| 1583.0M|setup_func_analysis_view|       NA| NA                                                 |
[09/04 06:17:36   334s] +--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
[09/04 06:17:36   334s] 
[09/04 06:17:36   334s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1583.0M) ***
[09/04 06:17:36   334s] 
[09/04 06:17:36   334s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1583.0M) ***
[09/04 06:17:36   334s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/04 06:17:36   334s] Global Opt: restore maxLocalDensity to 3.0
[09/04 06:17:36   334s] End: GigaOpt Global Optimization
[09/04 06:17:36   334s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1447.5M, totSessionCpu=0:05:34 **
[09/04 06:17:36   334s] 
[09/04 06:17:36   334s] Active setup views:
[09/04 06:17:36   334s]  setup_func_analysis_view
[09/04 06:17:36   334s]   Dominating endpoints: 0
[09/04 06:17:36   334s]   Dominating TNS: -0.000
[09/04 06:17:36   334s] 
[09/04 06:17:36   334s] *** Timing Is met
[09/04 06:17:36   334s] *** Check timing (0:00:00.0)
[09/04 06:17:36   334s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:17:36   334s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1445.5M, totSessionCpu=0:05:34 **
[09/04 06:17:36   334s] **INFO: Flow update: Design is easy to close.
[09/04 06:17:36   334s] *** Timing Is met
[09/04 06:17:36   334s] *** Check timing (0:00:00.0)
[09/04 06:17:36   334s] *** Timing Is met
[09/04 06:17:36   334s] *** Check timing (0:00:00.0)
[09/04 06:17:36   334s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:17:36   334s] Begin: Area Reclaim Optimization
[09/04 06:17:38   336s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:17:38   336s] #spOpts: mergeVia=F 
[09/04 06:17:38   337s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 34.98
[09/04 06:17:38   337s] +----------+---------+--------+--------+------------+--------+
[09/04 06:17:38   337s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/04 06:17:38   337s] +----------+---------+--------+--------+------------+--------+
[09/04 06:17:38   337s] |    34.98%|        -|   0.000|   0.000|   0:00:00.0| 1581.3M|
[09/04 06:17:39   337s] |    34.98%|        0|   0.000|   0.000|   0:00:01.0| 1583.6M|
[09/04 06:17:39   337s] |    34.95%|       10|   0.000|   0.000|   0:00:00.0| 1583.6M|
[09/04 06:17:39   337s] |    34.95%|        0|   0.000|   0.000|   0:00:00.0| 1583.6M|
[09/04 06:17:39   337s] +----------+---------+--------+--------+------------+--------+
[09/04 06:17:39   337s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 34.95
[09/04 06:17:39   337s] 
[09/04 06:17:39   337s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 10 **
[09/04 06:17:39   337s] --------------------------------------------------------------
[09/04 06:17:39   337s] |                                   | Total     | Sequential |
[09/04 06:17:39   337s] --------------------------------------------------------------
[09/04 06:17:39   337s] | Num insts resized                 |      10  |       0    |
[09/04 06:17:39   337s] | Num insts undone                  |       0  |       0    |
[09/04 06:17:39   337s] | Num insts Downsized               |      10  |       0    |
[09/04 06:17:39   337s] | Num insts Samesized               |       0  |       0    |
[09/04 06:17:39   337s] | Num insts Upsized                 |       0  |       0    |
[09/04 06:17:39   337s] | Num multiple commits+uncommits    |       0  |       -    |
[09/04 06:17:39   337s] --------------------------------------------------------------
[09/04 06:17:39   337s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
[09/04 06:17:39   337s] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1450.04M, totSessionCpu=0:05:36).
[09/04 06:17:39   337s] *** Steiner Routed Nets: 1.381%; Threshold: 100; Threshold for Hold: 100
[09/04 06:17:39   337s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 06:17:39   337s] [NR-eagl] Started earlyGlobalRoute kernel
[09/04 06:17:39   337s] [NR-eagl] Initial Peak syMemory usage = 1450.0 MB
[09/04 06:17:39   337s] (I)       Reading DB...
[09/04 06:17:39   337s] (I)       congestionReportName   : 
[09/04 06:17:39   337s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 06:17:39   337s] [NR-eagl] doTrackAssignment      : 1
[09/04 06:17:39   337s] (I)       dumpBookshelfFiles     : 0
[09/04 06:17:39   337s] [NR-eagl] numThreads             : 1
[09/04 06:17:39   337s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 06:17:39   337s] (I)       honorPin               : false
[09/04 06:17:39   337s] (I)       honorPinGuide          : true
[09/04 06:17:39   337s] (I)       honorPartition         : false
[09/04 06:17:39   337s] (I)       allowPartitionCrossover: false
[09/04 06:17:39   337s] (I)       honorSingleEntry       : true
[09/04 06:17:39   337s] (I)       honorSingleEntryStrong : true
[09/04 06:17:39   337s] (I)       handleViaSpacingRule   : false
[09/04 06:17:39   337s] (I)       PDConstraint           : none
[09/04 06:17:39   337s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 06:17:39   337s] (I)       routingEffortLevel     : 3
[09/04 06:17:39   337s] [NR-eagl] minRouteLayer          : 2
[09/04 06:17:39   337s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 06:17:39   337s] (I)       numRowsPerGCell        : 1
[09/04 06:17:39   337s] (I)       speedUpLargeDesign     : 0
[09/04 06:17:39   337s] (I)       speedUpBlkViolationClean: 0
[09/04 06:17:39   337s] (I)       autoGCellMerging       : 1
[09/04 06:17:39   337s] (I)       multiThreadingTA       : 0
[09/04 06:17:39   337s] (I)       punchThroughDistance   : -1
[09/04 06:17:39   337s] (I)       blockedPinEscape       : 0
[09/04 06:17:39   337s] (I)       blkAwareLayerSwitching : 0
[09/04 06:17:39   337s] (I)       betterClockWireModeling: 0
[09/04 06:17:39   337s] (I)       scenicBound            : 1.15
[09/04 06:17:39   337s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 06:17:39   337s] (I)       source-to-sink ratio   : 0.00
[09/04 06:17:39   337s] (I)       targetCongestionRatio  : 1.00
[09/04 06:17:39   337s] (I)       layerCongestionRatio   : 0.70
[09/04 06:17:39   337s] (I)       m1CongestionRatio      : 0.10
[09/04 06:17:39   337s] (I)       m2m3CongestionRatio    : 0.70
[09/04 06:17:39   337s] (I)       pinAccessEffort        : 0.10
[09/04 06:17:39   337s] (I)       localRouteEffort       : 1.00
[09/04 06:17:39   337s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 06:17:39   337s] (I)       supplyScaleFactorH     : 1.00
[09/04 06:17:39   337s] (I)       supplyScaleFactorV     : 1.00
[09/04 06:17:39   337s] (I)       highlight3DOverflowFactor: 0.00
[09/04 06:17:39   337s] (I)       skipTrackCommand             : 
[09/04 06:17:39   337s] (I)       readTROption           : true
[09/04 06:17:39   337s] (I)       extraSpacingBothSide   : false
[09/04 06:17:39   337s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 06:17:39   337s] (I)       routeSelectedNetsOnly  : false
[09/04 06:17:39   337s] (I)       before initializing RouteDB syMemory usage = 1450.0 MB
[09/04 06:17:39   337s] (I)       starting read tracks
[09/04 06:17:39   337s] (I)       build grid graph
[09/04 06:17:39   337s] (I)       build grid graph start
[09/04 06:17:39   337s] [NR-eagl] Layer1 has no routable track
[09/04 06:17:39   337s] [NR-eagl] Layer2 has single uniform track structure
[09/04 06:17:39   337s] [NR-eagl] Layer3 has single uniform track structure
[09/04 06:17:39   337s] [NR-eagl] Layer4 has single uniform track structure
[09/04 06:17:39   337s] [NR-eagl] Layer5 has single uniform track structure
[09/04 06:17:39   337s] [NR-eagl] Layer6 has single uniform track structure
[09/04 06:17:39   337s] (I)       build grid graph end
[09/04 06:17:39   337s] (I)       Layer1   numNetMinLayer=1644
[09/04 06:17:39   337s] (I)       Layer2   numNetMinLayer=21
[09/04 06:17:39   337s] (I)       Layer3   numNetMinLayer=0
[09/04 06:17:39   337s] (I)       Layer4   numNetMinLayer=0
[09/04 06:17:39   337s] (I)       Layer5   numNetMinLayer=0
[09/04 06:17:39   337s] (I)       Layer6   numNetMinLayer=0
[09/04 06:17:39   337s] [NR-eagl] numViaLayers=5
[09/04 06:17:39   337s] (I)       end build via table
[09/04 06:17:39   337s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 06:17:39   337s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 06:17:39   337s] (I)       num ignored nets =0
[09/04 06:17:39   337s] (I)       readDataFromPlaceDB
[09/04 06:17:39   337s] (I)       Read net information..
[09/04 06:17:39   337s] [NR-eagl] Read numTotalNets=1665  numIgnoredNets=0
[09/04 06:17:39   337s] (I)       Read testcase time = 0.000 seconds
[09/04 06:17:39   337s] 
[09/04 06:17:39   337s] (I)       totalGlobalPin=6276, totalPins=6359
[09/04 06:17:39   337s] (I)       Model blockage into capacity
[09/04 06:17:39   337s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 06:17:39   337s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 06:17:39   337s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 06:17:39   337s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 06:17:39   337s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 06:17:39   337s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 06:17:39   337s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 06:17:39   337s] (I)       Modeling time = 0.000 seconds
[09/04 06:17:39   337s] 
[09/04 06:17:39   337s] [NR-eagl] There are 21 clock nets ( 21 with NDR ).
[09/04 06:17:39   337s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1450.0 MB
[09/04 06:17:39   337s] (I)       Layer1  viaCost=300.00
[09/04 06:17:39   337s] (I)       Layer2  viaCost=100.00
[09/04 06:17:39   337s] (I)       Layer3  viaCost=100.00
[09/04 06:17:39   337s] (I)       Layer4  viaCost=100.00
[09/04 06:17:39   337s] (I)       Layer5  viaCost=200.00
[09/04 06:17:39   337s] (I)       ---------------------Grid Graph Info--------------------
[09/04 06:17:39   337s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 06:17:39   337s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 06:17:39   337s] (I)       Site Width          :   820  (dbu)
[09/04 06:17:39   337s] (I)       Row Height          :  5740  (dbu)
[09/04 06:17:39   337s] (I)       GCell Width         :  5740  (dbu)
[09/04 06:17:39   337s] (I)       GCell Height        :  5740  (dbu)
[09/04 06:17:39   337s] (I)       grid                :    84    84     6
[09/04 06:17:39   337s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 06:17:39   337s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 06:17:39   337s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 06:17:39   337s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 06:17:39   337s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 06:17:39   337s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 06:17:39   337s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 06:17:39   337s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 06:17:39   337s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 06:17:39   337s] (I)       --------------------------------------------------------
[09/04 06:17:39   337s] 
[09/04 06:17:39   337s] (I)       After initializing earlyGlobalRoute syMemory usage = 1450.0 MB
[09/04 06:17:39   337s] (I)       Loading and dumping file time : 0.02 seconds
[09/04 06:17:39   337s] (I)       ============= Initialization =============
[09/04 06:17:39   337s] [NR-eagl] EstWL : 16143
[09/04 06:17:39   337s] 
[09/04 06:17:39   337s] (I)       total 2D Cap : 91420 = (47802 H, 43618 V)
[09/04 06:17:39   337s] (I)       botLay=Layer3  topLay=Layer4  numSeg=287
[09/04 06:17:39   337s] (I)       ============  Phase 1a Route ============
[09/04 06:17:39   337s] (I)       Phase 1a runs 0.00 seconds
[09/04 06:17:39   337s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[09/04 06:17:39   337s] [NR-eagl] Usage: 977 = (479 H, 498 V) = (1.00% H, 1.04% V) = (1.375e+03um H, 1.429e+03um V)
[09/04 06:17:39   337s] [NR-eagl] 
[09/04 06:17:39   337s] (I)       ============  Phase 1b Route ============
[09/04 06:17:39   337s] (I)       Phase 1b runs 0.00 seconds
[09/04 06:17:39   337s] [NR-eagl] Usage: 979 = (480 H, 499 V) = (1.00% H, 1.04% V) = (1.378e+03um H, 1.432e+03um V)
[09/04 06:17:39   337s] [NR-eagl] 
[09/04 06:17:39   337s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.25% V
[09/04 06:17:39   337s] 
[09/04 06:17:39   337s] (I)       ============  Phase 1c Route ============
[09/04 06:17:39   337s] (I)       Level2 Grid: 17 x 17
[09/04 06:17:39   337s] (I)       Phase 1c runs 0.00 seconds
[09/04 06:17:39   337s] [NR-eagl] Usage: 979 = (480 H, 499 V) = (1.00% H, 1.04% V) = (1.378e+03um H, 1.432e+03um V)
[09/04 06:17:39   337s] [NR-eagl] 
[09/04 06:17:39   337s] (I)       ============  Phase 1d Route ============
[09/04 06:17:39   337s] (I)       Phase 1d runs 0.00 seconds
[09/04 06:17:39   337s] [NR-eagl] Usage: 979 = (480 H, 499 V) = (1.00% H, 1.04% V) = (1.378e+03um H, 1.432e+03um V)
[09/04 06:17:39   337s] [NR-eagl] 
[09/04 06:17:39   337s] (I)       ============  Phase 1e Route ============
[09/04 06:17:39   337s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:17:39   337s] [NR-eagl] Usage: 979 = (480 H, 499 V) = (1.00% H, 1.04% V) = (1.378e+03um H, 1.432e+03um V)
[09/04 06:17:39   337s] [NR-eagl] 
[09/04 06:17:39   337s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.25% V
[09/04 06:17:39   337s] 
[09/04 06:17:39   337s] (I)       dpBasedLA: time=0.00  totalOF=26486  totalVia=990  totalWL=979  total(Via+WL)=1969 
[09/04 06:17:39   337s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 06:17:39   337s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4336
[09/04 06:17:39   337s] (I)       ============  Phase 1a Route ============
[09/04 06:17:39   337s] (I)       Phase 1a runs 0.00 seconds
[09/04 06:17:39   337s] [NR-eagl] Usage: 16147 = (7797 H, 8350 V) = (8.13% H, 8.70% V) = (2.238e+04um H, 2.396e+04um V)
[09/04 06:17:39   337s] [NR-eagl] 
[09/04 06:17:39   337s] (I)       ============  Phase 1b Route ============
[09/04 06:17:39   337s] [NR-eagl] Usage: 16147 = (7797 H, 8350 V) = (8.13% H, 8.70% V) = (2.238e+04um H, 2.396e+04um V)
[09/04 06:17:39   337s] [NR-eagl] 
[09/04 06:17:39   337s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 06:17:39   337s] 
[09/04 06:17:39   337s] (I)       ============  Phase 1c Route ============
[09/04 06:17:39   337s] [NR-eagl] Usage: 16147 = (7797 H, 8350 V) = (8.13% H, 8.70% V) = (2.238e+04um H, 2.396e+04um V)
[09/04 06:17:39   337s] [NR-eagl] 
[09/04 06:17:39   337s] (I)       ============  Phase 1d Route ============
[09/04 06:17:39   337s] [NR-eagl] Usage: 16147 = (7797 H, 8350 V) = (8.13% H, 8.70% V) = (2.238e+04um H, 2.396e+04um V)
[09/04 06:17:39   337s] [NR-eagl] 
[09/04 06:17:39   337s] (I)       ============  Phase 1e Route ============
[09/04 06:17:39   337s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:17:39   337s] [NR-eagl] Usage: 16147 = (7797 H, 8350 V) = (8.13% H, 8.70% V) = (2.238e+04um H, 2.396e+04um V)
[09/04 06:17:39   337s] [NR-eagl] 
[09/04 06:17:39   337s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[09/04 06:17:39   337s] 
[09/04 06:17:39   337s] (I)       dpBasedLA: time=0.00  totalOF=119024  totalVia=12216  totalWL=15168  total(Via+WL)=27384 
[09/04 06:17:39   337s] (I)       ============  Phase 1l Route ============
[09/04 06:17:39   337s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/04 06:17:39   337s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 06:17:39   337s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 06:17:39   337s] 
[09/04 06:17:39   337s] (I)       ============= track Assignment ============
[09/04 06:17:39   337s] (I)       extract Global 3D Wires
[09/04 06:17:39   337s] (I)       Extract Global WL : time=0.00
[09/04 06:17:39   337s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 06:17:39   337s] (I)       track assignment initialization runtime=1028 millisecond
[09/04 06:17:39   337s] (I)       #threads=1 for track assignment
[09/04 06:17:39   337s] (I)       track assignment kernel runtime=31908 millisecond
[09/04 06:17:39   337s] (I)       End Greedy Track Assignment
[09/04 06:17:39   337s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6344
[09/04 06:17:39   337s] [NR-eagl] Layer2(METAL2)(V) length: 1.914512e+04um, number of vias: 9111
[09/04 06:17:39   337s] [NR-eagl] Layer3(METAL3)(H) length: 2.095258e+04um, number of vias: 981
[09/04 06:17:39   337s] [NR-eagl] Layer4(METAL4)(V) length: 5.253738e+03um, number of vias: 208
[09/04 06:17:39   337s] [NR-eagl] Layer5(METAL5)(H) length: 2.226707e+03um, number of vias: 52
[09/04 06:17:39   337s] [NR-eagl] Layer6(METAL6)(V) length: 3.956500e+02um, number of vias: 0
[09/04 06:17:39   337s] [NR-eagl] Total length: 4.797380e+04um, number of vias: 16696
[09/04 06:17:39   337s] [NR-eagl] End Peak syMemory usage = 1426.0 MB
[09/04 06:17:39   337s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.13 seconds
[09/04 06:17:39   337s] Extraction called for design 'System_top' of instances=1505 and nets=1803 using extraction engine 'preRoute' .
[09/04 06:17:39   337s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:17:39   337s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:17:39   337s] PreRoute RC Extraction called for design System_top.
[09/04 06:17:39   337s] RC Extraction called in multi-corner(1) mode.
[09/04 06:17:39   337s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:17:39   337s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:17:39   337s] RCMode: PreRoute
[09/04 06:17:39   337s]       RC Corner Indexes            0   
[09/04 06:17:39   337s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:17:39   337s] Resistance Scaling Factor    : 1.00000 
[09/04 06:17:39   337s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:17:39   337s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:17:39   337s] Shrink Factor                : 1.00000
[09/04 06:17:39   337s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 06:17:39   337s] Updating RC grid for preRoute extraction ...
[09/04 06:17:39   337s] Initializing multi-corner resistance tables ...
[09/04 06:17:39   337s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1425.984M)
[09/04 06:17:39   337s] Compute RC Scale Done ...
[09/04 06:17:39   337s] #################################################################################
[09/04 06:17:39   337s] # Design Stage: PreRoute
[09/04 06:17:39   337s] # Design Name: System_top
[09/04 06:17:39   337s] # Design Mode: 90nm
[09/04 06:17:39   337s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:17:39   337s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:17:39   337s] # Signoff Settings: SI Off 
[09/04 06:17:39   337s] #################################################################################
[09/04 06:17:39   337s] AAE_INFO: 1 threads acquired from CTE.
[09/04 06:17:39   337s] Calculate delays in BcWc mode...
[09/04 06:17:39   337s] Topological Sorting (CPU = 0:00:00.0, MEM = 1483.2M, InitMEM = 1483.2M)
[09/04 06:17:39   337s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:17:39   337s] End delay calculation. (MEM=1471.26 CPU=0:00:00.2 REAL=0:00:00.0)
[09/04 06:17:39   337s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1471.3M) ***
[09/04 06:17:39   337s] Begin: GigaOpt postEco DRV Optimization
[09/04 06:17:39   337s] Info: 6 clock nets excluded from IPO operation.
[09/04 06:17:39   337s] PhyDesignGrid: maxLocalDensity 3.00
[09/04 06:17:39   337s] Core basic site is TSM130NMMETROSITE
[09/04 06:17:39   337s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:17:40   338s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:17:40   338s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[09/04 06:17:40   338s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:17:40   338s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[09/04 06:17:40   338s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:17:40   338s] DEBUG: @coeDRVCandCache::init.
[09/04 06:17:40   338s] Info: violation cost 1.617084 (cap = 0.000000, tran = 1.617084, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 06:17:40   338s] |     3   |   221   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          0|  34.95  |            |           |
[09/04 06:17:40   338s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 06:17:40   338s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          3|  35.09  |   0:00:00.0|    1565.1M|
[09/04 06:17:40   338s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/04 06:17:40   338s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          0|  35.09  |   0:00:00.0|    1565.1M|
[09/04 06:17:40   338s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/04 06:17:40   338s] 
[09/04 06:17:40   338s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1565.1M) ***
[09/04 06:17:40   338s] 
[09/04 06:17:40   338s] *** Starting refinePlace (0:05:38 mem=1601.1M) ***
[09/04 06:17:40   338s] Total net length = 3.946e+04 (1.918e+04 2.028e+04) (ext = 1.488e+03)
[09/04 06:17:40   338s] Starting refinePlace ...
[09/04 06:17:40   338s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:17:40   338s] Move report: legalization moves 22 insts, mean move: 2.05 um, max move: 5.74 um
[09/04 06:17:40   338s] 	Max move on inst (u_UART/u_UART_RX_top/u_edge_bit_counter/bit_cnt_reg[3]): (11.89, 54.53) --> (11.89, 48.79)
[09/04 06:17:40   338s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1601.1MB) @(0:05:38 - 0:05:38).
[09/04 06:17:40   338s] Move report: Detail placement moves 22 insts, mean move: 2.05 um, max move: 5.74 um
[09/04 06:17:40   338s] 	Max move on inst (u_UART/u_UART_RX_top/u_edge_bit_counter/bit_cnt_reg[3]): (11.89, 54.53) --> (11.89, 48.79)
[09/04 06:17:40   338s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1601.1MB
[09/04 06:17:40   338s] Statistics of distance of Instance movement in refine placement:
[09/04 06:17:40   338s]   maximum (X+Y) =         5.74 um
[09/04 06:17:40   338s]   inst (u_UART/u_UART_RX_top/u_edge_bit_counter/bit_cnt_reg[3]) with max move: (11.89, 54.53) -> (11.89, 48.79)
[09/04 06:17:40   338s]   mean    (X+Y) =         2.05 um
[09/04 06:17:40   338s] Summary Report:
[09/04 06:17:40   338s] Instances move: 22 (out of 1490 movable)
[09/04 06:17:40   338s] Mean displacement: 2.05 um
[09/04 06:17:40   338s] Max displacement: 5.74 um (Instance: u_UART/u_UART_RX_top/u_edge_bit_counter/bit_cnt_reg[3]) (11.89, 54.53) -> (11.89, 48.79)
[09/04 06:17:40   338s] 	Length: 28 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: SDFFRQX1M
[09/04 06:17:40   338s] Total instances moved : 22
[09/04 06:17:40   338s] Total net length = 3.946e+04 (1.918e+04 2.028e+04) (ext = 1.488e+03)
[09/04 06:17:40   338s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1601.1MB
[09/04 06:17:40   338s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1601.1MB) @(0:05:38 - 0:05:38).
[09/04 06:17:40   338s] *** Finished refinePlace (0:05:38 mem=1601.1M) ***
[09/04 06:17:40   338s] *** maximum move = 5.74 um ***
[09/04 06:17:40   338s] *** Finished re-routing un-routed nets (1601.1M) ***
[09/04 06:17:40   338s] 
[09/04 06:17:40   338s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1601.1M) ***
[09/04 06:17:40   338s] DEBUG: @coeDRVCandCache::cleanup.
[09/04 06:17:40   338s] End: GigaOpt postEco DRV Optimization
[09/04 06:17:40   338s] **INFO: Flow update: Design timing is met.
[09/04 06:17:40   338s] **INFO: Flow update: Design timing is met.
[09/04 06:17:40   338s] **INFO: Flow update: Design timing is met.
[09/04 06:17:40   338s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[09/04 06:17:40   338s] Start to check current routing status for nets...
[09/04 06:17:40   338s] Using hname+ instead name for net compare
[09/04 06:17:40   338s] All nets are already routed correctly.
[09/04 06:17:40   338s] End to check current routing status for nets (mem=1556.8M)
[09/04 06:17:40   338s] Compute RC Scale Done ...
[09/04 06:17:40   338s] **INFO: Flow update: Design timing is met.
[09/04 06:17:40   338s] Extraction called for design 'System_top' of instances=1505 and nets=1803 using extraction engine 'preRoute' .
[09/04 06:17:40   338s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:17:40   338s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:17:40   338s] PreRoute RC Extraction called for design System_top.
[09/04 06:17:40   338s] RC Extraction called in multi-corner(1) mode.
[09/04 06:17:40   338s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:17:40   338s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:17:40   338s] RCMode: PreRoute
[09/04 06:17:40   338s]       RC Corner Indexes            0   
[09/04 06:17:40   338s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:17:40   338s] Resistance Scaling Factor    : 1.00000 
[09/04 06:17:40   338s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:17:40   338s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:17:40   338s] Shrink Factor                : 1.00000
[09/04 06:17:40   338s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 06:17:40   338s] Initializing multi-corner resistance tables ...
[09/04 06:17:40   338s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1532.738M)
[09/04 06:17:40   338s] doiPBLastSyncSlave
[09/04 06:17:40   338s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[09/04 06:17:40   338s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 06:17:40   338s] [PSP] Started earlyGlobalRoute kernel
[09/04 06:17:40   338s] [PSP] Initial Peak syMemory usage = 1532.7 MB
[09/04 06:17:40   338s] (I)       Reading DB...
[09/04 06:17:40   338s] (I)       congestionReportName   : 
[09/04 06:17:40   338s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 06:17:40   338s] [NR-eagl] doTrackAssignment      : 1
[09/04 06:17:40   338s] (I)       dumpBookshelfFiles     : 0
[09/04 06:17:40   338s] [NR-eagl] numThreads             : 1
[09/04 06:17:40   338s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 06:17:40   338s] (I)       honorPin               : false
[09/04 06:17:40   338s] (I)       honorPinGuide          : true
[09/04 06:17:40   338s] (I)       honorPartition         : false
[09/04 06:17:40   338s] (I)       allowPartitionCrossover: false
[09/04 06:17:40   338s] (I)       honorSingleEntry       : true
[09/04 06:17:40   338s] (I)       honorSingleEntryStrong : true
[09/04 06:17:40   338s] (I)       handleViaSpacingRule   : false
[09/04 06:17:40   338s] (I)       PDConstraint           : none
[09/04 06:17:40   338s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 06:17:40   338s] (I)       routingEffortLevel     : 3
[09/04 06:17:40   338s] [NR-eagl] minRouteLayer          : 2
[09/04 06:17:40   338s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 06:17:40   338s] (I)       numRowsPerGCell        : 1
[09/04 06:17:40   338s] (I)       speedUpLargeDesign     : 0
[09/04 06:17:40   338s] (I)       speedUpBlkViolationClean: 0
[09/04 06:17:40   338s] (I)       autoGCellMerging       : 1
[09/04 06:17:40   338s] (I)       multiThreadingTA       : 0
[09/04 06:17:40   338s] (I)       punchThroughDistance   : -1
[09/04 06:17:40   338s] (I)       blockedPinEscape       : 0
[09/04 06:17:40   338s] (I)       blkAwareLayerSwitching : 0
[09/04 06:17:40   338s] (I)       betterClockWireModeling: 0
[09/04 06:17:40   338s] (I)       scenicBound            : 1.15
[09/04 06:17:40   338s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 06:17:40   338s] (I)       source-to-sink ratio   : 0.00
[09/04 06:17:40   338s] (I)       targetCongestionRatio  : 1.00
[09/04 06:17:40   338s] (I)       layerCongestionRatio   : 0.70
[09/04 06:17:40   338s] (I)       m1CongestionRatio      : 0.10
[09/04 06:17:40   338s] (I)       m2m3CongestionRatio    : 0.70
[09/04 06:17:40   338s] (I)       pinAccessEffort        : 0.10
[09/04 06:17:40   338s] (I)       localRouteEffort       : 1.00
[09/04 06:17:40   338s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 06:17:40   338s] (I)       supplyScaleFactorH     : 1.00
[09/04 06:17:40   338s] (I)       supplyScaleFactorV     : 1.00
[09/04 06:17:40   338s] (I)       highlight3DOverflowFactor: 0.00
[09/04 06:17:40   338s] (I)       skipTrackCommand             : 
[09/04 06:17:40   338s] (I)       readTROption           : true
[09/04 06:17:40   338s] (I)       extraSpacingBothSide   : false
[09/04 06:17:40   338s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 06:17:40   338s] (I)       routeSelectedNetsOnly  : false
[09/04 06:17:40   338s] (I)       before initializing RouteDB syMemory usage = 1532.7 MB
[09/04 06:17:40   338s] (I)       starting read tracks
[09/04 06:17:40   338s] (I)       build grid graph
[09/04 06:17:40   338s] (I)       build grid graph start
[09/04 06:17:40   338s] [NR-eagl] Layer1 has no routable track
[09/04 06:17:40   338s] [NR-eagl] Layer2 has single uniform track structure
[09/04 06:17:40   338s] [NR-eagl] Layer3 has single uniform track structure
[09/04 06:17:40   338s] [NR-eagl] Layer4 has single uniform track structure
[09/04 06:17:40   338s] [NR-eagl] Layer5 has single uniform track structure
[09/04 06:17:40   338s] [NR-eagl] Layer6 has single uniform track structure
[09/04 06:17:40   338s] (I)       build grid graph end
[09/04 06:17:40   338s] (I)       Layer1   numNetMinLayer=1644
[09/04 06:17:40   338s] (I)       Layer2   numNetMinLayer=21
[09/04 06:17:40   338s] (I)       Layer3   numNetMinLayer=0
[09/04 06:17:40   338s] (I)       Layer4   numNetMinLayer=0
[09/04 06:17:40   338s] (I)       Layer5   numNetMinLayer=0
[09/04 06:17:40   338s] (I)       Layer6   numNetMinLayer=0
[09/04 06:17:40   338s] [NR-eagl] numViaLayers=5
[09/04 06:17:40   338s] (I)       end build via table
[09/04 06:17:40   338s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 06:17:40   338s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 06:17:40   338s] (I)       num ignored nets =0
[09/04 06:17:40   338s] (I)       readDataFromPlaceDB
[09/04 06:17:40   338s] (I)       Read net information..
[09/04 06:17:40   338s] [NR-eagl] Read numTotalNets=1665  numIgnoredNets=0
[09/04 06:17:40   338s] (I)       Read testcase time = 0.000 seconds
[09/04 06:17:40   338s] 
[09/04 06:17:40   338s] (I)       totalGlobalPin=6282, totalPins=6359
[09/04 06:17:40   338s] (I)       Model blockage into capacity
[09/04 06:17:40   338s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 06:17:40   338s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 06:17:40   338s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 06:17:40   338s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 06:17:40   338s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 06:17:40   338s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 06:17:40   338s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 06:17:40   338s] (I)       Modeling time = 0.000 seconds
[09/04 06:17:40   338s] 
[09/04 06:17:40   338s] [NR-eagl] There are 21 clock nets ( 21 with NDR ).
[09/04 06:17:40   338s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1532.7 MB
[09/04 06:17:40   338s] (I)       Layer1  viaCost=300.00
[09/04 06:17:40   338s] (I)       Layer2  viaCost=100.00
[09/04 06:17:40   338s] (I)       Layer3  viaCost=100.00
[09/04 06:17:40   338s] (I)       Layer4  viaCost=100.00
[09/04 06:17:40   338s] (I)       Layer5  viaCost=200.00
[09/04 06:17:40   338s] (I)       ---------------------Grid Graph Info--------------------
[09/04 06:17:40   338s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 06:17:40   338s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 06:17:40   338s] (I)       Site Width          :   820  (dbu)
[09/04 06:17:40   338s] (I)       Row Height          :  5740  (dbu)
[09/04 06:17:40   338s] (I)       GCell Width         :  5740  (dbu)
[09/04 06:17:40   338s] (I)       GCell Height        :  5740  (dbu)
[09/04 06:17:40   338s] (I)       grid                :    84    84     6
[09/04 06:17:40   338s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 06:17:40   338s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 06:17:40   338s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 06:17:40   338s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 06:17:40   338s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 06:17:40   338s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 06:17:40   338s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 06:17:40   338s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 06:17:40   338s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 06:17:40   338s] (I)       --------------------------------------------------------
[09/04 06:17:40   338s] 
[09/04 06:17:40   338s] (I)       After initializing earlyGlobalRoute syMemory usage = 1532.7 MB
[09/04 06:17:40   338s] (I)       Loading and dumping file time : 0.01 seconds
[09/04 06:17:40   338s] (I)       ============= Initialization =============
[09/04 06:17:40   338s] [NR-eagl] EstWL : 16154
[09/04 06:17:40   338s] 
[09/04 06:17:40   338s] (I)       total 2D Cap : 91420 = (47802 H, 43618 V)
[09/04 06:17:40   338s] (I)       botLay=Layer3  topLay=Layer4  numSeg=287
[09/04 06:17:40   338s] (I)       ============  Phase 1a Route ============
[09/04 06:17:40   338s] (I)       Phase 1a runs 0.00 seconds
[09/04 06:17:40   338s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[09/04 06:17:40   338s] [NR-eagl] Usage: 976 = (476 H, 500 V) = (1.00% H, 1.05% V) = (1.366e+03um H, 1.435e+03um V)
[09/04 06:17:40   338s] [NR-eagl] 
[09/04 06:17:40   338s] (I)       ============  Phase 1b Route ============
[09/04 06:17:40   338s] (I)       Phase 1b runs 0.00 seconds
[09/04 06:17:40   338s] [NR-eagl] Usage: 978 = (477 H, 501 V) = (1.00% H, 1.05% V) = (1.369e+03um H, 1.438e+03um V)
[09/04 06:17:40   338s] [NR-eagl] 
[09/04 06:17:40   338s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.25% V
[09/04 06:17:40   338s] 
[09/04 06:17:40   338s] (I)       ============  Phase 1c Route ============
[09/04 06:17:40   338s] (I)       Level2 Grid: 17 x 17
[09/04 06:17:40   338s] (I)       Phase 1c runs 0.00 seconds
[09/04 06:17:40   338s] [NR-eagl] Usage: 978 = (477 H, 501 V) = (1.00% H, 1.05% V) = (1.369e+03um H, 1.438e+03um V)
[09/04 06:17:40   338s] [NR-eagl] 
[09/04 06:17:40   338s] (I)       ============  Phase 1d Route ============
[09/04 06:17:40   338s] (I)       Phase 1d runs 0.00 seconds
[09/04 06:17:40   338s] [NR-eagl] Usage: 978 = (477 H, 501 V) = (1.00% H, 1.05% V) = (1.369e+03um H, 1.438e+03um V)
[09/04 06:17:40   338s] [NR-eagl] 
[09/04 06:17:40   338s] (I)       ============  Phase 1e Route ============
[09/04 06:17:40   338s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:17:40   338s] [NR-eagl] Usage: 978 = (477 H, 501 V) = (1.00% H, 1.05% V) = (1.369e+03um H, 1.438e+03um V)
[09/04 06:17:40   338s] [NR-eagl] 
[09/04 06:17:40   338s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.25% V
[09/04 06:17:40   338s] 
[09/04 06:17:40   338s] (I)       dpBasedLA: time=0.00  totalOF=28946  totalVia=998  totalWL=978  total(Via+WL)=1976 
[09/04 06:17:40   338s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 06:17:40   338s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4340
[09/04 06:17:40   338s] (I)       ============  Phase 1a Route ============
[09/04 06:17:40   338s] (I)       Phase 1a runs 0.00 seconds
[09/04 06:17:40   338s] [NR-eagl] Usage: 16158 = (7800 H, 8358 V) = (8.13% H, 8.71% V) = (2.239e+04um H, 2.399e+04um V)
[09/04 06:17:40   338s] [NR-eagl] 
[09/04 06:17:40   338s] (I)       ============  Phase 1b Route ============
[09/04 06:17:40   338s] [NR-eagl] Usage: 16158 = (7800 H, 8358 V) = (8.13% H, 8.71% V) = (2.239e+04um H, 2.399e+04um V)
[09/04 06:17:40   338s] [NR-eagl] 
[09/04 06:17:40   338s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V
[09/04 06:17:40   338s] 
[09/04 06:17:40   338s] (I)       ============  Phase 1c Route ============
[09/04 06:17:40   338s] [NR-eagl] Usage: 16158 = (7800 H, 8358 V) = (8.13% H, 8.71% V) = (2.239e+04um H, 2.399e+04um V)
[09/04 06:17:40   338s] [NR-eagl] 
[09/04 06:17:40   338s] (I)       ============  Phase 1d Route ============
[09/04 06:17:40   338s] [NR-eagl] Usage: 16158 = (7800 H, 8358 V) = (8.13% H, 8.71% V) = (2.239e+04um H, 2.399e+04um V)
[09/04 06:17:40   338s] [NR-eagl] 
[09/04 06:17:40   338s] (I)       ============  Phase 1e Route ============
[09/04 06:17:40   338s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:17:40   338s] [NR-eagl] Usage: 16158 = (7800 H, 8358 V) = (8.13% H, 8.71% V) = (2.239e+04um H, 2.399e+04um V)
[09/04 06:17:40   338s] [NR-eagl] 
[09/04 06:17:40   338s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V
[09/04 06:17:40   338s] 
[09/04 06:17:40   338s] (I)       dpBasedLA: time=0.01  totalOF=121646  totalVia=12191  totalWL=15180  total(Via+WL)=27371 
[09/04 06:17:40   338s] (I)       ============  Phase 1l Route ============
[09/04 06:17:40   338s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/04 06:17:40   338s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 06:17:40   338s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 06:17:40   338s] 
[09/04 06:17:40   338s] (I)       ============= track Assignment ============
[09/04 06:17:40   338s] (I)       extract Global 3D Wires
[09/04 06:17:40   338s] (I)       Extract Global WL : time=0.00
[09/04 06:17:40   338s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 06:17:40   338s] (I)       track assignment initialization runtime=395 millisecond
[09/04 06:17:40   338s] (I)       #threads=1 for track assignment
[09/04 06:17:40   338s] (I)       track assignment kernel runtime=13790 millisecond
[09/04 06:17:40   338s] (I)       End Greedy Track Assignment
[09/04 06:17:40   338s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6344
[09/04 06:17:40   338s] [NR-eagl] Layer2(METAL2)(V) length: 1.916344e+04um, number of vias: 9060
[09/04 06:17:40   338s] [NR-eagl] Layer3(METAL3)(H) length: 2.090338e+04um, number of vias: 979
[09/04 06:17:40   338s] [NR-eagl] Layer4(METAL4)(V) length: 5.215012e+03um, number of vias: 207
[09/04 06:17:40   338s] [NR-eagl] Layer5(METAL5)(H) length: 2.299073e+03um, number of vias: 52
[09/04 06:17:40   338s] [NR-eagl] Layer6(METAL6)(V) length: 4.255800e+02um, number of vias: 0
[09/04 06:17:40   338s] [NR-eagl] Total length: 4.800649e+04um, number of vias: 16642
[09/04 06:17:40   338s] [NR-eagl] End Peak syMemory usage = 1542.7 MB
[09/04 06:17:40   338s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
[09/04 06:17:40   338s] Extraction called for design 'System_top' of instances=1505 and nets=1803 using extraction engine 'preRoute' .
[09/04 06:17:40   338s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:17:40   338s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:17:40   338s] PreRoute RC Extraction called for design System_top.
[09/04 06:17:40   338s] RC Extraction called in multi-corner(1) mode.
[09/04 06:17:40   338s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:17:40   338s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:17:40   338s] RCMode: PreRoute
[09/04 06:17:40   338s]       RC Corner Indexes            0   
[09/04 06:17:40   338s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:17:40   338s] Resistance Scaling Factor    : 1.00000 
[09/04 06:17:40   338s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:17:40   338s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:17:40   338s] Shrink Factor                : 1.00000
[09/04 06:17:40   338s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 06:17:40   338s] Updating RC grid for preRoute extraction ...
[09/04 06:17:40   338s] Initializing multi-corner resistance tables ...
[09/04 06:17:40   338s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1542.742M)
[09/04 06:17:40   338s] Compute RC Scale Done ...
[09/04 06:17:40   338s] WARN: Correct the flow
[09/04 06:17:40   338s] #################################################################################
[09/04 06:17:40   338s] # Design Stage: PreRoute
[09/04 06:17:40   338s] # Design Name: System_top
[09/04 06:17:40   338s] # Design Mode: 90nm
[09/04 06:17:40   338s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:17:40   338s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:17:40   338s] # Signoff Settings: SI Off 
[09/04 06:17:40   338s] #################################################################################
[09/04 06:17:40   338s] AAE_INFO: 1 threads acquired from CTE.
[09/04 06:17:40   338s] Calculate delays in BcWc mode...
[09/04 06:17:40   338s] Topological Sorting (CPU = 0:00:00.0, MEM = 1542.7M, InitMEM = 1542.7M)
[09/04 06:17:41   339s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:17:41   339s] End delay calculation. (MEM=1530.78 CPU=0:00:00.1 REAL=0:00:01.0)
[09/04 06:17:41   339s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1530.8M) ***
[09/04 06:17:41   339s] **optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1416.3M, totSessionCpu=0:05:38 **
[09/04 06:17:41   339s] *** Finished optDesign ***
[09/04 06:17:41   339s] 
[09/04 06:17:41   339s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:30.0 real=0:00:30.0)
[09/04 06:17:41   339s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[09/04 06:17:41   339s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.6 real=0:00:05.6)
[09/04 06:17:41   339s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.6 real=0:00:02.6)
[09/04 06:17:41   339s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:02.0 real=0:00:02.0)
[09/04 06:17:41   339s] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/04 06:17:41   339s] Info: pop threads available for lower-level modules during optimization.
[09/04 06:17:41   339s] Deleted 0 physical inst  (cell - / prefix -).
[09/04 06:17:41   339s] *** Starting "NanoPlace(TM) placement v#2 (mem=1416.3M)" ...
[09/04 06:17:41   339s] Summary for sequential cells idenfication: 
[09/04 06:17:41   339s] Identified SBFF number: 146
[09/04 06:17:41   339s] Identified MBFF number: 0
[09/04 06:17:41   339s] Not identified SBFF number: 0
[09/04 06:17:41   339s] Not identified MBFF number: 0
[09/04 06:17:41   339s] Number of sequential cells which are not FFs: 28
[09/04 06:17:41   339s] 
[09/04 06:17:42   340s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.7 mem=1392.3M) ***
[09/04 06:17:43   341s] *** Build Virtual Sizing Timing Model
[09/04 06:17:43   341s] (cpu=0:00:02.0 mem=1392.3M) ***
[09/04 06:17:43   341s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[09/04 06:17:43   341s] #std cell=1505 (15 fixed + 1490 movable) #block=0 (0 floating + 0 preplaced)
[09/04 06:17:43   341s] #ioInst=0 #net=1665 #term=6359 #term/net=3.82, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
[09/04 06:17:43   341s] stdCell: 1505 single + 0 double + 0 multi
[09/04 06:17:43   341s] Total standard cell length = 6.8417 (mm), area = 0.0196 (mm^2)
[09/04 06:17:43   341s] Core basic site is TSM130NMMETROSITE
[09/04 06:17:43   341s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:17:43   341s] Apply auto density screen in pre-place stage.
[09/04 06:17:43   341s] Auto density screen increases utilization from 0.347 to 0.348
[09/04 06:17:43   341s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1392.3M
[09/04 06:17:43   341s] Average module density = 0.352.
[09/04 06:17:43   341s] Density for the design = 0.352.
[09/04 06:17:43   341s]        = stdcell_area 16687 sites (19636 um^2) / alloc_area 47383 sites (55756 um^2).
[09/04 06:17:43   341s] Pin Density = 0.1305.
[09/04 06:17:43   341s]             = total # of pins 6359 / total area 48721.
[09/04 06:17:43   341s] === lastAutoLevel = 8 
[09/04 06:17:43   341s] Clock gating cells determined by native netlist tracing.
[09/04 06:17:43   341s] Effort level <high> specified for reg2reg path_group
[09/04 06:17:43   341s] Effort level <high> specified for reg2cgate path_group
[09/04 06:17:43   341s] nrCritNet: 0.00% ( 0 / 1665 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 06:17:43   341s] nrCritNet: 0.00% ( 0 / 1665 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/04 06:17:43   341s] Iteration  1: Total net bbox = 3.956e+04 (2.03e+04 1.92e+04)
[09/04 06:17:43   341s]               Est.  stn bbox = 4.824e+04 (2.49e+04 2.33e+04)
[09/04 06:17:43   341s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1416.3M
[09/04 06:17:44   342s] Iteration  8: Total net bbox = 3.576e+04 (1.80e+04 1.78e+04)
[09/04 06:17:44   342s]               Est.  stn bbox = 4.403e+04 (2.23e+04 2.17e+04)
[09/04 06:17:44   342s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1416.3M
[09/04 06:17:45   343s] Iteration  9: Total net bbox = 3.734e+04 (1.85e+04 1.89e+04)
[09/04 06:17:45   343s]               Est.  stn bbox = 4.568e+04 (2.28e+04 2.29e+04)
[09/04 06:17:45   343s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1416.3M
[09/04 06:17:45   344s] Iteration 10: Total net bbox = 3.760e+04 (1.87e+04 1.89e+04)
[09/04 06:17:45   344s]               Est.  stn bbox = 4.600e+04 (2.31e+04 2.29e+04)
[09/04 06:17:45   344s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1416.3M
[09/04 06:17:45   344s] Iteration 11: Total net bbox = 4.061e+04 (2.14e+04 1.92e+04)
[09/04 06:17:45   344s]               Est.  stn bbox = 4.926e+04 (2.59e+04 2.33e+04)
[09/04 06:17:45   344s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1446.3M
[09/04 06:17:45   344s] Iteration 12: Total net bbox = 4.061e+04 (2.14e+04 1.92e+04)
[09/04 06:17:45   344s]               Est.  stn bbox = 4.926e+04 (2.59e+04 2.33e+04)
[09/04 06:17:45   344s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.3M
[09/04 06:17:45   344s] *** cost = 4.061e+04 (2.14e+04 1.92e+04) (cpu for global=0:00:02.5) real=0:00:02.0***
[09/04 06:17:45   344s] Info: 0 clock gating cells identified, 0 (on average) moved
[09/04 06:17:46   344s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:17:46   344s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:17:46   344s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:17:46   344s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:17:46   344s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:17:46   344s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:17:46   344s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:17:46   344s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:17:46   344s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[09/04 06:17:46   344s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:17:46   344s] Core Placement runtime cpu: 0:00:02.2 real: 0:00:02.0
[09/04 06:17:46   344s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/04 06:17:46   344s] Type 'man IMPSP-9025' for more detail.
[09/04 06:17:46   344s] #spOpts: mergeVia=F 
[09/04 06:17:46   344s] Core basic site is TSM130NMMETROSITE
[09/04 06:17:46   344s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:17:46   344s] *** Starting refinePlace (0:05:44 mem=1356.1M) ***
[09/04 06:17:46   344s] Total net length = 4.061e+04 (2.137e+04 1.924e+04) (ext = 1.473e+03)
[09/04 06:17:46   344s] Starting refinePlace ...
[09/04 06:17:46   344s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:17:46   344s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:17:46   344s] Density distribution unevenness ratio = 28.469%
[09/04 06:17:46   344s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:17:46   344s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1356.1MB) @(0:05:44 - 0:05:44).
[09/04 06:17:46   344s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:17:46   344s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 06:17:46   344s] Placement tweakage begins.
[09/04 06:17:46   344s] wire length = 5.127e+04
[09/04 06:17:46   344s] wire length = 4.857e+04
[09/04 06:17:46   344s] Placement tweakage ends.
[09/04 06:17:46   344s] Move report: tweak moves 125 insts, mean move: 7.10 um, max move: 20.89 um
[09/04 06:17:46   344s] 	Max move on inst (u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36): (91.18, 51.60) --> (87.77, 69.08)
[09/04 06:17:46   344s] Move report: legalization moves 1490 insts, mean move: 1.67 um, max move: 5.62 um
[09/04 06:17:46   344s] 	Max move on inst (u_SYS_CTRL/u_FSM_1_SYS_CTRL/U67): (79.66, 68.88) --> (82.41, 66.01)
[09/04 06:17:46   344s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1356.1MB) @(0:05:44 - 0:05:44).
[09/04 06:17:46   344s] Move report: Detail placement moves 1490 insts, mean move: 2.14 um, max move: 23.54 um
[09/04 06:17:46   344s] 	Max move on inst (u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61): (87.77, 69.08) --> (91.02, 48.79)
[09/04 06:17:46   344s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1356.1MB
[09/04 06:17:46   344s] Statistics of distance of Instance movement in refine placement:
[09/04 06:17:46   344s]   maximum (X+Y) =        23.54 um
[09/04 06:17:46   344s]   inst (u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61) with max move: (87.7685, 69.0805) -> (91.02, 48.79)
[09/04 06:17:46   344s]   mean    (X+Y) =         2.14 um
[09/04 06:17:46   344s] Total instances flipped for WireLenOpt: 114
[09/04 06:17:46   344s] Summary Report:
[09/04 06:17:46   344s] Instances move: 1490 (out of 1490 movable)
[09/04 06:17:46   344s] Mean displacement: 2.14 um
[09/04 06:17:46   344s] Max displacement: 23.54 um (Instance: u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61) (87.7685, 69.0805) -> (91.02, 48.79)
[09/04 06:17:46   344s] 	Length: 3 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: INVX2M
[09/04 06:17:46   344s] Total instances moved : 1490
[09/04 06:17:46   344s] Total net length = 3.782e+04 (1.862e+04 1.921e+04) (ext = 1.486e+03)
[09/04 06:17:46   344s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1356.1MB
[09/04 06:17:46   344s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1356.1MB) @(0:05:44 - 0:05:44).
[09/04 06:17:46   344s] *** Finished refinePlace (0:05:44 mem=1356.1M) ***
[09/04 06:17:46   344s] Total net length = 3.767e+04 (1.853e+04 1.914e+04) (ext = 1.495e+03)
[09/04 06:17:46   344s] *** End of Placement (cpu=0:00:05.3, real=0:00:05.0, mem=1356.1M) ***
[09/04 06:17:46   344s] #spOpts: mergeVia=F 
[09/04 06:17:46   344s] Core basic site is TSM130NMMETROSITE
[09/04 06:17:46   344s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:17:46   344s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:17:46   344s] Density distribution unevenness ratio = 28.903%
[09/04 06:17:46   344s] *** Free Virtual Timing Model ...(mem=1356.1M)
[09/04 06:17:46   344s] Starting IO pin assignment...
[09/04 06:17:46   344s] Starting congestion repair ...
[09/04 06:17:46   344s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[09/04 06:17:46   344s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 06:17:46   344s] (I)       Reading DB...
[09/04 06:17:46   344s] (I)       congestionReportName   : 
[09/04 06:17:46   344s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 06:17:46   344s] [NR-eagl] doTrackAssignment      : 1
[09/04 06:17:46   344s] (I)       dumpBookshelfFiles     : 0
[09/04 06:17:46   344s] [NR-eagl] numThreads             : 1
[09/04 06:17:46   344s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 06:17:46   344s] (I)       honorPin               : false
[09/04 06:17:46   344s] (I)       honorPinGuide          : true
[09/04 06:17:46   344s] (I)       honorPartition         : false
[09/04 06:17:46   344s] (I)       allowPartitionCrossover: false
[09/04 06:17:46   344s] (I)       honorSingleEntry       : true
[09/04 06:17:46   344s] (I)       honorSingleEntryStrong : true
[09/04 06:17:46   344s] (I)       handleViaSpacingRule   : false
[09/04 06:17:46   344s] (I)       PDConstraint           : none
[09/04 06:17:46   344s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 06:17:46   344s] (I)       routingEffortLevel     : 3
[09/04 06:17:46   344s] [NR-eagl] minRouteLayer          : 2
[09/04 06:17:46   344s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 06:17:46   344s] (I)       numRowsPerGCell        : 1
[09/04 06:17:46   344s] (I)       speedUpLargeDesign     : 0
[09/04 06:17:46   344s] (I)       speedUpBlkViolationClean: 0
[09/04 06:17:46   344s] (I)       autoGCellMerging       : 1
[09/04 06:17:46   344s] (I)       multiThreadingTA       : 0
[09/04 06:17:46   344s] (I)       punchThroughDistance   : -1
[09/04 06:17:46   344s] (I)       blockedPinEscape       : 0
[09/04 06:17:46   344s] (I)       blkAwareLayerSwitching : 0
[09/04 06:17:46   344s] (I)       betterClockWireModeling: 0
[09/04 06:17:46   344s] (I)       scenicBound            : 1.15
[09/04 06:17:46   344s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 06:17:46   344s] (I)       source-to-sink ratio   : 0.00
[09/04 06:17:46   344s] (I)       targetCongestionRatio  : 1.00
[09/04 06:17:46   344s] (I)       layerCongestionRatio   : 0.70
[09/04 06:17:46   344s] (I)       m1CongestionRatio      : 0.10
[09/04 06:17:46   344s] (I)       m2m3CongestionRatio    : 0.70
[09/04 06:17:46   344s] (I)       pinAccessEffort        : 0.10
[09/04 06:17:46   344s] (I)       localRouteEffort       : 1.00
[09/04 06:17:46   344s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 06:17:46   344s] (I)       supplyScaleFactorH     : 1.00
[09/04 06:17:46   344s] (I)       supplyScaleFactorV     : 1.00
[09/04 06:17:46   344s] (I)       highlight3DOverflowFactor: 0.00
[09/04 06:17:46   344s] (I)       skipTrackCommand             : 
[09/04 06:17:46   344s] (I)       readTROption           : true
[09/04 06:17:46   344s] (I)       extraSpacingBothSide   : false
[09/04 06:17:46   344s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 06:17:46   344s] (I)       routeSelectedNetsOnly  : false
[09/04 06:17:46   344s] (I)       before initializing RouteDB syMemory usage = 1356.1 MB
[09/04 06:17:46   344s] (I)       starting read tracks
[09/04 06:17:46   344s] (I)       build grid graph
[09/04 06:17:46   344s] (I)       build grid graph start
[09/04 06:17:46   344s] [NR-eagl] Layer1 has no routable track
[09/04 06:17:46   344s] [NR-eagl] Layer2 has single uniform track structure
[09/04 06:17:46   344s] [NR-eagl] Layer3 has single uniform track structure
[09/04 06:17:46   344s] [NR-eagl] Layer4 has single uniform track structure
[09/04 06:17:46   344s] [NR-eagl] Layer5 has single uniform track structure
[09/04 06:17:46   344s] [NR-eagl] Layer6 has single uniform track structure
[09/04 06:17:46   344s] (I)       build grid graph end
[09/04 06:17:46   344s] (I)       Layer1   numNetMinLayer=1644
[09/04 06:17:46   344s] (I)       Layer2   numNetMinLayer=21
[09/04 06:17:46   344s] (I)       Layer3   numNetMinLayer=0
[09/04 06:17:46   344s] (I)       Layer4   numNetMinLayer=0
[09/04 06:17:46   344s] (I)       Layer5   numNetMinLayer=0
[09/04 06:17:46   344s] (I)       Layer6   numNetMinLayer=0
[09/04 06:17:46   344s] [NR-eagl] numViaLayers=5
[09/04 06:17:46   344s] (I)       end build via table
[09/04 06:17:46   344s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 06:17:46   344s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 06:17:46   344s] (I)       num ignored nets =0
[09/04 06:17:46   344s] (I)       readDataFromPlaceDB
[09/04 06:17:46   344s] (I)       Read net information..
[09/04 06:17:46   344s] [NR-eagl] Read numTotalNets=1665  numIgnoredNets=0
[09/04 06:17:46   344s] (I)       Read testcase time = 0.000 seconds
[09/04 06:17:46   344s] 
[09/04 06:17:46   344s] (I)       totalGlobalPin=6287, totalPins=6359
[09/04 06:17:46   344s] (I)       Model blockage into capacity
[09/04 06:17:46   344s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 06:17:46   344s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 06:17:46   344s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 06:17:46   344s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 06:17:46   344s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 06:17:46   344s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 06:17:46   344s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 06:17:46   344s] (I)       Modeling time = 0.000 seconds
[09/04 06:17:46   344s] 
[09/04 06:17:46   344s] [NR-eagl] There are 21 clock nets ( 21 with NDR ).
[09/04 06:17:46   344s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1356.1 MB
[09/04 06:17:46   344s] (I)       Layer1  viaCost=300.00
[09/04 06:17:46   344s] (I)       Layer2  viaCost=100.00
[09/04 06:17:46   344s] (I)       Layer3  viaCost=100.00
[09/04 06:17:46   344s] (I)       Layer4  viaCost=100.00
[09/04 06:17:46   344s] (I)       Layer5  viaCost=200.00
[09/04 06:17:46   344s] (I)       ---------------------Grid Graph Info--------------------
[09/04 06:17:46   344s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 06:17:46   344s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 06:17:46   344s] (I)       Site Width          :   820  (dbu)
[09/04 06:17:46   344s] (I)       Row Height          :  5740  (dbu)
[09/04 06:17:46   344s] (I)       GCell Width         :  5740  (dbu)
[09/04 06:17:46   344s] (I)       GCell Height        :  5740  (dbu)
[09/04 06:17:46   344s] (I)       grid                :    84    84     6
[09/04 06:17:46   344s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 06:17:46   344s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 06:17:46   344s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 06:17:46   344s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 06:17:46   344s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 06:17:46   344s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 06:17:46   344s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 06:17:46   344s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 06:17:46   344s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 06:17:46   344s] (I)       --------------------------------------------------------
[09/04 06:17:46   344s] 
[09/04 06:17:46   344s] (I)       After initializing earlyGlobalRoute syMemory usage = 1356.1 MB
[09/04 06:17:46   344s] (I)       Loading and dumping file time : 0.02 seconds
[09/04 06:17:46   344s] (I)       ============= Initialization =============
[09/04 06:17:46   344s] [NR-eagl] EstWL : 16057
[09/04 06:17:46   344s] 
[09/04 06:17:46   344s] (I)       total 2D Cap : 91420 = (47802 H, 43618 V)
[09/04 06:17:46   344s] (I)       botLay=Layer3  topLay=Layer4  numSeg=287
[09/04 06:17:46   344s] (I)       ============  Phase 1a Route ============
[09/04 06:17:46   344s] (I)       Phase 1a runs 0.00 seconds
[09/04 06:17:46   344s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[09/04 06:17:46   344s] [NR-eagl] Usage: 969 = (456 H, 513 V) = (0.95% H, 1.07% V) = (1.309e+03um H, 1.472e+03um V)
[09/04 06:17:46   344s] [NR-eagl] 
[09/04 06:17:46   344s] (I)       ============  Phase 1b Route ============
[09/04 06:17:46   344s] (I)       Phase 1b runs 0.00 seconds
[09/04 06:17:46   344s] [NR-eagl] Usage: 970 = (457 H, 513 V) = (0.96% H, 1.07% V) = (1.312e+03um H, 1.472e+03um V)
[09/04 06:17:46   344s] [NR-eagl] 
[09/04 06:17:46   344s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.15% V
[09/04 06:17:46   344s] 
[09/04 06:17:46   344s] (I)       ============  Phase 1c Route ============
[09/04 06:17:46   344s] (I)       Level2 Grid: 17 x 17
[09/04 06:17:46   344s] (I)       Phase 1c runs 0.00 seconds
[09/04 06:17:46   344s] [NR-eagl] Usage: 970 = (457 H, 513 V) = (0.96% H, 1.07% V) = (1.312e+03um H, 1.472e+03um V)
[09/04 06:17:46   344s] [NR-eagl] 
[09/04 06:17:46   344s] (I)       ============  Phase 1d Route ============
[09/04 06:17:46   344s] (I)       Phase 1d runs 0.00 seconds
[09/04 06:17:46   344s] [NR-eagl] Usage: 970 = (457 H, 513 V) = (0.96% H, 1.07% V) = (1.312e+03um H, 1.472e+03um V)
[09/04 06:17:46   344s] [NR-eagl] 
[09/04 06:17:46   344s] (I)       ============  Phase 1e Route ============
[09/04 06:17:46   344s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:17:46   344s] [NR-eagl] Usage: 970 = (457 H, 513 V) = (0.96% H, 1.07% V) = (1.312e+03um H, 1.472e+03um V)
[09/04 06:17:46   344s] [NR-eagl] 
[09/04 06:17:46   344s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.15% V
[09/04 06:17:46   344s] 
[09/04 06:17:46   344s] (I)       dpBasedLA: time=0.00  totalOF=19024  totalVia=999  totalWL=970  total(Via+WL)=1969 
[09/04 06:17:46   344s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 06:17:46   344s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4339
[09/04 06:17:46   344s] (I)       ============  Phase 1a Route ============
[09/04 06:17:46   344s] (I)       Phase 1a runs 0.00 seconds
[09/04 06:17:46   344s] [NR-eagl] Usage: 16060 = (7817 H, 8243 V) = (8.15% H, 8.59% V) = (2.243e+04um H, 2.366e+04um V)
[09/04 06:17:46   344s] [NR-eagl] 
[09/04 06:17:46   344s] (I)       ============  Phase 1b Route ============
[09/04 06:17:46   344s] [NR-eagl] Usage: 16060 = (7817 H, 8243 V) = (8.15% H, 8.59% V) = (2.243e+04um H, 2.366e+04um V)
[09/04 06:17:46   344s] [NR-eagl] 
[09/04 06:17:46   344s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/04 06:17:46   344s] 
[09/04 06:17:46   344s] (I)       ============  Phase 1c Route ============
[09/04 06:17:46   344s] [NR-eagl] Usage: 16060 = (7817 H, 8243 V) = (8.15% H, 8.59% V) = (2.243e+04um H, 2.366e+04um V)
[09/04 06:17:46   344s] [NR-eagl] 
[09/04 06:17:46   344s] (I)       ============  Phase 1d Route ============
[09/04 06:17:46   344s] [NR-eagl] Usage: 16060 = (7817 H, 8243 V) = (8.15% H, 8.59% V) = (2.243e+04um H, 2.366e+04um V)
[09/04 06:17:46   344s] [NR-eagl] 
[09/04 06:17:46   344s] (I)       ============  Phase 1e Route ============
[09/04 06:17:46   344s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:17:46   344s] [NR-eagl] Usage: 16060 = (7817 H, 8243 V) = (8.15% H, 8.59% V) = (2.243e+04um H, 2.366e+04um V)
[09/04 06:17:46   344s] [NR-eagl] 
[09/04 06:17:46   344s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/04 06:17:46   344s] 
[09/04 06:17:46   344s] (I)       dpBasedLA: time=0.00  totalOF=111021  totalVia=12137  totalWL=15089  total(Via+WL)=27226 
[09/04 06:17:46   344s] (I)       ============  Phase 1l Route ============
[09/04 06:17:46   344s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/04 06:17:46   344s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 06:17:46   344s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 06:17:46   344s] 
[09/04 06:17:46   344s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/04 06:17:46   344s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[09/04 06:17:46   344s] 
[09/04 06:17:46   344s] ** np local hotspot detection info verbose **
[09/04 06:17:46   344s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[09/04 06:17:46   344s] 
[09/04 06:17:46   344s] describeCongestion: hCong = 0.00 vCong = 0.00
[09/04 06:17:46   344s] Skipped repairing congestion.
[09/04 06:17:46   344s] (I)       ============= track Assignment ============
[09/04 06:17:46   344s] (I)       extract Global 3D Wires
[09/04 06:17:46   344s] (I)       Extract Global WL : time=0.01
[09/04 06:17:46   344s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 06:17:46   344s] (I)       track assignment initialization runtime=697 millisecond
[09/04 06:17:46   344s] (I)       #threads=1 for track assignment
[09/04 06:17:46   344s] (I)       track assignment kernel runtime=16955 millisecond
[09/04 06:17:46   344s] (I)       End Greedy Track Assignment
[09/04 06:17:46   344s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6344
[09/04 06:17:46   344s] [NR-eagl] Layer2(METAL2)(V) length: 1.825540e+04um, number of vias: 8993
[09/04 06:17:46   344s] [NR-eagl] Layer3(METAL3)(H) length: 2.145606e+04um, number of vias: 1005
[09/04 06:17:46   344s] [NR-eagl] Layer4(METAL4)(V) length: 6.022135e+03um, number of vias: 158
[09/04 06:17:46   344s] [NR-eagl] Layer5(METAL5)(H) length: 1.792107e+03um, number of vias: 32
[09/04 06:17:46   344s] [NR-eagl] Layer6(METAL6)(V) length: 1.963900e+02um, number of vias: 0
[09/04 06:17:46   344s] [NR-eagl] Total length: 4.772209e+04um, number of vias: 16532
[09/04 06:17:46   344s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[09/04 06:17:46   344s] *** Finishing placeDesign concurrent flow ***
[09/04 06:17:46   344s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[09/04 06:17:46   344s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/04 06:17:46   344s] **placeDesign ... cpu = 0: 0:44, real = 0: 0:43, mem = 1356.1M **
[09/04 06:17:46   344s] 
[09/04 06:17:46   344s] *** Summary of all messages that are not suppressed in this session:
[09/04 06:17:46   344s] Severity  ID               Count  Summary                                  
[09/04 06:17:46   344s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[09/04 06:17:46   344s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[09/04 06:17:46   344s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[09/04 06:17:46   344s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[09/04 06:17:46   344s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[09/04 06:17:46   344s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[09/04 06:17:46   344s] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[09/04 06:17:46   344s] *** Message Summary: 36 warning(s), 2 error(s)
[09/04 06:17:46   344s] 
[09/04 06:17:46   344s] <CMD> addTieHiLo -cell TIELOM -prefix LTIE
[09/04 06:17:46   344s] Core basic site is TSM130NMMETROSITE
[09/04 06:17:46   344s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:17:46   344s] Options: No distance constraint, No Fan-out constraint.
[09/04 06:17:46   344s]   Deleted 2 logical insts of cell TIELOM with prefix LTIE_
[09/04 06:17:46   344s] Updating RC grid for preRoute extraction ...
[09/04 06:17:46   344s] Initializing multi-corner resistance tables ...
[09/04 06:17:46   344s] Re-routed 2 nets
[09/04 06:17:46   344s] INFO: Total Number of Tie Cells (TIELOM) placed: 2  
[09/04 06:17:46   344s] <CMD> addTieHiLo -cell TIEHIM -prefix HTIE
[09/04 06:17:46   344s] Core basic site is TSM130NMMETROSITE
[09/04 06:17:46   344s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:17:46   344s] Options: No distance constraint, No Fan-out constraint.
[09/04 06:17:46   344s]   Deleted 4 logical insts of cell TIEHIM with prefix HTIE_
[09/04 06:17:46   344s] Updating RC grid for preRoute extraction ...
[09/04 06:17:46   344s] Initializing multi-corner resistance tables ...
[09/04 06:17:46   344s] Re-routed 4 nets
[09/04 06:17:46   344s] INFO: Total Number of Tie Cells (TIEHIM) placed: 4  
[09/04 06:17:59   347s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/04 06:17:59   347s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix System_top_preCTS -outDir timingReports
[09/04 06:17:59   347s] Start to check current routing status for nets...
[09/04 06:17:59   347s] Using hname+ instead name for net compare
[09/04 06:17:59   347s] All nets are already routed correctly.
[09/04 06:17:59   347s] End to check current routing status for nets (mem=1401.4M)
[09/04 06:17:59   347s] Extraction called for design 'System_top' of instances=1505 and nets=1803 using extraction engine 'preRoute' .
[09/04 06:17:59   347s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:17:59   347s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:17:59   347s] PreRoute RC Extraction called for design System_top.
[09/04 06:17:59   347s] RC Extraction called in multi-corner(1) mode.
[09/04 06:17:59   347s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:17:59   347s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:17:59   347s] RCMode: PreRoute
[09/04 06:17:59   347s]       RC Corner Indexes            0   
[09/04 06:17:59   347s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:17:59   347s] Resistance Scaling Factor    : 1.00000 
[09/04 06:17:59   347s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:17:59   347s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:17:59   347s] Shrink Factor                : 1.00000
[09/04 06:17:59   347s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 06:17:59   347s] Initializing multi-corner resistance tables ...
[09/04 06:17:59   347s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1401.367M)
[09/04 06:17:59   347s] Effort level <high> specified for reg2reg path_group
[09/04 06:17:59   347s] Effort level <high> specified for reg2cgate path_group
[09/04 06:17:59   347s] #################################################################################
[09/04 06:17:59   347s] # Design Stage: PreRoute
[09/04 06:17:59   347s] # Design Name: System_top
[09/04 06:17:59   347s] # Design Mode: 90nm
[09/04 06:17:59   347s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:17:59   347s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:17:59   347s] # Signoff Settings: SI Off 
[09/04 06:17:59   347s] #################################################################################
[09/04 06:17:59   347s] Calculate delays in BcWc mode...
[09/04 06:17:59   347s] Topological Sorting (CPU = 0:00:00.0, MEM = 1421.2M, InitMEM = 1421.2M)
[09/04 06:17:59   347s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:17:59   347s] End delay calculation. (MEM=1472.49 CPU=0:00:00.2 REAL=0:00:00.0)
[09/04 06:17:59   347s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1472.5M) ***
[09/04 06:17:59   347s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:47 mem=1472.5M)
[09/04 06:17:59   347s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  4.104  |  4.104  | 17.687  | 19.227  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   445   |   439   |    1    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.086%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[09/04 06:17:59   347s] Total CPU time: 0.53 sec
[09/04 06:17:59   347s] Total Real time: 0.0 sec
[09/04 06:17:59   347s] Total Memory Usage: 1417.25 Mbytes
[09/04 06:20:56   377s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/04 06:20:56   377s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix System_top_preCTS -outDir timingReports
[09/04 06:20:56   377s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/04 06:20:56   377s] Type 'man IMPEXT-3493' for more detail.
[09/04 06:20:56   377s] Start to check current routing status for nets...
[09/04 06:20:56   377s] Using hname+ instead name for net compare
[09/04 06:20:56   377s] All nets are already routed correctly.
[09/04 06:20:56   377s] End to check current routing status for nets (mem=1417.2M)
[09/04 06:20:56   377s] Extraction called for design 'System_top' of instances=1505 and nets=1803 using extraction engine 'preRoute' .
[09/04 06:20:56   377s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:20:56   377s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:20:56   377s] PreRoute RC Extraction called for design System_top.
[09/04 06:20:56   377s] RC Extraction called in multi-corner(1) mode.
[09/04 06:20:56   377s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:20:56   377s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:20:56   377s] RCMode: PreRoute
[09/04 06:20:56   377s]       RC Corner Indexes            0   
[09/04 06:20:56   377s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:20:56   377s] Resistance Scaling Factor    : 1.00000 
[09/04 06:20:56   377s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:20:56   377s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:20:56   377s] Shrink Factor                : 1.00000
[09/04 06:20:56   377s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 06:20:56   377s] Initializing multi-corner resistance tables ...
[09/04 06:20:56   377s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1417.250M)
[09/04 06:20:56   377s] Effort level <high> specified for reg2reg path_group
[09/04 06:20:56   377s] Effort level <high> specified for reg2cgate path_group
[09/04 06:20:56   377s] #################################################################################
[09/04 06:20:56   377s] # Design Stage: PreRoute
[09/04 06:20:56   377s] # Design Name: System_top
[09/04 06:20:56   377s] # Design Mode: 90nm
[09/04 06:20:56   377s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:20:56   377s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:20:56   377s] # Signoff Settings: SI Off 
[09/04 06:20:56   377s] #################################################################################
[09/04 06:20:56   377s] Calculate delays in BcWc mode...
[09/04 06:20:56   377s] Topological Sorting (CPU = 0:00:00.0, MEM = 1395.2M, InitMEM = 1395.2M)
[09/04 06:20:56   377s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:20:56   377s] End delay calculation. (MEM=1476.49 CPU=0:00:00.2 REAL=0:00:00.0)
[09/04 06:20:56   377s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1476.5M) ***
[09/04 06:20:56   377s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:17 mem=1476.5M)
[09/04 06:20:56   378s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  4.104  |  4.104  | 17.687  | 19.227  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   445   |   439   |    1    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.086%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[09/04 06:20:56   378s] Total CPU time: 0.54 sec
[09/04 06:20:56   378s] Total Real time: 0.0 sec
[09/04 06:20:56   378s] Total Memory Usage: 1417.25 Mbytes
[09/04 06:21:18   381s] <CMD> setCTSMode -specMultiMode true -engine ck -routeClkNet true
[09/04 06:21:36   384s] <CMD> clockDesign -genSpecOnly Clock.ctstch
[09/04 06:21:36   384s] -engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
[09/04 06:21:36   384s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1417.2M **
[09/04 06:21:36   384s] setCTSMode -engine ck -moveGateLimit 25 -routeClkNet true -specMultiMode true
[09/04 06:21:36   384s] **WARN: (IMPCK-7004):	Option '-genSpecOnly' for command 'clockDesign' is obsolete. Use 'createClockTreeSpec' as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use 'createClockTreeSpec'.
[09/04 06:21:36   384s] <clockDesign INFO> clockDesign detects following modes: func_mode cap_mode scan_mode
[09/04 06:21:36   384s] <clockDesign INFO> start CTS under mode: func_mode
[09/04 06:21:36   384s] <clockDesign INFO> set CTS analysis views: setup_func_analysis_view hold_func_analysis_view
[09/04 06:21:36   384s] <clockDesign CMD> set_analysis_view -setup {setup_func_analysis_view hold_func_analysis_view} -hold {setup_func_analysis_view hold_func_analysis_view}
[09/04 06:21:36   384s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:21:36   384s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:21:36   384s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:21:36   384s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:36   384s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:36   384s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:36   384s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:36   384s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:36   384s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:36   384s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:36   384s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:36   384s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:36   384s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:36   384s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:36   384s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:36   384s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:36   384s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:36   384s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:36   384s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:36   384s] Summary of Active RC-Corners : 
[09/04 06:21:36   384s]  
[09/04 06:21:36   384s]  Analysis View: setup_func_analysis_view
[09/04 06:21:36   384s]     RC-Corner Name        : RCcorner
[09/04 06:21:36   384s]     RC-Corner Index       : 0
[09/04 06:21:36   384s]     RC-Corner Temperature : 25 Celsius
[09/04 06:21:36   384s]     RC-Corner Cap Table   : ''
[09/04 06:21:36   384s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:21:36   384s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:21:36   384s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:21:36   384s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:21:36   384s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:21:36   384s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:21:36   384s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:21:36   384s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:21:36   384s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:21:36   384s]  
[09/04 06:21:36   384s]  Analysis View: hold_func_analysis_view
[09/04 06:21:36   384s]     RC-Corner Name        : RCcorner
[09/04 06:21:36   384s]     RC-Corner Index       : 0
[09/04 06:21:36   384s]     RC-Corner Temperature : 25 Celsius
[09/04 06:21:36   384s]     RC-Corner Cap Table   : ''
[09/04 06:21:36   384s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:21:36   384s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:21:36   384s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:21:36   384s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:21:36   384s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:21:36   384s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:21:36   384s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:21:36   384s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:21:36   384s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:21:36   384s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[09/04 06:21:36   384s] *Info: initialize multi-corner CTS.
[09/04 06:21:36   384s] Reading timing constraints file '/tmp/innovus_temp_102172_IC_IC_XYXeCb/.mmmc2cnIfQ/modes/func_mode/func_mode.sdc' ...
[09/04 06:21:36   384s] Current (total cpu=0:06:24, real=0:23:49, peak res=809.0M, current mem=1334.4M)
[09/04 06:21:36   384s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:21:36   384s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:21:36   384s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:21:36   384s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:21:36   384s] Number of path exceptions in the constraint file = 2
[09/04 06:21:36   384s] Number of paths exceptions after getting compressed = 2
[09/04 06:21:36   384s] INFO (CTE): Constraints read successfully.
[09/04 06:21:36   384s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=743.7M, current mem=1347.1M)
[09/04 06:21:36   384s] Current (total cpu=0:06:24, real=0:23:49, peak res=809.0M, current mem=1347.1M)
[09/04 06:21:36   384s] Summary for sequential cells idenfication: 
[09/04 06:21:36   384s] Identified SBFF number: 146
[09/04 06:21:36   384s] Identified MBFF number: 0
[09/04 06:21:36   384s] Not identified SBFF number: 0
[09/04 06:21:36   384s] Not identified MBFF number: 0
[09/04 06:21:36   384s] Number of sequential cells which are not FFs: 28
[09/04 06:21:36   384s] 
[09/04 06:21:36   384s] Total number of combinational cells: 433
[09/04 06:21:36   384s] Total number of sequential cells: 174
[09/04 06:21:36   384s] Total number of tristate cells: 10
[09/04 06:21:36   384s] Total number of level shifter cells: 0
[09/04 06:21:36   384s] Total number of power gating cells: 0
[09/04 06:21:36   384s] Total number of isolation cells: 0
[09/04 06:21:36   384s] Total number of power switch cells: 0
[09/04 06:21:36   384s] Total number of pulse generator cells: 0
[09/04 06:21:36   384s] Total number of always on buffers: 0
[09/04 06:21:36   384s] Total number of retention cells: 0
[09/04 06:21:36   384s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:21:36   384s] Total number of usable buffers: 26
[09/04 06:21:36   384s] List of unusable buffers:
[09/04 06:21:36   384s] Total number of unusable buffers: 0
[09/04 06:21:36   384s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:21:36   384s] Total number of usable inverters: 28
[09/04 06:21:36   384s] List of unusable inverters:
[09/04 06:21:36   384s] Total number of unusable inverters: 0
[09/04 06:21:36   384s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:21:36   384s] Total number of identified usable delay cells: 8
[09/04 06:21:36   384s] List of identified unusable delay cells:
[09/04 06:21:36   384s] Total number of identified unusable delay cells: 0
[09/04 06:21:37   384s] <clockDesign CMD> createClockTreeSpec -output Clock.ctstch.func_mode  -views setup_func_analysis_view hold_func_analysis_view -noSpecToMemory
[09/04 06:21:37   384s] Checking spec file integrity...
[09/04 06:21:37   384s] 
[09/04 06:21:37   384s] ******* createClockTreeSpec begin *******
[09/04 06:21:37   384s] Options:  -output Clock.ctstch.func_mode -views setup_func_analysis_view hold_func_analysis_view -noSpecToMemory 
[09/04 06:21:37   384s] New Clock Spec Generation is ON.
[09/04 06:21:37   384s] New CTE tracing is ON.
[09/04 06:21:37   384s] Handle Multi Mode on mixed active views: hold_func_analysis_view setup_func_analysis_view.
[09/04 06:21:37   384s] *Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
[09/04 06:21:37   384s] INFO: Include DontTouch Net from EDI DB.
[09/04 06:21:37   384s] Total 2 clock roots are extracted.
[09/04 06:21:37   384s] *** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=1364.7M) ***
[09/04 06:21:37   384s] <clockDesign INFO> start CTS under mode: cap_mode
[09/04 06:21:37   384s] <clockDesign INFO> set CTS analysis views: setup_cap_analysis_view hold_cap_analysis_view
[09/04 06:21:37   384s] <clockDesign CMD> set_analysis_view -setup {setup_cap_analysis_view hold_cap_analysis_view} -hold {setup_cap_analysis_view hold_cap_analysis_view}
[09/04 06:21:37   384s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:21:37   384s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:21:37   384s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:21:37   384s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:37   384s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:37   384s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:37   384s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:37   384s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:37   384s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:37   384s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:37   384s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:37   384s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:37   384s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:37   384s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:37   384s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:37   384s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:37   384s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:37   384s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:37   384s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:37   384s] Summary of Active RC-Corners : 
[09/04 06:21:37   384s]  
[09/04 06:21:37   384s]  Analysis View: setup_cap_analysis_view
[09/04 06:21:37   384s]     RC-Corner Name        : RCcorner
[09/04 06:21:37   384s]     RC-Corner Index       : 0
[09/04 06:21:37   384s]     RC-Corner Temperature : 25 Celsius
[09/04 06:21:37   384s]     RC-Corner Cap Table   : ''
[09/04 06:21:37   384s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:21:37   384s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:21:37   384s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:21:37   384s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:21:37   384s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:21:37   384s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:21:37   384s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:21:37   384s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:21:37   384s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:21:37   384s]  
[09/04 06:21:37   384s]  Analysis View: hold_cap_analysis_view
[09/04 06:21:37   384s]     RC-Corner Name        : RCcorner
[09/04 06:21:37   384s]     RC-Corner Index       : 0
[09/04 06:21:37   384s]     RC-Corner Temperature : 25 Celsius
[09/04 06:21:37   384s]     RC-Corner Cap Table   : ''
[09/04 06:21:37   384s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:21:37   384s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:21:37   384s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:21:37   384s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:21:37   384s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:21:37   384s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:21:37   384s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:21:37   384s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:21:37   384s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:21:37   384s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[09/04 06:21:37   384s] *Info: initialize multi-corner CTS.
[09/04 06:21:37   385s] Reading timing constraints file '/tmp/innovus_temp_102172_IC_IC_XYXeCb/.mmmcT3PPTP/modes/cap_mode/cap_mode.sdc' ...
[09/04 06:21:37   385s] Current (total cpu=0:06:24, real=0:23:50, peak res=809.0M, current mem=1339.4M)
[09/04 06:21:37   385s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:21:37   385s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:21:37   385s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:21:37   385s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:21:37   385s] Number of path exceptions in the constraint file = 2
[09/04 06:21:37   385s] Number of paths exceptions after getting compressed = 2
[09/04 06:21:37   385s] INFO (CTE): Constraints read successfully.
[09/04 06:21:37   385s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=744.5M, current mem=1352.1M)
[09/04 06:21:37   385s] Current (total cpu=0:06:24, real=0:23:50, peak res=809.0M, current mem=1352.1M)
[09/04 06:21:37   385s] Summary for sequential cells idenfication: 
[09/04 06:21:37   385s] Identified SBFF number: 146
[09/04 06:21:37   385s] Identified MBFF number: 0
[09/04 06:21:37   385s] Not identified SBFF number: 0
[09/04 06:21:37   385s] Not identified MBFF number: 0
[09/04 06:21:37   385s] Number of sequential cells which are not FFs: 28
[09/04 06:21:37   385s] 
[09/04 06:21:37   385s] Total number of combinational cells: 433
[09/04 06:21:37   385s] Total number of sequential cells: 174
[09/04 06:21:37   385s] Total number of tristate cells: 10
[09/04 06:21:37   385s] Total number of level shifter cells: 0
[09/04 06:21:37   385s] Total number of power gating cells: 0
[09/04 06:21:37   385s] Total number of isolation cells: 0
[09/04 06:21:37   385s] Total number of power switch cells: 0
[09/04 06:21:37   385s] Total number of pulse generator cells: 0
[09/04 06:21:37   385s] Total number of always on buffers: 0
[09/04 06:21:37   385s] Total number of retention cells: 0
[09/04 06:21:37   385s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:21:37   385s] Total number of usable buffers: 26
[09/04 06:21:37   385s] List of unusable buffers:
[09/04 06:21:37   385s] Total number of unusable buffers: 0
[09/04 06:21:37   385s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:21:37   385s] Total number of usable inverters: 28
[09/04 06:21:37   385s] List of unusable inverters:
[09/04 06:21:37   385s] Total number of unusable inverters: 0
[09/04 06:21:37   385s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:21:37   385s] Total number of identified usable delay cells: 8
[09/04 06:21:37   385s] List of identified unusable delay cells:
[09/04 06:21:37   385s] Total number of identified unusable delay cells: 0
[09/04 06:21:37   385s] <clockDesign CMD> createClockTreeSpec -output Clock.ctstch.cap_mode  -views setup_cap_analysis_view hold_cap_analysis_view -noSpecToMemory
[09/04 06:21:37   385s] Checking spec file integrity...
[09/04 06:21:37   385s] 
[09/04 06:21:37   385s] ******* createClockTreeSpec begin *******
[09/04 06:21:37   385s] Options:  -output Clock.ctstch.cap_mode -views setup_cap_analysis_view hold_cap_analysis_view -noSpecToMemory 
[09/04 06:21:37   385s] New Clock Spec Generation is ON.
[09/04 06:21:37   385s] New CTE tracing is ON.
[09/04 06:21:37   385s] Handle Multi Mode on mixed active views: hold_cap_analysis_view setup_cap_analysis_view.
[09/04 06:21:37   385s] *Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
[09/04 06:21:37   385s] INFO: Include DontTouch Net from EDI DB.
[09/04 06:21:37   385s] **WARN: (IMPCK-3179):	Clock REF_CLK does not have any sync pin based on clock tree spec file and CTS tracing algorithm. Please check your spec file to see if AutoCTSRootPin is correctly set, and, if any LeafPin/ThroughPin is left undefined for the clock tree.
[09/04 06:21:37   385s] Cannot trace clock REF_CLK, remove from CTS list!
[09/04 06:21:37   385s] Total 1 clock roots are extracted.
[09/04 06:21:37   385s] *** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=1364.7M) ***
[09/04 06:21:37   385s] <clockDesign INFO> start CTS under mode: scan_mode
[09/04 06:21:37   385s] <clockDesign INFO> set CTS analysis views: setup_scan_analysis_view hold_scan_analysis_view
[09/04 06:21:37   385s] <clockDesign CMD> set_analysis_view -setup {setup_scan_analysis_view hold_scan_analysis_view} -hold {setup_scan_analysis_view hold_scan_analysis_view}
[09/04 06:21:37   385s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:21:37   385s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:21:37   385s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:21:37   385s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:37   385s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:37   385s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:37   385s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:37   385s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:37   385s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:37   385s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:37   385s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:37   385s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:37   385s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:37   385s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:37   385s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:37   385s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:37   385s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:37   385s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:37   385s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:37   385s] Summary of Active RC-Corners : 
[09/04 06:21:37   385s]  
[09/04 06:21:37   385s]  Analysis View: setup_scan_analysis_view
[09/04 06:21:37   385s]     RC-Corner Name        : RCcorner
[09/04 06:21:37   385s]     RC-Corner Index       : 0
[09/04 06:21:37   385s]     RC-Corner Temperature : 25 Celsius
[09/04 06:21:37   385s]     RC-Corner Cap Table   : ''
[09/04 06:21:37   385s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:21:37   385s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:21:37   385s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:21:37   385s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:21:37   385s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:21:37   385s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:21:37   385s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:21:37   385s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:21:37   385s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:21:37   385s]  
[09/04 06:21:37   385s]  Analysis View: hold_scan_analysis_view
[09/04 06:21:37   385s]     RC-Corner Name        : RCcorner
[09/04 06:21:37   385s]     RC-Corner Index       : 0
[09/04 06:21:37   385s]     RC-Corner Temperature : 25 Celsius
[09/04 06:21:37   385s]     RC-Corner Cap Table   : ''
[09/04 06:21:37   385s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:21:37   385s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:21:37   385s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:21:37   385s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:21:37   385s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:21:37   385s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:21:37   385s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:21:37   385s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:21:37   385s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:21:37   385s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[09/04 06:21:37   385s] *Info: initialize multi-corner CTS.
[09/04 06:21:37   385s] Reading timing constraints file '/tmp/innovus_temp_102172_IC_IC_XYXeCb/.mmmcHUE3pQ/modes/scan_mode/scan_mode.sdc' ...
[09/04 06:21:37   385s] Current (total cpu=0:06:24, real=0:23:50, peak res=809.0M, current mem=1338.6M)
[09/04 06:21:37   385s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:21:37   385s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:21:37   385s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:21:37   385s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:21:37   385s] Number of path exceptions in the constraint file = 2
[09/04 06:21:37   385s] Number of paths exceptions after getting compressed = 2
[09/04 06:21:37   385s] INFO (CTE): Constraints read successfully.
[09/04 06:21:37   385s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=744.8M, current mem=1351.4M)
[09/04 06:21:37   385s] Current (total cpu=0:06:24, real=0:23:50, peak res=809.0M, current mem=1351.4M)
[09/04 06:21:37   385s] Summary for sequential cells idenfication: 
[09/04 06:21:37   385s] Identified SBFF number: 146
[09/04 06:21:37   385s] Identified MBFF number: 0
[09/04 06:21:37   385s] Not identified SBFF number: 0
[09/04 06:21:37   385s] Not identified MBFF number: 0
[09/04 06:21:37   385s] Number of sequential cells which are not FFs: 28
[09/04 06:21:37   385s] 
[09/04 06:21:37   385s] Total number of combinational cells: 433
[09/04 06:21:37   385s] Total number of sequential cells: 174
[09/04 06:21:37   385s] Total number of tristate cells: 10
[09/04 06:21:37   385s] Total number of level shifter cells: 0
[09/04 06:21:37   385s] Total number of power gating cells: 0
[09/04 06:21:37   385s] Total number of isolation cells: 0
[09/04 06:21:37   385s] Total number of power switch cells: 0
[09/04 06:21:37   385s] Total number of pulse generator cells: 0
[09/04 06:21:37   385s] Total number of always on buffers: 0
[09/04 06:21:37   385s] Total number of retention cells: 0
[09/04 06:21:37   385s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:21:37   385s] Total number of usable buffers: 26
[09/04 06:21:37   385s] List of unusable buffers:
[09/04 06:21:37   385s] Total number of unusable buffers: 0
[09/04 06:21:37   385s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:21:37   385s] Total number of usable inverters: 28
[09/04 06:21:37   385s] List of unusable inverters:
[09/04 06:21:37   385s] Total number of unusable inverters: 0
[09/04 06:21:37   385s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:21:37   385s] Total number of identified usable delay cells: 8
[09/04 06:21:37   385s] List of identified unusable delay cells:
[09/04 06:21:37   385s] Total number of identified unusable delay cells: 0
[09/04 06:21:37   385s] <clockDesign CMD> createClockTreeSpec -output Clock.ctstch.scan_mode  -views setup_scan_analysis_view hold_scan_analysis_view -noSpecToMemory
[09/04 06:21:37   385s] Checking spec file integrity...
[09/04 06:21:37   385s] 
[09/04 06:21:37   385s] ******* createClockTreeSpec begin *******
[09/04 06:21:37   385s] Options:  -output Clock.ctstch.scan_mode -views setup_scan_analysis_view hold_scan_analysis_view -noSpecToMemory 
[09/04 06:21:37   385s] New Clock Spec Generation is ON.
[09/04 06:21:37   385s] New CTE tracing is ON.
[09/04 06:21:37   385s] Handle Multi Mode on mixed active views: hold_scan_analysis_view setup_scan_analysis_view.
[09/04 06:21:37   385s] *Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
[09/04 06:21:37   385s] INFO: Include DontTouch Net from EDI DB.
[09/04 06:21:37   385s] **WARN: (IMPCK-3179):	Clock REF_CLK does not have any sync pin based on clock tree spec file and CTS tracing algorithm. Please check your spec file to see if AutoCTSRootPin is correctly set, and, if any LeafPin/ThroughPin is left undefined for the clock tree.
[09/04 06:21:37   385s] Cannot trace clock REF_CLK, remove from CTS list!
[09/04 06:21:37   385s] Total 1 clock roots are extracted.
[09/04 06:21:37   385s] *** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=1364.4M) ***
[09/04 06:21:37   385s] <clockDesign CMD> set_analysis_view -setup {setup_func_analysis_view setup_cap_analysis_view setup_scan_analysis_view} -hold {hold_func_analysis_view hold_cap_analysis_view hold_scan_analysis_view}
[09/04 06:21:38   385s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:21:38   385s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:21:38   385s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:21:38   385s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:38   385s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:38   385s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:38   385s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:38   385s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:38   385s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:38   385s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:38   385s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:38   385s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:21:38   385s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:21:38   385s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:38   385s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:21:38   385s] **WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
[09/04 06:21:38   385s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:21:38   385s] Summary of Active RC-Corners : 
[09/04 06:21:38   385s]  
[09/04 06:21:38   385s]  Analysis View: setup_func_analysis_view
[09/04 06:21:38   385s]     RC-Corner Name        : RCcorner
[09/04 06:21:38   385s]     RC-Corner Index       : 0
[09/04 06:21:38   385s]     RC-Corner Temperature : 25 Celsius
[09/04 06:21:38   385s]     RC-Corner Cap Table   : ''
[09/04 06:21:38   385s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:21:38   385s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:21:38   385s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:21:38   385s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:21:38   385s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:21:38   385s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:21:38   385s]  
[09/04 06:21:38   385s]  Analysis View: setup_cap_analysis_view
[09/04 06:21:38   385s]     RC-Corner Name        : RCcorner
[09/04 06:21:38   385s]     RC-Corner Index       : 0
[09/04 06:21:38   385s]     RC-Corner Temperature : 25 Celsius
[09/04 06:21:38   385s]     RC-Corner Cap Table   : ''
[09/04 06:21:38   385s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:21:38   385s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:21:38   385s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:21:38   385s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:21:38   385s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:21:38   385s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:21:38   385s]  
[09/04 06:21:38   385s]  Analysis View: setup_scan_analysis_view
[09/04 06:21:38   385s]     RC-Corner Name        : RCcorner
[09/04 06:21:38   385s]     RC-Corner Index       : 0
[09/04 06:21:38   385s]     RC-Corner Temperature : 25 Celsius
[09/04 06:21:38   385s]     RC-Corner Cap Table   : ''
[09/04 06:21:38   385s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:21:38   385s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:21:38   385s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:21:38   385s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:21:38   385s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:21:38   385s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:21:38   385s]  
[09/04 06:21:38   385s]  Analysis View: hold_func_analysis_view
[09/04 06:21:38   385s]     RC-Corner Name        : RCcorner
[09/04 06:21:38   385s]     RC-Corner Index       : 0
[09/04 06:21:38   385s]     RC-Corner Temperature : 25 Celsius
[09/04 06:21:38   385s]     RC-Corner Cap Table   : ''
[09/04 06:21:38   385s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:21:38   385s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:21:38   385s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:21:38   385s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:21:38   385s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:21:38   385s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:21:38   385s]  
[09/04 06:21:38   385s]  Analysis View: hold_cap_analysis_view
[09/04 06:21:38   385s]     RC-Corner Name        : RCcorner
[09/04 06:21:38   385s]     RC-Corner Index       : 0
[09/04 06:21:38   385s]     RC-Corner Temperature : 25 Celsius
[09/04 06:21:38   385s]     RC-Corner Cap Table   : ''
[09/04 06:21:38   385s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:21:38   385s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:21:38   385s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:21:38   385s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:21:38   385s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:21:38   385s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:21:38   385s]  
[09/04 06:21:38   385s]  Analysis View: hold_scan_analysis_view
[09/04 06:21:38   385s]     RC-Corner Name        : RCcorner
[09/04 06:21:38   385s]     RC-Corner Index       : 0
[09/04 06:21:38   385s]     RC-Corner Temperature : 25 Celsius
[09/04 06:21:38   385s]     RC-Corner Cap Table   : ''
[09/04 06:21:38   385s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:21:38   385s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:21:38   385s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:21:38   385s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:21:38   385s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:21:38   385s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:21:38   385s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:21:38   385s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[09/04 06:21:38   385s] *Info: initialize multi-corner CTS.
[09/04 06:21:38   386s] Reading timing constraints file '/tmp/innovus_temp_102172_IC_IC_XYXeCb/.mmmcg8K8NR/modes/cap_mode/cap_mode.sdc' ...
[09/04 06:21:38   386s] Current (total cpu=0:06:25, real=0:23:51, peak res=809.0M, current mem=1336.6M)
[09/04 06:21:38   386s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:21:38   386s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:21:38   386s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:21:38   386s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:21:38   386s] Number of path exceptions in the constraint file = 2
[09/04 06:21:38   386s] Number of paths exceptions after getting compressed = 2
[09/04 06:21:38   386s] INFO (CTE): Constraints read successfully.
[09/04 06:21:38   386s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=745.6M, current mem=1349.3M)
[09/04 06:21:38   386s] Current (total cpu=0:06:25, real=0:23:51, peak res=809.0M, current mem=1349.3M)
[09/04 06:21:38   386s] Reading timing constraints file '/tmp/innovus_temp_102172_IC_IC_XYXeCb/.mmmcg8K8NR/modes/func_mode/func_mode.sdc' ...
[09/04 06:21:38   386s] Current (total cpu=0:06:25, real=0:23:51, peak res=809.0M, current mem=1349.3M)
[09/04 06:21:38   386s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:21:38   386s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:21:38   386s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:21:38   386s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:21:38   386s] Number of path exceptions in the constraint file = 2
[09/04 06:21:38   386s] Number of paths exceptions after getting compressed = 2
[09/04 06:21:38   386s] INFO (CTE): Constraints read successfully.
[09/04 06:21:38   386s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=745.9M, current mem=1349.3M)
[09/04 06:21:38   386s] Current (total cpu=0:06:25, real=0:23:51, peak res=809.0M, current mem=1349.3M)
[09/04 06:21:38   386s] Message <TA-968> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[09/04 06:21:38   386s] Current (total cpu=0:06:25, real=0:23:51, peak res=809.0M, current mem=1349.3M)
[09/04 06:21:38   386s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[09/04 06:21:38   386s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:21:38   386s] Number of path exceptions in the constraint file = 2
[09/04 06:21:38   386s] Number of paths exceptions after getting compressed = 2
[09/04 06:21:38   386s] INFO (CTE): Constraints read successfully.
[09/04 06:21:38   386s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=746.2M, current mem=1349.3M)
[09/04 06:21:38   386s] Current (total cpu=0:06:25, real=0:23:51, peak res=809.0M, current mem=1349.3M)
[09/04 06:21:38   386s] Summary for sequential cells idenfication: 
[09/04 06:21:38   386s] Identified SBFF number: 146
[09/04 06:21:38   386s] Identified MBFF number: 0
[09/04 06:21:38   386s] Not identified SBFF number: 0
[09/04 06:21:38   386s] Not identified MBFF number: 0
[09/04 06:21:38   386s] Number of sequential cells which are not FFs: 28
[09/04 06:21:38   386s] 
[09/04 06:21:38   386s] Total number of combinational cells: 433
[09/04 06:21:38   386s] Total number of sequential cells: 174
[09/04 06:21:38   386s] Total number of tristate cells: 10
[09/04 06:21:38   386s] Total number of level shifter cells: 0
[09/04 06:21:38   386s] Total number of power gating cells: 0
[09/04 06:21:38   386s] Total number of isolation cells: 0
[09/04 06:21:38   386s] Total number of power switch cells: 0
[09/04 06:21:38   386s] Total number of pulse generator cells: 0
[09/04 06:21:38   386s] Total number of always on buffers: 0
[09/04 06:21:38   386s] Total number of retention cells: 0
[09/04 06:21:38   386s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:21:38   386s] Total number of usable buffers: 26
[09/04 06:21:38   386s] List of unusable buffers:
[09/04 06:21:38   386s] Total number of unusable buffers: 0
[09/04 06:21:38   386s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:21:38   386s] Total number of usable inverters: 28
[09/04 06:21:38   386s] List of unusable inverters:
[09/04 06:21:38   386s] Total number of unusable inverters: 0
[09/04 06:21:38   386s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:21:38   386s] Total number of identified usable delay cells: 8
[09/04 06:21:38   386s] List of identified unusable delay cells:
[09/04 06:21:38   386s] Total number of identified unusable delay cells: 0
[09/04 06:21:38   386s] **clockDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1349.3M **
[09/04 06:21:38   386s] 
[09/04 06:21:38   386s] *** Summary of all messages that are not suppressed in this session:
[09/04 06:21:38   386s] Severity  ID               Count  Summary                                  
[09/04 06:21:38   386s] WARNING   IMPEXT-2766         24  The sheet resistance for layer %s is not...
[09/04 06:21:38   386s] WARNING   IMPEXT-2773          4  The via resistance between layers %s and...
[09/04 06:21:38   386s] WARNING   IMPEXT-2776         20  The via resistance between layers %s and...
[09/04 06:21:38   386s] WARNING   IMPCK-3179           2  Clock %s does not have any sync pin base...
[09/04 06:21:38   386s] WARNING   IMPCK-7004           1  Option '%s' for command '%s' is obsolete...
[09/04 06:21:38   386s] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[09/04 06:21:38   386s] *** Message Summary: 75 warning(s), 0 error(s)
[09/04 06:21:38   386s] 
[09/04 06:22:59   400s] <CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
[09/04 06:22:59   400s] -engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
[09/04 06:22:59   400s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1349.3M **
[09/04 06:22:59   400s] setCTSMode -engine ck -moveGateLimit 25 -routeClkNet true -specMultiMode true
[09/04 06:22:59   400s] <clockDesign CMD> cleanupSpecifyClockTree
[09/04 06:22:59   400s] <clockDesign INFO> clockDesign detects following modes: func_mode cap_mode scan_mode
[09/04 06:22:59   400s] <clockDesign INFO> start CTS under mode: func_mode
[09/04 06:22:59   400s] <clockDesign INFO> set CTS analysis views: setup_func_analysis_view hold_func_analysis_view
[09/04 06:22:59   400s] <clockDesign CMD> set_analysis_view -setup {setup_func_analysis_view hold_func_analysis_view} -hold {setup_func_analysis_view hold_func_analysis_view}
[09/04 06:22:59   400s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:22:59   400s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:22:59   400s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:22:59   400s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:22:59   400s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:22:59   400s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:22:59   400s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:22:59   400s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:22:59   400s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:22:59   400s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:22:59   400s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:22:59   400s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:22:59   400s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:22:59   400s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:22:59   400s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:22:59   400s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:22:59   400s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:22:59   400s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:22:59   400s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:22:59   400s] Summary of Active RC-Corners : 
[09/04 06:22:59   400s]  
[09/04 06:22:59   400s]  Analysis View: setup_func_analysis_view
[09/04 06:22:59   400s]     RC-Corner Name        : RCcorner
[09/04 06:22:59   400s]     RC-Corner Index       : 0
[09/04 06:22:59   400s]     RC-Corner Temperature : 25 Celsius
[09/04 06:22:59   400s]     RC-Corner Cap Table   : ''
[09/04 06:22:59   400s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:22:59   400s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:22:59   400s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:22:59   400s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:22:59   400s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:22:59   400s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:22:59   400s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:22:59   400s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:22:59   400s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:22:59   400s]  
[09/04 06:22:59   400s]  Analysis View: hold_func_analysis_view
[09/04 06:22:59   400s]     RC-Corner Name        : RCcorner
[09/04 06:22:59   400s]     RC-Corner Index       : 0
[09/04 06:22:59   400s]     RC-Corner Temperature : 25 Celsius
[09/04 06:22:59   400s]     RC-Corner Cap Table   : ''
[09/04 06:22:59   400s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:22:59   400s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:22:59   400s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:22:59   400s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:22:59   400s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:22:59   400s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:22:59   400s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:22:59   400s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:22:59   400s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:22:59   400s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[09/04 06:22:59   400s] *Info: initialize multi-corner CTS.
[09/04 06:22:59   400s] Current (total cpu=0:06:39, real=0:25:12, peak res=809.0M, current mem=1336.6M)
[09/04 06:22:59   400s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:22:59   400s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:22:59   400s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:22:59   400s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:22:59   400s] Number of path exceptions in the constraint file = 2
[09/04 06:22:59   400s] Number of paths exceptions after getting compressed = 2
[09/04 06:22:59   400s] INFO (CTE): Constraints read successfully.
[09/04 06:22:59   400s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=746.3M, current mem=1349.3M)
[09/04 06:22:59   400s] Current (total cpu=0:06:39, real=0:25:12, peak res=809.0M, current mem=1349.3M)
[09/04 06:22:59   400s] Summary for sequential cells idenfication: 
[09/04 06:22:59   400s] Identified SBFF number: 146
[09/04 06:22:59   400s] Identified MBFF number: 0
[09/04 06:22:59   400s] Not identified SBFF number: 0
[09/04 06:22:59   400s] Not identified MBFF number: 0
[09/04 06:22:59   400s] Number of sequential cells which are not FFs: 28
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Total number of combinational cells: 433
[09/04 06:22:59   400s] Total number of sequential cells: 174
[09/04 06:22:59   400s] Total number of tristate cells: 10
[09/04 06:22:59   400s] Total number of level shifter cells: 0
[09/04 06:22:59   400s] Total number of power gating cells: 0
[09/04 06:22:59   400s] Total number of isolation cells: 0
[09/04 06:22:59   400s] Total number of power switch cells: 0
[09/04 06:22:59   400s] Total number of pulse generator cells: 0
[09/04 06:22:59   400s] Total number of always on buffers: 0
[09/04 06:22:59   400s] Total number of retention cells: 0
[09/04 06:22:59   400s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:22:59   400s] Total number of usable buffers: 26
[09/04 06:22:59   400s] List of unusable buffers:
[09/04 06:22:59   400s] Total number of unusable buffers: 0
[09/04 06:22:59   400s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:22:59   400s] Total number of usable inverters: 28
[09/04 06:22:59   400s] List of unusable inverters:
[09/04 06:22:59   400s] Total number of unusable inverters: 0
[09/04 06:22:59   400s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:22:59   400s] Total number of identified usable delay cells: 8
[09/04 06:22:59   400s] List of identified unusable delay cells:
[09/04 06:22:59   400s] Total number of identified unusable delay cells: 0
[09/04 06:22:59   400s] <clockDesign CMD> specifyClockTree -file Clock.ctstch.func_mode
[09/04 06:22:59   400s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:22:59   400s] Checking spec file integrity...
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Reading clock tree spec file 'Clock.ctstch.func_mode' ...
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] RouteType               : FE_CTS_DEFAULT
[09/04 06:22:59   400s] PreferredExtraSpace     : 1
[09/04 06:22:59   400s] Shield                  : NONE
[09/04 06:22:59   400s] PreferLayer             : M3 M4 
[09/04 06:22:59   400s] RC Information for View setup_func_analysis_view :
[09/04 06:22:59   400s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:22:59   400s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:22:59   400s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:22:59   400s] Est. Via Cap            : 0.164437(ff)
[09/04 06:22:59   400s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:22:59   400s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:22:59   400s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:22:59   400s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:22:59   400s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:22:59   400s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] RC Information for View hold_func_analysis_view :
[09/04 06:22:59   400s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:22:59   400s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:22:59   400s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:22:59   400s] Est. Via Cap            : 0.164437(ff)
[09/04 06:22:59   400s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:22:59   400s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:22:59   400s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:22:59   400s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:22:59   400s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:22:59   400s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] RouteType               : FE_CTS_DEFAULT_LEAF
[09/04 06:22:59   400s] PreferredExtraSpace     : 1
[09/04 06:22:59   400s] Shield                  : NONE
[09/04 06:22:59   400s] PreferLayer             : M3 M4 
[09/04 06:22:59   400s] RC Information for View setup_func_analysis_view :
[09/04 06:22:59   400s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:22:59   400s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:22:59   400s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:22:59   400s] Est. Via Cap            : 0.164437(ff)
[09/04 06:22:59   400s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:22:59   400s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:22:59   400s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:22:59   400s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:22:59   400s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:22:59   400s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] RC Information for View hold_func_analysis_view :
[09/04 06:22:59   400s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:22:59   400s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:22:59   400s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:22:59   400s] Est. Via Cap            : 0.164437(ff)
[09/04 06:22:59   400s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:22:59   400s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:22:59   400s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:22:59   400s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:22:59   400s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:22:59   400s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:22:59   400s] Active Analysis Views for CTS are,
[09/04 06:22:59   400s] #1 setup_func_analysis_view
[09/04 06:22:59   400s] #2 hold_func_analysis_view
[09/04 06:22:59   400s] Default Analysis Views is setup_func_analysis_view
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] ****** AutoClockRootPin ******
[09/04 06:22:59   400s] AutoClockRootPin 1: REF_CLK
[09/04 06:22:59   400s] # NoGating         NO
[09/04 06:22:59   400s] # SetDPinAsSync    NO
[09/04 06:22:59   400s] # SetIoPinAsSync   NO
[09/04 06:22:59   400s] # SetAsyncSRPinAsSync   NO
[09/04 06:22:59   400s] # SetTriStEnPinAsSync   NO
[09/04 06:22:59   400s] # SetBBoxPinAsSync   NO
[09/04 06:22:59   400s] # RouteClkNet      YES
[09/04 06:22:59   400s] # PostOpt          YES
[09/04 06:22:59   400s] # RouteType        FE_CTS_DEFAULT
[09/04 06:22:59   400s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[09/04 06:22:59   400s] AutoClockRootPin 2: UART_CLK
[09/04 06:22:59   400s] # NoGating         NO
[09/04 06:22:59   400s] # SetDPinAsSync    NO
[09/04 06:22:59   400s] # SetIoPinAsSync   NO
[09/04 06:22:59   400s] # SetAsyncSRPinAsSync   NO
[09/04 06:22:59   400s] # SetTriStEnPinAsSync   NO
[09/04 06:22:59   400s] # SetBBoxPinAsSync   NO
[09/04 06:22:59   400s] # RouteClkNet      YES
[09/04 06:22:59   400s] # PostOpt          YES
[09/04 06:22:59   400s] # RouteType        FE_CTS_DEFAULT
[09/04 06:22:59   400s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] ***** !! NOTE !! *****
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[09/04 06:22:59   400s] If you want to change the behavior, you need to use the SetDPinAsSync
[09/04 06:22:59   400s] or SetIoPinAsSync statement in the clock tree specification file,
[09/04 06:22:59   400s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[09/04 06:22:59   400s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[09/04 06:22:59   400s] before specifyClockTree command.
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1363.3M) ***
[09/04 06:22:59   400s] <clockDesign CMD> deleteClockTree -all
[09/04 06:22:59   400s] Redoing specifyClockTree ...
[09/04 06:22:59   400s] Checking spec file integrity...
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] deleteClockTree Option :  -all 
[09/04 06:22:59   400s] List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:22:59   400s] List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:22:59   400s] List of valid cells: CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M CLKINVX32M CLKINVX40M 
[09/04 06:22:59   400s] **WARN: (IMPCK-767):	Find clock buffer UART_CLK__L1_I0 in the clock tree.
[09/04 06:22:59   400s] Type 'man IMPCK-767' for more detail.
[09/04 06:22:59   400s] *** 2 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
[09/04 06:22:59   400s] *** Use changeClockStatus to change the FIXED status. ***
[09/04 06:22:59   400s] *** Removed (0) buffers and (0) inverters in Clock UART_CLK.
[09/04 06:22:59   400s] **WARN: (IMPCK-767):	Find clock buffer REF_CLK__L1_I0 in the clock tree.
[09/04 06:22:59   400s] Type 'man IMPCK-767' for more detail.
[09/04 06:22:59   400s] *** 13 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
[09/04 06:22:59   400s] *** Use changeClockStatus to change the FIXED status. ***
[09/04 06:22:59   400s] *** Removed (0) buffers and (0) inverters in Clock REF_CLK.
[09/04 06:22:59   400s] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1363.348M)
[09/04 06:22:59   400s] *** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1363.3M) ***
[09/04 06:22:59   400s] <clockDesign CMD> ckSynthesis -forceReconvergent -report clock_report/System_top.clock.report.func_mode -trace clock_report/System_top.clock.trace.func_mode
[09/04 06:22:59   400s] Redoing specifyClockTree ...
[09/04 06:22:59   400s] Checking spec file integrity...
[09/04 06:22:59   400s] **WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:22:59   400s] List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:22:59   400s] List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:22:59   400s] List of valid cells: CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M CLKINVX32M CLKINVX40M 
[09/04 06:22:59   400s] CTS automatically preserve module port U0_ClkDiv/o_div_clk on ClkDiv_00000004_test_1
[09/04 06:22:59   400s] CTS automatically preserve module port u_CLK_GATE/GATED_CLK on CLK_GATE
[09/04 06:22:59   400s] CTS automatically preserve module port U0_ClkDiv/o_div_clk on ClkDiv_00000004_test_1
[09/04 06:22:59   400s] CTS automatically preserve module port u_CLK_GATE/GATED_CLK on CLK_GATE
[09/04 06:22:59   400s] ***** Allocate Placement Memory Finished (MEM: 1363.348M)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Start to trace clock trees ...
[09/04 06:22:59   400s] *** Begin Tracer (mem=1363.3M) ***
[09/04 06:22:59   400s] **WARN: (IMPCK-767):	Find clock buffer REF_CLK__L1_I0 in the clock tree.
[09/04 06:22:59   400s] Type 'man IMPCK-767' for more detail.
[09/04 06:22:59   400s] **WARN: (IMPCK-209):	Clock REF_CLK has been synthesized. Type 'man ENCCK-209' to see extended message about this warning.
[09/04 06:22:59   400s] Type 'man IMPCK-209' for more detail.
[09/04 06:22:59   400s] **WARN: (IMPCK-767):	Find clock buffer UART_CLK__L1_I0 in the clock tree.
[09/04 06:22:59   400s] Type 'man IMPCK-767' for more detail.
[09/04 06:22:59   400s] **WARN: (IMPCK-209):	Clock UART_CLK has been synthesized. Type 'man ENCCK-209' to see extended message about this warning.
[09/04 06:22:59   400s] Type 'man IMPCK-209' for more detail.
[09/04 06:22:59   400s] *** End Tracer (mem=1363.3M) ***
[09/04 06:22:59   400s] **WARN: (IMPCK-719):	No clock tree has been synthesized.
[09/04 06:22:59   400s] ***** Allocate Placement Memory Finished (MEM: 1393.359M)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Start to trace clock trees ...
[09/04 06:22:59   400s] *** Begin Tracer (mem=1393.4M) ***
[09/04 06:22:59   400s] Tracing Clock REF_CLK ...
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Reconvergent mux Check for spec:REF_CLK 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] Tracing Clock UART_CLK ...
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Reconvergent mux Check for spec:UART_CLK 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] *** End Tracer (mem=1393.4M) ***
[09/04 06:22:59   400s] ***** Allocate Obstruction Memory  Finished (MEM: 1393.359M)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] #############################################################################
[09/04 06:22:59   400s] #
[09/04 06:22:59   400s] # Pre-Synthesis Checks and Parameters
[09/04 06:22:59   400s] #
[09/04 06:22:59   400s] #############################################################################
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Types of Check                                    :          Enabled|Disabled
[09/04 06:22:59   400s] ----------------------------------------------------------------------------
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Check cell drive strength                         :          enabled
[09/04 06:22:59   400s] Check root input transition                       :          enabled
[09/04 06:22:59   400s] Check pin capacitance                             :          enabled
[09/04 06:22:59   400s] Check multiple path through MUX                   :          enabled
[09/04 06:22:59   400s] Check gating depth                                :          enabled
[09/04 06:22:59   400s] Check placement near clock pins                   :          enabled
[09/04 06:22:59   400s] Check route blockages over clock pins             :          enabled
[09/04 06:22:59   400s] Report FIXED, DontUse and DontTouch               :          enabled
[09/04 06:22:59   400s] clock gating checks                               :          enabled
[09/04 06:22:59   400s] MacroModel checks                                 :          enabled
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Parameters of checking :
[09/04 06:22:59   400s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:22:59   400s] Use setCTSMode to change default values.
[09/04 06:22:59   400s] ----------------------------------------------------------------------------
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 1) Pin capacitance check
[09/04 06:22:59   400s]    Threshold for MaxCap check                     :          90% of constraint (default)
[09/04 06:22:59   400s] 2) Gating depth check
[09/04 06:22:59   400s]    Maximum gating depth                           :          10 levels (default)
[09/04 06:22:59   400s] 3) Placement near clock pin check
[09/04 06:22:59   400s]    Threshold distance for placeable location      :          8.61(um) (default)
[09/04 06:22:59   400s] 4) Clock gating location check
[09/04 06:22:59   400s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:22:59   400s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[09/04 06:22:59   400s] 5) Macromodel check
[09/04 06:22:59   400s]    MacroModel max delay threshold                 :          0.9 (default)
[09/04 06:22:59   400s]    MacroModel max skew threshold                  :          0.9 (default)
[09/04 06:22:59   400s]    MacroModel variance step size                  :          100ps  (default)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] ****** Clock (REF_CLK) Diagnostic check Parameters
[09/04 06:22:59   400s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:22:59   400s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:22:59   400s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:22:59   400s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:22:59   400s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:22:59   400s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:22:59   400s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:22:59   400s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Max Cap Limit Checks
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Max Cap Limit Checks Finished, CPU=0:00:00.0 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Deep Gating Level Checks
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] ** INFO Clock REF_CLK has a maximum of 7 levels of logic before synthesis.
[09/04 06:22:59   400s] ** INFO Clock UART_CLK has a maximum of 2 levels of logic before synthesis.
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Max placement distance Checks
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Max placement distance Checks Finished, CPU=0:00:00.0 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Root input tran Checks
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Root input tran Checks Finished, CPU=0:00:00.0 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Attribute settings check 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Following standard cells instances have FIXED placement
[09/04 06:22:59   400s] ---------------------------------------------------------
[09/04 06:22:59   400s] CLKBUFX24M           : U0_ClkDiv/REF_CLK_M__Fence_N0__L3_I0
[09/04 06:22:59   400s] CLKBUFX24M           : U0_ClkDiv/REF_CLK_M__Fence_N0__L2_I0
[09/04 06:22:59   400s] CLKBUFX24M           : U0_ClkDiv/REF_CLK_M__Fence_N0__L1_I0
[09/04 06:22:59   400s] CLKBUFX40M           : U0_ClkDiv/REF_CLK_M__Fence_I0
[09/04 06:22:59   400s] CLKBUFX32M           : GATED_CLK__L1_I0    
[09/04 06:22:59   400s] CLKBUFX40M           : REF_CLK_M__L2_I0    
[09/04 06:22:59   400s] CLKINVX40M           : REF_CLK_M__L4_I0    
[09/04 06:22:59   400s] CLKINVX40M           : REF_CLK_M__L4_I1    
[09/04 06:22:59   400s] CLKINVX32M           : REF_CLK_M__L3_I0    
[09/04 06:22:59   400s] CLKBUFX20M           : REF_CLK_M__L2_I1    
[09/04 06:22:59   400s] CLKBUFX24M           : REF_CLK_M__L1_I0    
[09/04 06:22:59   400s] CLKINVX32M           : REF_CLK__L2_I0      
[09/04 06:22:59   400s] CLKINVX40M           : REF_CLK__L1_I0      
[09/04 06:22:59   400s] CLKINVX32M           : UART_CLK__L2_I0     
[09/04 06:22:59   400s] CLKINVX40M           : UART_CLK__L1_I0     
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Following instances are marked as DontTouch
[09/04 06:22:59   400s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:22:59   400s] | Instance                                                                                 | Analysis Views                        |
[09/04 06:22:59   400s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:22:59   400s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Following Cells are marked as DontUse in library 
[09/04 06:22:59   400s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:22:59   400s] | Cell                              | Analysis Views                                                                               |
[09/04 06:22:59   400s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Following Cells are marked as DontUse in SDC
[09/04 06:22:59   400s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:22:59   400s] | Cell                              | Analysis Views                                                                               |
[09/04 06:22:59   400s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Following Cells are marked as DontTouch in library 
[09/04 06:22:59   400s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:22:59   400s] | Cell                              | Analysis Views                                                                               |
[09/04 06:22:59   400s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Following Cells are marked as DontTouch in SDC
[09/04 06:22:59   400s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:22:59   400s] | Cell                              | Analysis Views                                                                               |
[09/04 06:22:59   400s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Attribute settings check Finished, CPU=0:00:00.0 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Routing OBS checks
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Routing OBS Checks Finished, CPU=0:00:00.0 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Weak Cell Checks
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Weak Cell Checks Finished, CPU=0:00:00.0 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] MacroModel Debugging Check
[09/04 06:22:59   400s] ==========================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] Summary for sequential cells idenfication: 
[09/04 06:22:59   400s] Identified SBFF number: 146
[09/04 06:22:59   400s] Identified MBFF number: 0
[09/04 06:22:59   400s] Not identified SBFF number: 0
[09/04 06:22:59   400s] Not identified MBFF number: 0
[09/04 06:22:59   400s] Number of sequential cells which are not FFs: 28
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Clock gating checks
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Clock gating Checks Finished, CPU=0:00:00.0 
[09/04 06:22:59   400s] ============================================================
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] #############################################################################
[09/04 06:22:59   400s] #
[09/04 06:22:59   400s] # Summary of Pre-Synthesis Checks
[09/04 06:22:59   400s] #
[09/04 06:22:59   400s] #############################################################################
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Types of Check                                    :          Number of warnings
[09/04 06:22:59   400s] ----------------------------------------------------------------------------
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Check cell drive strength                         :          0
[09/04 06:22:59   400s] Check root input transition                       :          0
[09/04 06:22:59   400s] Check pin capacitance                             :          0
[09/04 06:22:59   400s] Check multiple path through MUX                   :          0
[09/04 06:22:59   400s] Check gating depth                                :          0
[09/04 06:22:59   400s] Check placement near clock pins                   :          0
[09/04 06:22:59   400s] Check route blockages over clock pins             :          0
[09/04 06:22:59   400s] Report FIXED, DontUse and DontTouch               :          0
[09/04 06:22:59   400s] clock gating checks                               :          0
[09/04 06:22:59   400s] MacroModel checks                                 :          0
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] #############################################################################
[09/04 06:22:59   400s] #
[09/04 06:22:59   400s] # During-Synthesis Checks and Parameters
[09/04 06:22:59   400s] #
[09/04 06:22:59   400s] #############################################################################
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Types of Check                                    :          Enabled|Disabled
[09/04 06:22:59   400s] ----------------------------------------------------------------------------
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Check RefinePlacement move distance               :          enabled
[09/04 06:22:59   400s] Check route layer follows preference              :          enabled
[09/04 06:22:59   400s] Check route follows guide                         :          enabled
[09/04 06:22:59   400s] clock gating checks                               :          enabled
[09/04 06:22:59   400s] Wire resistance check                             :          enabled
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Parameters of checking :
[09/04 06:22:59   400s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:22:59   400s] Use setCTSMode to change default values.
[09/04 06:22:59   400s] ----------------------------------------------------------------------------
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 1) Route layer follows preference check
[09/04 06:22:59   400s]    Minimum preferred layer utilization            :          80% (default)
[09/04 06:22:59   400s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:22:59   400s] 2) Route follows guide check
[09/04 06:22:59   400s]    Deviation in length from route guide           :          50% (user set)
[09/04 06:22:59   400s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:22:59   400s]    Delay threshold                                :          10(ps) (default)
[09/04 06:22:59   400s] 3) Saving intermediate database
[09/04 06:22:59   400s]    Save long-running subtrees time                :          0(min) (default)
[09/04 06:22:59   400s]    Maximum number of saved databases              :          1 (default)
[09/04 06:22:59   400s] 4) Clock gating location check
[09/04 06:22:59   400s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:22:59   400s] 5) Wire resistance check
[09/04 06:22:59   400s]    Allowed resistance deviation                   :          0.2 (default)
[09/04 06:22:59   400s]    Resistance threshold                           :          16.32 Ohm (user set)
[09/04 06:22:59   400s]    Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] ****** Clock (REF_CLK) Diagnostic check Parameters
[09/04 06:22:59   400s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:22:59   400s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:22:59   400s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:22:59   400s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:22:59   400s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:22:59   400s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:22:59   400s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:22:59   400s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:22:59   400s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:22:59   400s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] ****** Clock Tree (REF_CLK) Structure
[09/04 06:22:59   400s] Max. Skew           : 200(ps)
[09/04 06:22:59   400s] Max. Sink Transition: 200(ps)
[09/04 06:22:59   400s] Max. Buf Transition : 200(ps)
[09/04 06:22:59   400s] Max. Delay          : 10(ps)
[09/04 06:22:59   400s] Min. Delay          : 0(ps)
[09/04 06:22:59   400s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:22:59   400s] Nr. Subtrees                    : 18
[09/04 06:22:59   400s] Nr. Sinks                       : 266
[09/04 06:22:59   400s] Nr.          Rising  Sync Pins  : 266
[09/04 06:22:59   400s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:22:59   400s] Nr.          Falling Sync Pins  : 0
[09/04 06:22:59   400s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:22:59   400s] Nr. Unsync Pins                 : 0
[09/04 06:22:59   400s] ***********************************************************
[09/04 06:22:59   400s] SubTree No: 0
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Input_Pin:  (u_UART_TX_CLK_MUX2/U1/A)
[09/04 06:22:59   400s] Output_Pin: (u_UART_TX_CLK_MUX2/U1/Y)
[09/04 06:22:59   400s] Output_Net: (UART_TX_CLK_M)   
[09/04 06:22:59   400s] **** CK_START: Macro Models Generation (mem=1401.4M)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Macro model: Skew=1[252,254]ps N1 inTran=0/0ps.
[09/04 06:22:59   400s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1401.4M)
[09/04 06:22:59   400s] SubTree No: 1
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Input_Pin:  (U0_ClkDiv/U47/A)
[09/04 06:22:59   400s] Output_Pin: (U0_ClkDiv/U47/Y)
[09/04 06:22:59   400s] Output_Net: (TX_CLK)   
[09/04 06:22:59   400s] **** CK_START: Macro Models Generation (mem=1401.4M)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Macro model: Skew=1[396,397]ps N2 inTran=0/0ps.
[09/04 06:22:59   400s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1401.4M)
[09/04 06:22:59   400s] SubTree No: 2
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Input_Pin:  (U0_ClkDiv/REF_CLK_M__Fence_N0__L3_I0/A)
[09/04 06:22:59   400s] Output_Pin: (U0_ClkDiv/REF_CLK_M__Fence_N0__L3_I0/Y)
[09/04 06:22:59   400s] Output_Net: (U0_ClkDiv/REF_CLK_M__Fence_N0__L3_N0)   
[09/04 06:22:59   400s] **** CK_START: Macro Models Generation (mem=1401.4M)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Macro model: Skew=0[96,96]ps N1 inTran=0/0ps.
[09/04 06:22:59   400s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1401.4M)
[09/04 06:22:59   400s] SubTree No: 3
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Input_Pin:  (U0_ClkDiv/REF_CLK_M__Fence_N0__L2_I0/A)
[09/04 06:22:59   400s] Output_Pin: (U0_ClkDiv/REF_CLK_M__Fence_N0__L2_I0/Y)
[09/04 06:22:59   400s] Output_Net: (U0_ClkDiv/REF_CLK_M__Fence_N0__L2_N0)   
[09/04 06:22:59   400s] **** CK_START: Macro Models Generation (mem=1401.4M)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Macro model: Skew=0[205,205]ps N2 inTran=0/0ps.
[09/04 06:22:59   400s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1401.4M)
[09/04 06:22:59   400s] SubTree No: 4
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Input_Pin:  (U0_ClkDiv/REF_CLK_M__Fence_N0__L1_I0/A)
[09/04 06:22:59   400s] Output_Pin: (U0_ClkDiv/REF_CLK_M__Fence_N0__L1_I0/Y)
[09/04 06:22:59   400s] Output_Net: (U0_ClkDiv/REF_CLK_M__Fence_N0__L1_N0)   
[09/04 06:22:59   400s] **** CK_START: Macro Models Generation (mem=1401.4M)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Macro model: Skew=0[327,327]ps N3 inTran=0/0ps.
[09/04 06:22:59   400s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1401.4M)
[09/04 06:22:59   400s] SubTree No: 5
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Input_Pin:  (U0_ClkDiv/REF_CLK_M__Fence_I0/A)
[09/04 06:22:59   400s] Output_Pin: (U0_ClkDiv/REF_CLK_M__Fence_I0/Y)
[09/04 06:22:59   400s] Output_Net: (U0_ClkDiv/REF_CLK_M__Fence_N0)   
[09/04 06:22:59   400s] **** CK_START: Macro Models Generation (mem=1401.4M)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Macro model: Skew=70[430,499]ps N6 inTran=0/0ps.
[09/04 06:22:59   400s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1401.4M)
[09/04 06:22:59   400s] SubTree No: 6
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Input_Pin:  (GATED_CLK__L1_I0/A)
[09/04 06:22:59   400s] Output_Pin: (GATED_CLK__L1_I0/Y)
[09/04 06:22:59   400s] Output_Net: (GATED_CLK__L1_N0)   
[09/04 06:22:59   400s] **** CK_START: Macro Models Generation (mem=1401.4M)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Macro model: Skew=2[130,132]ps N1 inTran=0/0ps.
[09/04 06:22:59   400s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1401.4M)
[09/04 06:22:59   400s] SubTree No: 7
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Input_Pin:  (u_CLK_GATE/U0_TLATNCAX12M/CK)
[09/04 06:22:59   400s] Output_Pin: (u_CLK_GATE/U0_TLATNCAX12M/ECK)
[09/04 06:22:59   400s] Output_Net: (GATED_CLK)   
[09/04 06:22:59   400s] **** CK_START: Macro Models Generation (mem=1401.4M)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Macro model: Skew=2[309,312]ps N2 inTran=0/0ps.
[09/04 06:22:59   400s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1401.4M)
[09/04 06:22:59   400s] SubTree No: 8
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Input_Pin:  (REF_CLK_M__L2_I0/A)
[09/04 06:22:59   400s] Output_Pin: (REF_CLK_M__L2_I0/Y)
[09/04 06:22:59   400s] Output_Net: (REF_CLK_M__L2_N0)   
[09/04 06:22:59   400s] **** CK_START: Macro Models Generation (mem=1401.4M)
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Macro model: Skew=2[411,413]ps N3 inTran=0/0ps.
[09/04 06:22:59   400s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1401.4M)
[09/04 06:22:59   400s] SubTree No: 9
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] Input_Pin:  (REF_CLK_M__L4_I0/A)
[09/04 06:22:59   400s] Output_Pin: (REF_CLK_M__L4_I0/Y)
[09/04 06:22:59   400s] Output_Net: (REF_CLK_M__L4_N0)   
[09/04 06:22:59   400s] 
[09/04 06:22:59   400s] **** CK_START: TopDown Tree Construction for REF_CLK_M__L4_N0 (101-leaf) (mem=1401.4M)
[09/04 06:22:59   400s] 
[09/04 06:23:00   400s] Total 3 topdown clustering. 
[09/04 06:23:00   400s] Trig. Edge Skew=28[107,135*] N101 B0 G1 A0(0.0) L[1,1] score=19903 cpu=0:00:00.0 mem=1391M 
[09/04 06:23:00   400s] 
[09/04 06:23:00   400s] **** CK_END: TopDown Tree Construction for REF_CLK_M__L4_N0 (cpu=0:00:00.4, real=0:00:01.0, mem=1391.4M)
[09/04 06:23:00   400s] 
[09/04 06:23:00   400s] 
[09/04 06:23:00   400s] 
[09/04 06:23:00   400s] **** CK_START: Update Database (mem=1391.4M)
[09/04 06:23:00   400s] 0 Clock Buffers/Inverters inserted.
[09/04 06:23:00   400s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:00   400s] **** CK_START: Macro Models Generation (mem=1391.4M)
[09/04 06:23:00   400s] 
[09/04 06:23:00   400s] Macro model: Skew=28[107,135]ps N1 inTran=0/0ps.
[09/04 06:23:00   400s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:00   400s] SubTree No: 10
[09/04 06:23:00   400s] 
[09/04 06:23:00   400s] Input_Pin:  (REF_CLK_M__L4_I1/A)
[09/04 06:23:00   400s] Output_Pin: (REF_CLK_M__L4_I1/Y)
[09/04 06:23:00   400s] Output_Net: (REF_CLK_M__L4_N1)   
[09/04 06:23:00   400s] 
[09/04 06:23:00   400s] **** CK_START: TopDown Tree Construction for REF_CLK_M__L4_N1 (101-leaf) (mem=1391.4M)
[09/04 06:23:00   400s] 
[09/04 06:23:00   401s] Total 3 topdown clustering. 
[09/04 06:23:00   401s] Trig. Edge Skew=17[104,121*] N101 B0 G1 A0(0.0) L[1,1] score=18380 cpu=0:00:00.0 mem=1391M 
[09/04 06:23:00   401s] 
[09/04 06:23:00   401s] **** CK_END: TopDown Tree Construction for REF_CLK_M__L4_N1 (cpu=0:00:00.9, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:00   401s] 
[09/04 06:23:00   401s] 
[09/04 06:23:00   401s] 
[09/04 06:23:00   401s] **** CK_START: Update Database (mem=1391.4M)
[09/04 06:23:00   401s] 0 Clock Buffers/Inverters inserted.
[09/04 06:23:00   401s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:00   401s] **** CK_START: Macro Models Generation (mem=1391.4M)
[09/04 06:23:00   401s] 
[09/04 06:23:00   401s] Macro model: Skew=17[104,121]ps N1 inTran=0/0ps.
[09/04 06:23:01   401s] **** CK_END: Macro Models Generation (cpu=0:00:00.1, real=0:00:01.0, mem=1391.4M)
[09/04 06:23:01   401s] SubTree No: 11
[09/04 06:23:01   401s] 
[09/04 06:23:01   401s] Input_Pin:  (REF_CLK_M__L3_I0/A)
[09/04 06:23:01   401s] Output_Pin: (REF_CLK_M__L3_I0/Y)
[09/04 06:23:01   401s] Output_Net: (REF_CLK_M__L3_N0)   
[09/04 06:23:01   401s] **** CK_START: Macro Models Generation (mem=1391.4M)
[09/04 06:23:01   401s] 
[09/04 06:23:01   401s] Macro model: Skew=31[186,217]ps N3 inTran=0/0ps.
[09/04 06:23:01   401s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:01   401s] SubTree No: 12
[09/04 06:23:01   401s] 
[09/04 06:23:01   401s] Input_Pin:  (REF_CLK_M__L2_I1/A)
[09/04 06:23:01   401s] Output_Pin: (REF_CLK_M__L2_I1/Y)
[09/04 06:23:01   401s] Output_Net: (REF_CLK_M__L2_N1)   
[09/04 06:23:01   401s] **** CK_START: Macro Models Generation (mem=1391.4M)
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Macro model: Skew=31[317,348]ps N4 inTran=0/0ps.
[09/04 06:23:01   402s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:01   402s] SubTree No: 13
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Input_Pin:  (REF_CLK_M__L1_I0/A)
[09/04 06:23:01   402s] Output_Pin: (REF_CLK_M__L1_I0/Y)
[09/04 06:23:01   402s] Output_Net: (REF_CLK_M__L1_N0)   
[09/04 06:23:01   402s] **** CK_START: Macro Models Generation (mem=1391.4M)
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Macro model: Skew=97[429,526]ps N8 inTran=0/0ps.
[09/04 06:23:01   402s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:01   402s] SubTree No: 14
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Input_Pin:  (u_REF_CLK_MUX2/U1/A)
[09/04 06:23:01   402s] Output_Pin: (u_REF_CLK_MUX2/U1/Y)
[09/04 06:23:01   402s] Output_Net: (REF_CLK_M)   
[09/04 06:23:01   402s] **** CK_START: Macro Models Generation (mem=1391.4M)
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Macro model: Skew=97[675,772]ps N15 inTran=0/0ps.
[09/04 06:23:01   402s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:01   402s] SubTree No: 15
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Input_Pin:  (REF_CLK__L2_I0/A)
[09/04 06:23:01   402s] Output_Pin: (REF_CLK__L2_I0/Y)
[09/04 06:23:01   402s] Output_Net: (REF_CLK__L2_N0)   
[09/04 06:23:01   402s] **** CK_START: Macro Models Generation (mem=1391.4M)
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Macro model: Skew=97[695,792]ps N16 inTran=0/0ps.
[09/04 06:23:01   402s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:01   402s] SubTree No: 16
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Input_Pin:  (REF_CLK__L1_I0/A)
[09/04 06:23:01   402s] Output_Pin: (REF_CLK__L1_I0/Y)
[09/04 06:23:01   402s] Output_Net: (REF_CLK__L1_N0)   
[09/04 06:23:01   402s] **** CK_START: Macro Models Generation (mem=1391.4M)
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Macro model: Skew=97[736,833]ps N17 inTran=0/0ps.
[09/04 06:23:01   402s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:01   402s] SubTree No: 17
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Input_Pin:  (NULL)
[09/04 06:23:01   402s] Output_Pin: (REF_CLK)
[09/04 06:23:01   402s] Output_Net: (REF_CLK)   
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] **** CK_START: TopDown Tree Construction for REF_CLK (1-leaf) (1 macro model) (mem=1391.4M)
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Total 0 topdown clustering. 
[09/04 06:23:01   402s] Trig. Edge Skew=97[821,918*] N1 B2 G2 A2(2.4) L[3,3] C3/0 score=98807 cpu=0:00:00.0 mem=1391M 
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] **** CK_END: TopDown Tree Construction for REF_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] **** CK_START: Update Database (mem=1391.4M)
[09/04 06:23:01   402s] 2 Clock Buffers/Inverters inserted.
[09/04 06:23:01   402s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:01   402s] CTS automatically propagate clock U0_ClkDiv/o_div_clk
[09/04 06:23:01   402s] CTS automatically propagate clock u_CLK_GATE/GATED_CLK
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] ****** Clock Tree (UART_CLK) Structure
[09/04 06:23:01   402s] Max. Skew           : 200(ps)
[09/04 06:23:01   402s] Max. Sink Transition: 200(ps)
[09/04 06:23:01   402s] Max. Buf Transition : 200(ps)
[09/04 06:23:01   402s] Max. Delay          : 10(ps)
[09/04 06:23:01   402s] Min. Delay          : 0(ps)
[09/04 06:23:01   402s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:23:01   402s] Nr. Subtrees                    : 3
[09/04 06:23:01   402s] Nr. Sinks                       : 2
[09/04 06:23:01   402s] Nr.          Rising  Sync Pins  : 2
[09/04 06:23:01   402s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:23:01   402s] Nr.          Falling Sync Pins  : 0
[09/04 06:23:01   402s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:23:01   402s] Nr. Unsync Pins                 : 0
[09/04 06:23:01   402s] ***********************************************************
[09/04 06:23:01   402s] SubTree No: 0
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Input_Pin:  (UART_CLK__L2_I0/A)
[09/04 06:23:01   402s] Output_Pin: (UART_CLK__L2_I0/Y)
[09/04 06:23:01   402s] Output_Net: (UART_CLK__L2_N0)   
[09/04 06:23:01   402s] **** CK_START: Macro Models Generation (mem=1391.4M)
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Macro model: Skew=0[17,17]ps N1 inTran=0/0ps.
[09/04 06:23:01   402s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:01   402s] SubTree No: 1
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Input_Pin:  (UART_CLK__L1_I0/A)
[09/04 06:23:01   402s] Output_Pin: (UART_CLK__L1_I0/Y)
[09/04 06:23:01   402s] Output_Net: (UART_CLK__L1_N0)   
[09/04 06:23:01   402s] **** CK_START: Macro Models Generation (mem=1391.4M)
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Macro model: Skew=0[55,55]ps N2 inTran=0/0ps.
[09/04 06:23:01   402s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:01   402s] SubTree No: 2
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Input_Pin:  (NULL)
[09/04 06:23:01   402s] Output_Pin: (UART_CLK)
[09/04 06:23:01   402s] Output_Net: (UART_CLK)   
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] **** CK_START: TopDown Tree Construction for UART_CLK (1-leaf) (1 macro model) (mem=1391.4M)
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Total 0 topdown clustering. 
[09/04 06:23:01   402s] Trig. Edge Skew=0[138,138*] N1 B2 G2 A2(2.4) L[3,3] C3/0 score=19350 cpu=0:00:00.0 mem=1391M 
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] **** CK_END: TopDown Tree Construction for UART_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] **** CK_START: Update Database (mem=1391.4M)
[09/04 06:23:01   402s] 2 Clock Buffers/Inverters inserted.
[09/04 06:23:01   402s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4M)
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Refine place movement check
[09/04 06:23:01   402s] ============================================================
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] **INFO: The distance threshold for maximum refine placement move is 6.016750 microns (5% of max driving distance).
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] ***** Start Refine Placement.....
[09/04 06:23:01   402s] *** Starting refinePlace (0:06:41 mem=1391.4M) ***
[09/04 06:23:01   402s] Total net length = 3.769e+04 (1.856e+04 1.913e+04) (ext = 1.467e+03)
[09/04 06:23:01   402s] Starting refinePlace ...
[09/04 06:23:01   402s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:01   402s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:23:01   402s] Density distribution unevenness ratio = 29.108%
[09/04 06:23:01   402s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:23:01   402s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4MB) @(0:06:41 - 0:06:41).
[09/04 06:23:01   402s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:01   402s] wireLenOptFixPriorityInst 276 inst fixed
[09/04 06:23:01   402s] Move report: legalization moves 3 insts, mean move: 2.73 um, max move: 2.87 um
[09/04 06:23:01   402s] 	Max move on inst (UART_CLK__L2_I1): (10.66, 63.14) --> (10.66, 66.01)
[09/04 06:23:01   402s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4MB) @(0:06:41 - 0:06:41).
[09/04 06:23:01   402s] Move report: Detail placement moves 3 insts, mean move: 2.73 um, max move: 2.87 um
[09/04 06:23:01   402s] 	Max move on inst (UART_CLK__L2_I1): (10.66, 63.14) --> (10.66, 66.01)
[09/04 06:23:01   402s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1391.4MB
[09/04 06:23:01   402s] Statistics of distance of Instance movement in refine placement:
[09/04 06:23:01   402s]   maximum (X+Y) =         2.87 um
[09/04 06:23:01   402s]   inst (UART_CLK__L2_I1) with max move: (10.66, 63.14) -> (10.66, 66.01)
[09/04 06:23:01   402s]   mean    (X+Y) =         2.73 um
[09/04 06:23:01   402s] Summary Report:
[09/04 06:23:01   402s] Instances move: 3 (out of 1494 movable)
[09/04 06:23:01   402s] Mean displacement: 2.73 um
[09/04 06:23:01   402s] Max displacement: 2.87 um (Instance: UART_CLK__L2_I1) (10.66, 63.14) -> (10.66, 66.01)
[09/04 06:23:01   402s] 	Length: 17 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: CLKINVX32M
[09/04 06:23:01   402s] Total instances moved : 3
[09/04 06:23:01   402s] Total net length = 3.769e+04 (1.856e+04 1.913e+04) (ext = 1.467e+03)
[09/04 06:23:01   402s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1391.4MB
[09/04 06:23:01   402s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1391.4MB) @(0:06:41 - 0:06:41).
[09/04 06:23:01   402s] *** Finished refinePlace (0:06:41 mem=1391.4M) ***
[09/04 06:23:01   402s] ***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 1391.359M)
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] **INFO: Total instances moved beyond threshold limit during refinePlace are 0...
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] 
[09/04 06:23:01   402s] Refine place movement check finished, CPU=0:00:00.1 
[09/04 06:23:01   402s] ============================================================
[09/04 06:23:01   402s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] # Analysis View: setup_func_analysis_view
[09/04 06:23:06   407s] ********** Clock REF_CLK Pre-Route Timing Analysis **********
[09/04 06:23:06   407s] Nr. of Subtrees                : 5
[09/04 06:23:06   407s] Nr. of Sinks                   : 266
[09/04 06:23:06   407s] Nr. of Buffer                  : 15
[09/04 06:23:06   407s] Nr. of Level (including gates) : 9
[09/04 06:23:06   407s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] No Driving Cell Specified!
[09/04 06:23:06   407s] Max trig. edge delay at sink(R): u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/CK 919.3(ps)
[09/04 06:23:06   407s] Min trig. edge delay at sink(R): u_REG_FILE/Reg_File_reg[10][7]/CK 822.2(ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s]                                  (Actual)               (Required)          
[09/04 06:23:06   407s] Rise Phase Delay               : 822.2~919.3(ps)        0~10(ps)            
[09/04 06:23:06   407s] Fall Phase Delay               : 897~1078(ps)           0~10(ps)            
[09/04 06:23:06   407s] Trig. Edge Skew                : 97.1(ps)               200(ps)             
[09/04 06:23:06   407s] Rise Skew                      : 97.1(ps)               
[09/04 06:23:06   407s] Fall Skew                      : 181(ps)                
[09/04 06:23:06   407s] Max. Rise Buffer Tran.         : 144.7(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Fall Buffer Tran.         : 134.3(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Rise Sink Tran.           : 178.9(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Fall Sink Tran.           : 176.2(ps)              200(ps)             
[09/04 06:23:06   407s] Min. Rise Buffer Tran.         : 19.7(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Buffer Tran.         : 18.9(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Rise Sink Tran.           : 52.4(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Sink Tran.           : 48.5(ps)               0(ps)               
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] view setup_func_analysis_view : skew = 97.1ps (required = 200ps)
[09/04 06:23:06   407s] view hold_func_analysis_view : skew = 45.9ps (required = 200ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:06   407s] Total Clock Level	: 5
[09/04 06:23:06   407s] ***** Top Nodes *****
[09/04 06:23:06   407s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:06   407s] Level 5 (Total=2	Sink=2)
[09/04 06:23:06   407s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:06   407s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:06   407s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:06   407s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:06   407s] Total Sinks		: 2
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] # Analysis View: setup_func_analysis_view
[09/04 06:23:06   407s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:06   407s] Nr. of Subtrees                : 1
[09/04 06:23:06   407s] Nr. of Sinks                   : 2
[09/04 06:23:06   407s] Nr. of Buffer                  : 4
[09/04 06:23:06   407s] Nr. of Level (including gates) : 4
[09/04 06:23:06   407s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] No Driving Cell Specified!
[09/04 06:23:06   407s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:06   407s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s]                                  (Actual)               (Required)          
[09/04 06:23:06   407s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:06   407s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:06   407s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:06   407s] Rise Skew                      : 0(ps)                  
[09/04 06:23:06   407s] Fall Skew                      : 0(ps)                  
[09/04 06:23:06   407s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:06   407s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] view setup_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:06   407s] view hold_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Clock Analysis (CPU Time 0:00:05.3)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:06   407s] Switching to the default view 'setup_func_analysis_view'...
[09/04 06:23:06   407s] *** Look For Reconvergent Clock Component ***
[09/04 06:23:06   407s] The clock tree REF_CLK has no reconvergent cell.
[09/04 06:23:06   407s] *** Look For Reconvergent Clock Component ***
[09/04 06:23:06   407s] The clock tree UART_CLK has no reconvergent cell.
[09/04 06:23:06   407s] Reducing the latency of clock tree 'REF_CLK' in 'setup_func_analysis_view' view ...
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Calculating pre-route downstream delay for clock tree 'REF_CLK'...
[09/04 06:23:06   407s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[09/04 06:23:06   407s] moving 'u_CLK_GATE/U0_TLATNCAX12M' from (159080 218120) to (253380 264040)
[09/04 06:23:06   407s] moving 'u_REF_CLK_MUX2/U1' from (86920 160720) to (116440 200900)
[09/04 06:23:06   407s] MaxTriggerDelay: 894.9 (ps)
[09/04 06:23:06   407s] MinTriggerDelay: 819.3 (ps)
[09/04 06:23:06   407s] Skew: 75.6 (ps)
[09/04 06:23:06   407s] *** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1420.0M) ***
[09/04 06:23:06   407s] Reducing the skew of clock tree 'REF_CLK' in 'setup_func_analysis_view' view ...
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] MaxTriggerDelay: 894.9 (ps)
[09/04 06:23:06   407s] MinTriggerDelay: 819.3 (ps)
[09/04 06:23:06   407s] Skew: 75.6 (ps)
[09/04 06:23:06   407s] *** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1420.0M) ***
[09/04 06:23:06   407s] resized 0 standard cell(s).
[09/04 06:23:06   407s] inserted 0 standard cell(s).
[09/04 06:23:06   407s] deleted 0 standard cell(s).
[09/04 06:23:06   407s] moved 2 standard cell(s).
[09/04 06:23:06   407s] *** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=1420.0M) ***
[09/04 06:23:06   407s] Reducing the latency of clock tree 'UART_CLK' in 'setup_func_analysis_view' view ...
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Calculating pre-route downstream delay for clock tree 'UART_CLK'...
[09/04 06:23:06   407s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[09/04 06:23:06   407s] MaxTriggerDelay: 139.1 (ps)
[09/04 06:23:06   407s] MinTriggerDelay: 139.1 (ps)
[09/04 06:23:06   407s] Skew: 0 (ps)
[09/04 06:23:06   407s] *** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1420.0M) ***
[09/04 06:23:06   407s] Reducing the skew of clock tree 'UART_CLK' in 'setup_func_analysis_view' view ...
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] MaxTriggerDelay: 139.1 (ps)
[09/04 06:23:06   407s] MinTriggerDelay: 139.1 (ps)
[09/04 06:23:06   407s] Skew: 0 (ps)
[09/04 06:23:06   407s] *** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1420.0M) ***
[09/04 06:23:06   407s] resized 0 standard cell(s).
[09/04 06:23:06   407s] inserted 0 standard cell(s).
[09/04 06:23:06   407s] deleted 0 standard cell(s).
[09/04 06:23:06   407s] moved 0 standard cell(s).
[09/04 06:23:06   407s] *** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=1420.0M) ***
[09/04 06:23:06   407s] Doing the final refine placement ...
[09/04 06:23:06   407s] ***** Start Refine Placement.....
[09/04 06:23:06   407s] *** Starting refinePlace (0:06:47 mem=1420.0M) ***
[09/04 06:23:06   407s] Total net length = 3.778e+04 (1.860e+04 1.919e+04) (ext = 1.498e+03)
[09/04 06:23:06   407s] Starting refinePlace ...
[09/04 06:23:06   407s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:06   407s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:23:06   407s] Density distribution unevenness ratio = 29.060%
[09/04 06:23:06   407s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:23:06   407s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1420.0MB) @(0:06:47 - 0:06:47).
[09/04 06:23:06   407s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:06   407s] wireLenOptFixPriorityInst 276 inst fixed
[09/04 06:23:06   407s] Move report: legalization moves 8 insts, mean move: 2.61 um, max move: 5.74 um
[09/04 06:23:06   407s] 	Max move on inst (u_REF_CLK_MUX2/U1): (58.22, 100.45) --> (58.22, 94.71)
[09/04 06:23:06   407s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1420.0MB) @(0:06:47 - 0:06:47).
[09/04 06:23:06   407s] Move report: Detail placement moves 8 insts, mean move: 2.61 um, max move: 5.74 um
[09/04 06:23:06   407s] 	Max move on inst (u_REF_CLK_MUX2/U1): (58.22, 100.45) --> (58.22, 94.71)
[09/04 06:23:06   407s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1420.0MB
[09/04 06:23:06   407s] Statistics of distance of Instance movement in refine placement:
[09/04 06:23:06   407s]   maximum (X+Y) =         5.74 um
[09/04 06:23:06   407s]   inst (u_REF_CLK_MUX2/U1) with max move: (58.22, 100.45) -> (58.22, 94.71)
[09/04 06:23:06   407s]   mean    (X+Y) =         2.61 um
[09/04 06:23:06   407s] Summary Report:
[09/04 06:23:06   407s] Instances move: 8 (out of 1494 movable)
[09/04 06:23:06   407s] Mean displacement: 2.61 um
[09/04 06:23:06   407s] Max displacement: 5.74 um (Instance: u_REF_CLK_MUX2/U1) (58.22, 100.45) -> (58.22, 94.71)
[09/04 06:23:06   407s] 	Length: 14 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: MX2X8M
[09/04 06:23:06   407s] Total instances moved : 8
[09/04 06:23:06   407s] Total net length = 3.778e+04 (1.860e+04 1.919e+04) (ext = 1.498e+03)
[09/04 06:23:06   407s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1420.0MB
[09/04 06:23:06   407s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1420.0MB) @(0:06:47 - 0:06:47).
[09/04 06:23:06   407s] *** Finished refinePlace (0:06:47 mem=1420.0M) ***
[09/04 06:23:06   407s] ***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 1419.977M)
[09/04 06:23:06   407s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] # Analysis View: setup_func_analysis_view
[09/04 06:23:06   407s] ********** Clock REF_CLK Pre-Route Timing Analysis **********
[09/04 06:23:06   407s] Nr. of Subtrees                : 5
[09/04 06:23:06   407s] Nr. of Sinks                   : 266
[09/04 06:23:06   407s] Nr. of Buffer                  : 15
[09/04 06:23:06   407s] Nr. of Level (including gates) : 9
[09/04 06:23:06   407s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] No Driving Cell Specified!
[09/04 06:23:06   407s] Max trig. edge delay at sink(R): u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/CK 894.5(ps)
[09/04 06:23:06   407s] Min trig. edge delay at sink(R): u_REG_FILE/Reg_File_reg[10][7]/CK 818.8(ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s]                                  (Actual)               (Required)          
[09/04 06:23:06   407s] Rise Phase Delay               : 818.8~894.5(ps)        0~10(ps)            
[09/04 06:23:06   407s] Fall Phase Delay               : 894.6~1076(ps)         0~10(ps)            
[09/04 06:23:06   407s] Trig. Edge Skew                : 75.7(ps)               200(ps)             
[09/04 06:23:06   407s] Rise Skew                      : 75.7(ps)               
[09/04 06:23:06   407s] Fall Skew                      : 181.4(ps)              
[09/04 06:23:06   407s] Max. Rise Buffer Tran.         : 132.6(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Fall Buffer Tran.         : 131.3(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Rise Sink Tran.           : 178.9(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Fall Sink Tran.           : 176.2(ps)              200(ps)             
[09/04 06:23:06   407s] Min. Rise Buffer Tran.         : 22.2(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Buffer Tran.         : 21.4(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Rise Sink Tran.           : 52.4(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Sink Tran.           : 48.5(ps)               0(ps)               
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] view setup_func_analysis_view : skew = 75.7ps (required = 200ps)
[09/04 06:23:06   407s] view hold_func_analysis_view : skew = 39ps (required = 200ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:06   407s] Total Clock Level	: 5
[09/04 06:23:06   407s] ***** Top Nodes *****
[09/04 06:23:06   407s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:06   407s] Level 5 (Total=2	Sink=2)
[09/04 06:23:06   407s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:06   407s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:06   407s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:06   407s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:06   407s] Total Sinks		: 2
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] # Analysis View: setup_func_analysis_view
[09/04 06:23:06   407s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:06   407s] Nr. of Subtrees                : 1
[09/04 06:23:06   407s] Nr. of Sinks                   : 2
[09/04 06:23:06   407s] Nr. of Buffer                  : 4
[09/04 06:23:06   407s] Nr. of Level (including gates) : 4
[09/04 06:23:06   407s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] No Driving Cell Specified!
[09/04 06:23:06   407s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:06   407s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s]                                  (Actual)               (Required)          
[09/04 06:23:06   407s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:06   407s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:06   407s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:06   407s] Rise Skew                      : 0(ps)                  
[09/04 06:23:06   407s] Fall Skew                      : 0(ps)                  
[09/04 06:23:06   407s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:06   407s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] view setup_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:06   407s] view hold_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Generating Clock Analysis Report clock_report/System_top.clock.report.func_mode ....
[09/04 06:23:06   407s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:06   407s] *** ckSynthesis Opt Latency (cpu=0:00:05.4 real=0:00:05.0 mem=1420.0M) ***
[09/04 06:23:06   407s] ***** Start Refine Placement.....
[09/04 06:23:06   407s] *** Starting refinePlace (0:06:47 mem=1420.0M) ***
[09/04 06:23:06   407s] Total net length = 3.776e+04 (1.860e+04 1.916e+04) (ext = 1.486e+03)
[09/04 06:23:06   407s] Starting refinePlace ...
[09/04 06:23:06   407s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:06   407s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:23:06   407s] Density distribution unevenness ratio = 29.090%
[09/04 06:23:06   407s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:23:06   407s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1420.0MB) @(0:06:47 - 0:06:47).
[09/04 06:23:06   407s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:06   407s] wireLenOptFixPriorityInst 276 inst fixed
[09/04 06:23:06   407s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:06   407s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1420.0MB) @(0:06:47 - 0:06:47).
[09/04 06:23:06   407s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:06   407s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1420.0MB
[09/04 06:23:06   407s] Statistics of distance of Instance movement in refine placement:
[09/04 06:23:06   407s]   maximum (X+Y) =         0.00 um
[09/04 06:23:06   407s]   mean    (X+Y) =         0.00 um
[09/04 06:23:06   407s] Summary Report:
[09/04 06:23:06   407s] Instances move: 0 (out of 1494 movable)
[09/04 06:23:06   407s] Mean displacement: 0.00 um
[09/04 06:23:06   407s] Max displacement: 0.00 um 
[09/04 06:23:06   407s] Total instances moved : 0
[09/04 06:23:06   407s] Total net length = 3.776e+04 (1.860e+04 1.916e+04) (ext = 1.486e+03)
[09/04 06:23:06   407s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1420.0MB
[09/04 06:23:06   407s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1420.0MB) @(0:06:47 - 0:06:47).
[09/04 06:23:06   407s] *** Finished refinePlace (0:06:47 mem=1420.0M) ***
[09/04 06:23:06   407s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1419.977M)
[09/04 06:23:06   407s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] # Analysis View: setup_func_analysis_view
[09/04 06:23:06   407s] ********** Clock REF_CLK Pre-Route Timing Analysis **********
[09/04 06:23:06   407s] Nr. of Subtrees                : 5
[09/04 06:23:06   407s] Nr. of Sinks                   : 266
[09/04 06:23:06   407s] Nr. of Buffer                  : 15
[09/04 06:23:06   407s] Nr. of Level (including gates) : 9
[09/04 06:23:06   407s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] No Driving Cell Specified!
[09/04 06:23:06   407s] Max trig. edge delay at sink(R): u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/CK 894.5(ps)
[09/04 06:23:06   407s] Min trig. edge delay at sink(R): u_REG_FILE/Reg_File_reg[10][7]/CK 818.8(ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s]                                  (Actual)               (Required)          
[09/04 06:23:06   407s] Rise Phase Delay               : 818.8~894.5(ps)        0~10(ps)            
[09/04 06:23:06   407s] Fall Phase Delay               : 894.6~1076(ps)         0~10(ps)            
[09/04 06:23:06   407s] Trig. Edge Skew                : 75.7(ps)               200(ps)             
[09/04 06:23:06   407s] Rise Skew                      : 75.7(ps)               
[09/04 06:23:06   407s] Fall Skew                      : 181.4(ps)              
[09/04 06:23:06   407s] Max. Rise Buffer Tran.         : 132.6(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Fall Buffer Tran.         : 131.3(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Rise Sink Tran.           : 178.9(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Fall Sink Tran.           : 176.2(ps)              200(ps)             
[09/04 06:23:06   407s] Min. Rise Buffer Tran.         : 22.2(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Buffer Tran.         : 21.4(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Rise Sink Tran.           : 52.4(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Sink Tran.           : 48.5(ps)               0(ps)               
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] view setup_func_analysis_view : skew = 75.7ps (required = 200ps)
[09/04 06:23:06   407s] view hold_func_analysis_view : skew = 39ps (required = 200ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:06   407s] Total Clock Level	: 5
[09/04 06:23:06   407s] ***** Top Nodes *****
[09/04 06:23:06   407s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:06   407s] Level 5 (Total=2	Sink=2)
[09/04 06:23:06   407s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:06   407s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:06   407s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:06   407s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:06   407s] Total Sinks		: 2
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] # Analysis View: setup_func_analysis_view
[09/04 06:23:06   407s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:06   407s] Nr. of Subtrees                : 1
[09/04 06:23:06   407s] Nr. of Sinks                   : 2
[09/04 06:23:06   407s] Nr. of Buffer                  : 4
[09/04 06:23:06   407s] Nr. of Level (including gates) : 4
[09/04 06:23:06   407s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] No Driving Cell Specified!
[09/04 06:23:06   407s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:06   407s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s]                                  (Actual)               (Required)          
[09/04 06:23:06   407s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:06   407s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:06   407s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:06   407s] Rise Skew                      : 0(ps)                  
[09/04 06:23:06   407s] Fall Skew                      : 0(ps)                  
[09/04 06:23:06   407s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:06   407s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] view setup_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:06   407s] view hold_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:06   407s] **ERROR: (IMPLIC-90):	This command "clockDesign -specFile Clock.ctstch -outDir clock_report ..." does not have the necessary license to run and there are no optional licenses installed that can enable this command using the current base-license of 'fexl'.
[09/04 06:23:06   407s] Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
[09/04 06:23:06   407s] **WARN: (IMPCK-813):	Cannot find NanoRoute license. Give up routing clock nets!
[09/04 06:23:06   407s] *** Look For Un-Routed Clock Tree Net ***
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Routing correlation check
[09/04 06:23:06   407s] ============================================================
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Min length threshold value is :: 82 microns
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Allowed deviation from route guide is 50%
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Routing correlation check finished, CPU=0:00:00.0 
[09/04 06:23:06   407s] ============================================================
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Wire resistance checks
[09/04 06:23:06   407s] ============================================================
[09/04 06:23:06   407s] **WARN: (IMPCK-6351):	Clock REF_CLK has not been routed yet. Wire resistance checks do not work without clock routing.
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Wire resistance checks Finished, CPU=0:00:00.0 
[09/04 06:23:06   407s] ============================================================
[09/04 06:23:06   407s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] # Analysis View: setup_func_analysis_view
[09/04 06:23:06   407s] ********** Clock REF_CLK Pre-Route Timing Analysis **********
[09/04 06:23:06   407s] Nr. of Subtrees                : 5
[09/04 06:23:06   407s] Nr. of Sinks                   : 266
[09/04 06:23:06   407s] Nr. of Buffer                  : 15
[09/04 06:23:06   407s] Nr. of Level (including gates) : 9
[09/04 06:23:06   407s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] No Driving Cell Specified!
[09/04 06:23:06   407s] Max trig. edge delay at sink(R): u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/CK 894.5(ps)
[09/04 06:23:06   407s] Min trig. edge delay at sink(R): u_REG_FILE/Reg_File_reg[10][7]/CK 818.8(ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s]                                  (Actual)               (Required)          
[09/04 06:23:06   407s] Rise Phase Delay               : 818.8~894.5(ps)        0~10(ps)            
[09/04 06:23:06   407s] Fall Phase Delay               : 894.6~1076(ps)         0~10(ps)            
[09/04 06:23:06   407s] Trig. Edge Skew                : 75.7(ps)               200(ps)             
[09/04 06:23:06   407s] Rise Skew                      : 75.7(ps)               
[09/04 06:23:06   407s] Fall Skew                      : 181.4(ps)              
[09/04 06:23:06   407s] Max. Rise Buffer Tran.         : 132.6(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Fall Buffer Tran.         : 131.3(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Rise Sink Tran.           : 178.9(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Fall Sink Tran.           : 176.2(ps)              200(ps)             
[09/04 06:23:06   407s] Min. Rise Buffer Tran.         : 22.2(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Buffer Tran.         : 21.4(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Rise Sink Tran.           : 52.4(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Sink Tran.           : 48.5(ps)               0(ps)               
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] view setup_func_analysis_view : skew = 75.7ps (required = 200ps)
[09/04 06:23:06   407s] view hold_func_analysis_view : skew = 39ps (required = 200ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:06   407s] Total Clock Level	: 5
[09/04 06:23:06   407s] ***** Top Nodes *****
[09/04 06:23:06   407s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:06   407s] Level 5 (Total=2	Sink=2)
[09/04 06:23:06   407s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:06   407s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:06   407s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:06   407s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:06   407s] Total Sinks		: 2
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] # Analysis View: setup_func_analysis_view
[09/04 06:23:06   407s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:06   407s] Nr. of Subtrees                : 1
[09/04 06:23:06   407s] Nr. of Sinks                   : 2
[09/04 06:23:06   407s] Nr. of Buffer                  : 4
[09/04 06:23:06   407s] Nr. of Level (including gates) : 4
[09/04 06:23:06   407s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] No Driving Cell Specified!
[09/04 06:23:06   407s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:06   407s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s]                                  (Actual)               (Required)          
[09/04 06:23:06   407s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:06   407s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:06   407s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:06   407s] Rise Skew                      : 0(ps)                  
[09/04 06:23:06   407s] Fall Skew                      : 0(ps)                  
[09/04 06:23:06   407s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:06   407s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] view setup_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:06   407s] view hold_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:06   407s] setting up for view 'setup_func_analysis_view'...
[09/04 06:23:06   407s] setting up for view 'hold_func_analysis_view'...
[09/04 06:23:06   407s] setting up for view 'setup_func_analysis_view'...
[09/04 06:23:06   407s] setting up for view 'hold_func_analysis_view'...
[09/04 06:23:06   407s] Selecting the worst MMMC view of clock tree 'REF_CLK' ...
[09/04 06:23:06   407s] resized 0 standard cell(s).
[09/04 06:23:06   407s] inserted 0 standard cell(s).
[09/04 06:23:06   407s] *** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1420.0M) ***
[09/04 06:23:06   407s] Selecting the worst MMMC view of clock tree 'UART_CLK' ...
[09/04 06:23:06   407s] resized 0 standard cell(s).
[09/04 06:23:06   407s] inserted 0 standard cell(s).
[09/04 06:23:06   407s] *** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1420.0M) ***
[09/04 06:23:06   407s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1420.0M) ***
[09/04 06:23:06   407s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:06   407s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:06   407s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] None of the clock tree buffers/gates are modified by the skew optimization.
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Switching to the default view 'setup_func_analysis_view' ...
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] *** None of the buffer chains at roots are modified by the fine-tune process.
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:06   407s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:06   407s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:06   407s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:06   407s] *** Look For Reconvergent Clock Component ***
[09/04 06:23:06   407s] The clock tree REF_CLK has no reconvergent cell.
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] # Analysis View: setup_func_analysis_view
[09/04 06:23:06   407s] ********** Clock REF_CLK Pre-Route Timing Analysis **********
[09/04 06:23:06   407s] Nr. of Subtrees                : 5
[09/04 06:23:06   407s] Nr. of Sinks                   : 266
[09/04 06:23:06   407s] Nr. of Buffer                  : 15
[09/04 06:23:06   407s] Nr. of Level (including gates) : 9
[09/04 06:23:06   407s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] No Driving Cell Specified!
[09/04 06:23:06   407s] Max trig. edge delay at sink(R): u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/CK 894.5(ps)
[09/04 06:23:06   407s] Min trig. edge delay at sink(R): u_REG_FILE/Reg_File_reg[10][7]/CK 818.8(ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s]                                  (Actual)               (Required)          
[09/04 06:23:06   407s] Rise Phase Delay               : 818.8~894.5(ps)        0~10(ps)            
[09/04 06:23:06   407s] Fall Phase Delay               : 894.6~1076(ps)         0~10(ps)            
[09/04 06:23:06   407s] Trig. Edge Skew                : 75.7(ps)               200(ps)             
[09/04 06:23:06   407s] Rise Skew                      : 75.7(ps)               
[09/04 06:23:06   407s] Fall Skew                      : 181.4(ps)              
[09/04 06:23:06   407s] Max. Rise Buffer Tran.         : 132.6(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Fall Buffer Tran.         : 131.3(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Rise Sink Tran.           : 178.9(ps)              200(ps)             
[09/04 06:23:06   407s] Max. Fall Sink Tran.           : 176.2(ps)              200(ps)             
[09/04 06:23:06   407s] Min. Rise Buffer Tran.         : 22.2(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Buffer Tran.         : 21.4(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Rise Sink Tran.           : 52.4(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Sink Tran.           : 48.5(ps)               0(ps)               
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] view setup_func_analysis_view : skew = 75.7ps (required = 200ps)
[09/04 06:23:06   407s] view hold_func_analysis_view : skew = 39ps (required = 200ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] *** Look For Reconvergent Clock Component ***
[09/04 06:23:06   407s] The clock tree UART_CLK has no reconvergent cell.
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:06   407s] Total Clock Level	: 5
[09/04 06:23:06   407s] ***** Top Nodes *****
[09/04 06:23:06   407s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:06   407s] Level 5 (Total=2	Sink=2)
[09/04 06:23:06   407s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:06   407s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:06   407s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:06   407s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:06   407s] Total Sinks		: 2
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] # Analysis View: setup_func_analysis_view
[09/04 06:23:06   407s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:06   407s] Nr. of Subtrees                : 1
[09/04 06:23:06   407s] Nr. of Sinks                   : 2
[09/04 06:23:06   407s] Nr. of Buffer                  : 4
[09/04 06:23:06   407s] Nr. of Level (including gates) : 4
[09/04 06:23:06   407s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:06   407s] No Driving Cell Specified!
[09/04 06:23:06   407s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:06   407s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s]                                  (Actual)               (Required)          
[09/04 06:23:06   407s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:06   407s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:06   407s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:06   407s] Rise Skew                      : 0(ps)                  
[09/04 06:23:06   407s] Fall Skew                      : 0(ps)                  
[09/04 06:23:06   407s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:06   407s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:06   407s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:06   407s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] view setup_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:06   407s] view hold_func_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Generating Clock Analysis Report clock_report/System_top.clock.report.func_mode ....
[09/04 06:23:06   407s] Generating Clock Routing Guide System_top.rguide ....
[09/04 06:23:06   407s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Clock gating checks
[09/04 06:23:06   407s] ============================================================
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Clock gating Checks Finished, CPU=0:00:00.0 
[09/04 06:23:06   407s] ============================================================
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] #############################################################################
[09/04 06:23:06   407s] #
[09/04 06:23:06   407s] # Summary of During-Synthesis Checks
[09/04 06:23:06   407s] #
[09/04 06:23:06   407s] #############################################################################
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Types of Check                                    :          Number of warnings
[09/04 06:23:06   407s] ----------------------------------------------------------------------------
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] Check RefinePlacement move distance               :          0
[09/04 06:23:06   407s] Check route layer follows preference              :          0
[09/04 06:23:06   407s] Check route follows guide                         :          0
[09/04 06:23:06   407s] clock gating checks                               :          0
[09/04 06:23:06   407s] Wire resistance checks                            :          0
[09/04 06:23:06   407s] 
[09/04 06:23:06   407s] *** End ckSynthesis (cpu=0:00:07.4, real=0:00:07.0, mem=1431.5M) ***
[09/04 06:23:06   407s] <clockDesign CMD> saveClockNets -asDontTouch -output clock_report/System_top.dontTouch.func_mode
[09/04 06:23:06   407s] Redoing specifyClockTree ...
[09/04 06:23:06   407s] Checking spec file integrity...
[09/04 06:23:06   407s] <clockDesign CMD> cleanupSpecifyClockTree
[09/04 06:23:06   407s] <clockDesign INFO> start CTS under mode: cap_mode
[09/04 06:23:06   407s] <clockDesign INFO> set CTS analysis views: setup_cap_analysis_view hold_cap_analysis_view
[09/04 06:23:06   407s] <clockDesign CMD> set_analysis_view -setup {setup_cap_analysis_view hold_cap_analysis_view} -hold {setup_cap_analysis_view hold_cap_analysis_view}
[09/04 06:23:07   408s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:23:07   408s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:23:07   408s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:23:07   408s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:07   408s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:07   408s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:07   408s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:07   408s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:07   408s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:07   408s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:07   408s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:07   408s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:07   408s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:07   408s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:07   408s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:07   408s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:07   408s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:07   408s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:07   408s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:07   408s] Summary of Active RC-Corners : 
[09/04 06:23:07   408s]  
[09/04 06:23:07   408s]  Analysis View: setup_cap_analysis_view
[09/04 06:23:07   408s]     RC-Corner Name        : RCcorner
[09/04 06:23:07   408s]     RC-Corner Index       : 0
[09/04 06:23:07   408s]     RC-Corner Temperature : 25 Celsius
[09/04 06:23:07   408s]     RC-Corner Cap Table   : ''
[09/04 06:23:07   408s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:23:07   408s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:23:07   408s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:23:07   408s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:23:07   408s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:23:07   408s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:23:07   408s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:23:07   408s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:23:07   408s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:23:07   408s]  
[09/04 06:23:07   408s]  Analysis View: hold_cap_analysis_view
[09/04 06:23:07   408s]     RC-Corner Name        : RCcorner
[09/04 06:23:07   408s]     RC-Corner Index       : 0
[09/04 06:23:07   408s]     RC-Corner Temperature : 25 Celsius
[09/04 06:23:07   408s]     RC-Corner Cap Table   : ''
[09/04 06:23:07   408s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:23:07   408s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:23:07   408s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:23:07   408s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:23:07   408s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:23:07   408s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:23:07   408s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:23:07   408s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:23:07   408s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:23:07   408s] *Info: initialize multi-corner CTS.
[09/04 06:23:07   408s] Current (total cpu=0:06:47, real=0:25:20, peak res=809.0M, current mem=1368.4M)
[09/04 06:23:07   408s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:23:07   408s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:23:07   408s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:23:07   408s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:23:07   408s] Number of path exceptions in the constraint file = 2
[09/04 06:23:07   408s] Number of paths exceptions after getting compressed = 2
[09/04 06:23:07   408s] INFO (CTE): Constraints read successfully.
[09/04 06:23:07   408s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=748.2M, current mem=1381.1M)
[09/04 06:23:07   408s] Current (total cpu=0:06:47, real=0:25:20, peak res=809.0M, current mem=1381.1M)
[09/04 06:23:07   408s] Summary for sequential cells idenfication: 
[09/04 06:23:07   408s] Identified SBFF number: 146
[09/04 06:23:07   408s] Identified MBFF number: 0
[09/04 06:23:07   408s] Not identified SBFF number: 0
[09/04 06:23:07   408s] Not identified MBFF number: 0
[09/04 06:23:07   408s] Number of sequential cells which are not FFs: 28
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Total number of combinational cells: 433
[09/04 06:23:07   408s] Total number of sequential cells: 174
[09/04 06:23:07   408s] Total number of tristate cells: 10
[09/04 06:23:07   408s] Total number of level shifter cells: 0
[09/04 06:23:07   408s] Total number of power gating cells: 0
[09/04 06:23:07   408s] Total number of isolation cells: 0
[09/04 06:23:07   408s] Total number of power switch cells: 0
[09/04 06:23:07   408s] Total number of pulse generator cells: 0
[09/04 06:23:07   408s] Total number of always on buffers: 0
[09/04 06:23:07   408s] Total number of retention cells: 0
[09/04 06:23:07   408s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:23:07   408s] Total number of usable buffers: 26
[09/04 06:23:07   408s] List of unusable buffers:
[09/04 06:23:07   408s] Total number of unusable buffers: 0
[09/04 06:23:07   408s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:23:07   408s] Total number of usable inverters: 28
[09/04 06:23:07   408s] List of unusable inverters:
[09/04 06:23:07   408s] Total number of unusable inverters: 0
[09/04 06:23:07   408s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:23:07   408s] Total number of identified usable delay cells: 8
[09/04 06:23:07   408s] List of identified unusable delay cells:
[09/04 06:23:07   408s] Total number of identified unusable delay cells: 0
[09/04 06:23:07   408s] <clockDesign CMD> specifyClockTree -file clock_report/System_top.dontTouch.func_mode
[09/04 06:23:07   408s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:23:07   408s] Checking spec file integrity...
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Reading clock tree spec file 'clock_report/System_top.dontTouch.func_mode' ...
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:23:07   408s] Active Analysis Views for CTS are,
[09/04 06:23:07   408s] #1 setup_cap_analysis_view
[09/04 06:23:07   408s] #2 hold_cap_analysis_view
[09/04 06:23:07   408s] Default Analysis Views is setup_cap_analysis_view
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] ***** !! NOTE !! *****
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[09/04 06:23:07   408s] If you want to change the behavior, you need to use the SetDPinAsSync
[09/04 06:23:07   408s] or SetIoPinAsSync statement in the clock tree specification file,
[09/04 06:23:07   408s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[09/04 06:23:07   408s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[09/04 06:23:07   408s] before specifyClockTree command.
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1397.1M) ***
[09/04 06:23:07   408s] <clockDesign CMD> specifyClockTree -file Clock.ctstch.cap_mode
[09/04 06:23:07   408s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:23:07   408s] Redoing specifyClockTree ...
[09/04 06:23:07   408s] Checking spec file integrity...
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Reading clock tree spec file 'Clock.ctstch.cap_mode' ...
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] RouteType               : FE_CTS_DEFAULT
[09/04 06:23:07   408s] PreferredExtraSpace     : 1
[09/04 06:23:07   408s] Shield                  : NONE
[09/04 06:23:07   408s] PreferLayer             : M3 M4 
[09/04 06:23:07   408s] RC Information for View setup_cap_analysis_view :
[09/04 06:23:07   408s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:23:07   408s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:23:07   408s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:23:07   408s] Est. Via Cap            : 0.164437(ff)
[09/04 06:23:07   408s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:23:07   408s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:23:07   408s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:07   408s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:07   408s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:07   408s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] RC Information for View hold_cap_analysis_view :
[09/04 06:23:07   408s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:23:07   408s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:23:07   408s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:23:07   408s] Est. Via Cap            : 0.164437(ff)
[09/04 06:23:07   408s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:23:07   408s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:23:07   408s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:07   408s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:07   408s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:07   408s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] RouteType               : FE_CTS_DEFAULT_LEAF
[09/04 06:23:07   408s] PreferredExtraSpace     : 1
[09/04 06:23:07   408s] Shield                  : NONE
[09/04 06:23:07   408s] PreferLayer             : M3 M4 
[09/04 06:23:07   408s] RC Information for View setup_cap_analysis_view :
[09/04 06:23:07   408s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:23:07   408s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:23:07   408s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:23:07   408s] Est. Via Cap            : 0.164437(ff)
[09/04 06:23:07   408s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:23:07   408s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:23:07   408s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:07   408s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:07   408s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:07   408s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] RC Information for View hold_cap_analysis_view :
[09/04 06:23:07   408s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:23:07   408s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:23:07   408s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:23:07   408s] Est. Via Cap            : 0.164437(ff)
[09/04 06:23:07   408s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:23:07   408s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:23:07   408s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:07   408s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:07   408s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:07   408s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:23:07   408s] Active Analysis Views for CTS are,
[09/04 06:23:07   408s] #1 setup_cap_analysis_view
[09/04 06:23:07   408s] #2 hold_cap_analysis_view
[09/04 06:23:07   408s] Default Analysis Views is setup_cap_analysis_view
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] ****** AutoClockRootPin ******
[09/04 06:23:07   408s] AutoClockRootPin 1: UART_CLK
[09/04 06:23:07   408s] # NoGating         NO
[09/04 06:23:07   408s] # SetDPinAsSync    NO
[09/04 06:23:07   408s] # SetIoPinAsSync   NO
[09/04 06:23:07   408s] # SetAsyncSRPinAsSync   NO
[09/04 06:23:07   408s] # SetTriStEnPinAsSync   NO
[09/04 06:23:07   408s] # SetBBoxPinAsSync   NO
[09/04 06:23:07   408s] # RouteClkNet      YES
[09/04 06:23:07   408s] # PostOpt          YES
[09/04 06:23:07   408s] # RouteType        FE_CTS_DEFAULT
[09/04 06:23:07   408s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] ***** !! NOTE !! *****
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[09/04 06:23:07   408s] If you want to change the behavior, you need to use the SetDPinAsSync
[09/04 06:23:07   408s] or SetIoPinAsSync statement in the clock tree specification file,
[09/04 06:23:07   408s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[09/04 06:23:07   408s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[09/04 06:23:07   408s] before specifyClockTree command.
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1397.1M) ***
[09/04 06:23:07   408s] <clockDesign CMD> deleteClockTree -all
[09/04 06:23:07   408s] Redoing specifyClockTree ...
[09/04 06:23:07   408s] Checking spec file integrity...
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] deleteClockTree Option :  -all 
[09/04 06:23:07   408s] List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:23:07   408s] List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:23:07   408s] List of valid cells: CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M CLKINVX32M CLKINVX40M 
[09/04 06:23:07   408s] *** 4 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
[09/04 06:23:07   408s] *** Use changeClockStatus to change the FIXED status. ***
[09/04 06:23:07   408s] *** Removed (0) buffers and (0) inverters in Clock UART_CLK.
[09/04 06:23:07   408s] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1397.117M)
[09/04 06:23:07   408s] *** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1397.1M) ***
[09/04 06:23:07   408s] <clockDesign CMD> ckSynthesis -forceReconvergent -report clock_report/System_top.clock.report.cap_mode -trace clock_report/System_top.clock.trace.cap_mode
[09/04 06:23:07   408s] Redoing specifyClockTree ...
[09/04 06:23:07   408s] Checking spec file integrity...
[09/04 06:23:07   408s] **WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:23:07   408s] List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:23:07   408s] List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:23:07   408s] List of valid cells: CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M CLKINVX32M CLKINVX40M 
[09/04 06:23:07   408s] CTS automatically preserve module port U0_ClkDiv/o_div_clk on ClkDiv_00000004_test_1
[09/04 06:23:07   408s] CTS automatically preserve module port u_CLK_GATE/GATED_CLK on CLK_GATE
[09/04 06:23:07   408s] CTS automatically preserve module port U0_ClkDiv/o_div_clk on ClkDiv_00000004_test_1
[09/04 06:23:07   408s] CTS automatically preserve module port u_CLK_GATE/GATED_CLK on CLK_GATE
[09/04 06:23:07   408s] ***** Allocate Placement Memory Finished (MEM: 1397.117M)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Start to trace clock trees ...
[09/04 06:23:07   408s] *** Begin Tracer (mem=1397.1M) ***
[09/04 06:23:07   408s] Tracing Clock UART_CLK ...
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Reconvergent mux Check for spec:UART_CLK 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] *** End Tracer (mem=1397.1M) ***
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] #############################################################################
[09/04 06:23:07   408s] #
[09/04 06:23:07   408s] # During-Synthesis Checks and Parameters
[09/04 06:23:07   408s] #
[09/04 06:23:07   408s] #############################################################################
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Types of Check                                    :          Enabled|Disabled
[09/04 06:23:07   408s] ----------------------------------------------------------------------------
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Check RefinePlacement move distance               :          enabled
[09/04 06:23:07   408s] Check route layer follows preference              :          enabled
[09/04 06:23:07   408s] Check route follows guide                         :          enabled
[09/04 06:23:07   408s] clock gating checks                               :          enabled
[09/04 06:23:07   408s] Wire resistance check                             :          enabled
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Parameters of checking :
[09/04 06:23:07   408s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:23:07   408s] Use setCTSMode to change default values.
[09/04 06:23:07   408s] ----------------------------------------------------------------------------
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 1) Route layer follows preference check
[09/04 06:23:07   408s]    Minimum preferred layer utilization            :          80% (default)
[09/04 06:23:07   408s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:23:07   408s] 2) Route follows guide check
[09/04 06:23:07   408s]    Deviation in length from route guide           :          50% (user set)
[09/04 06:23:07   408s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:23:07   408s]    Delay threshold                                :          10(ps) (default)
[09/04 06:23:07   408s] 3) Saving intermediate database
[09/04 06:23:07   408s]    Save long-running subtrees time                :          0(min) (default)
[09/04 06:23:07   408s]    Maximum number of saved databases              :          1 (default)
[09/04 06:23:07   408s] 4) Clock gating location check
[09/04 06:23:07   408s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:23:07   408s] 5) Wire resistance check
[09/04 06:23:07   408s]    Allowed resistance deviation                   :          0.2 (default)
[09/04 06:23:07   408s]    Resistance threshold                           :          16.32 Ohm (user set)
[09/04 06:23:07   408s]    Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:23:07   408s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:23:07   408s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:23:07   408s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:23:07   408s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:23:07   408s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] ****** Clock Tree (UART_CLK) Structure
[09/04 06:23:07   408s] Max. Skew           : 200(ps)
[09/04 06:23:07   408s] Max. Sink Transition: 200(ps)
[09/04 06:23:07   408s] Max. Buf Transition : 200(ps)
[09/04 06:23:07   408s] Max. Delay          : 10(ps)
[09/04 06:23:07   408s] Min. Delay          : 0(ps)
[09/04 06:23:07   408s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:23:07   408s] Nr. Subtrees                    : 5
[09/04 06:23:07   408s] Nr. Sinks                       : 2
[09/04 06:23:07   408s] Nr.          Rising  Sync Pins  : 2
[09/04 06:23:07   408s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:23:07   408s] Nr.          Falling Sync Pins  : 0
[09/04 06:23:07   408s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:23:07   408s] Nr. Unsync Pins                 : 0
[09/04 06:23:07   408s] ***********************************************************
[09/04 06:23:07   408s] SubTree No: 0
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Input_Pin:  (UART_CLK__L2_I0/A)
[09/04 06:23:07   408s] Output_Pin: (UART_CLK__L2_I0/Y)
[09/04 06:23:07   408s] Output_Net: (UART_CLK__L2_N0) DontTouch  
[09/04 06:23:07   408s] SubTree No: 1
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Input_Pin:  (UART_CLK__L1_I0/A)
[09/04 06:23:07   408s] Output_Pin: (UART_CLK__L1_I0/Y)
[09/04 06:23:07   408s] Output_Net: (UART_CLK__L1_N0) DontTouch  
[09/04 06:23:07   408s] SubTree No: 2
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Input_Pin:  (UART_CLK__L2_I1/A)
[09/04 06:23:07   408s] Output_Pin: (UART_CLK__L2_I1/Y)
[09/04 06:23:07   408s] Output_Net: (UART_CLK__L2_N1) DontTouch  
[09/04 06:23:07   408s] SubTree No: 3
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Input_Pin:  (UART_CLK__L1_I1/A)
[09/04 06:23:07   408s] Output_Pin: (UART_CLK__L1_I1/Y)
[09/04 06:23:07   408s] Output_Net: (UART_CLK__L1_N1) DontTouch  
[09/04 06:23:07   408s] SubTree No: 4
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Input_Pin:  (NULL)
[09/04 06:23:07   408s] Output_Pin: (UART_CLK)
[09/04 06:23:07   408s] Output_Net: (UART_CLK) DontTouch  
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] #############################################################################
[09/04 06:23:07   408s] #
[09/04 06:23:07   408s] # Summary of During-Synthesis Checks
[09/04 06:23:07   408s] #
[09/04 06:23:07   408s] #############################################################################
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Types of Check                                    :          Number of warnings
[09/04 06:23:07   408s] ----------------------------------------------------------------------------
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Check RefinePlacement move distance               :          0
[09/04 06:23:07   408s] Check route layer follows preference              :          0
[09/04 06:23:07   408s] Check route follows guide                         :          0
[09/04 06:23:07   408s] clock gating checks                               :          0
[09/04 06:23:07   408s] Wire resistance checks                            :          0
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] ***** Allocate Placement Memory Finished (MEM: 1397.117M)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Start to trace clock trees ...
[09/04 06:23:07   408s] *** Begin Tracer (mem=1397.1M) ***
[09/04 06:23:07   408s] Tracing Clock UART_CLK ...
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Reconvergent mux Check for spec:UART_CLK 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] *** End Tracer (mem=1397.1M) ***
[09/04 06:23:07   408s] ***** Allocate Obstruction Memory  Finished (MEM: 1397.117M)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] #############################################################################
[09/04 06:23:07   408s] #
[09/04 06:23:07   408s] # Pre-Synthesis Checks and Parameters
[09/04 06:23:07   408s] #
[09/04 06:23:07   408s] #############################################################################
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Types of Check                                    :          Enabled|Disabled
[09/04 06:23:07   408s] ----------------------------------------------------------------------------
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Check cell drive strength                         :          enabled
[09/04 06:23:07   408s] Check root input transition                       :          enabled
[09/04 06:23:07   408s] Check pin capacitance                             :          enabled
[09/04 06:23:07   408s] Check multiple path through MUX                   :          enabled
[09/04 06:23:07   408s] Check gating depth                                :          enabled
[09/04 06:23:07   408s] Check placement near clock pins                   :          enabled
[09/04 06:23:07   408s] Check route blockages over clock pins             :          enabled
[09/04 06:23:07   408s] Report FIXED, DontUse and DontTouch               :          enabled
[09/04 06:23:07   408s] clock gating checks                               :          enabled
[09/04 06:23:07   408s] MacroModel checks                                 :          enabled
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Parameters of checking :
[09/04 06:23:07   408s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:23:07   408s] Use setCTSMode to change default values.
[09/04 06:23:07   408s] ----------------------------------------------------------------------------
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 1) Pin capacitance check
[09/04 06:23:07   408s]    Threshold for MaxCap check                     :          90% of constraint (default)
[09/04 06:23:07   408s] 2) Gating depth check
[09/04 06:23:07   408s]    Maximum gating depth                           :          10 levels (default)
[09/04 06:23:07   408s] 3) Placement near clock pin check
[09/04 06:23:07   408s]    Threshold distance for placeable location      :          8.61(um) (default)
[09/04 06:23:07   408s] 4) Clock gating location check
[09/04 06:23:07   408s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:23:07   408s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[09/04 06:23:07   408s] 5) Macromodel check
[09/04 06:23:07   408s]    MacroModel max delay threshold                 :          0.9 (default)
[09/04 06:23:07   408s]    MacroModel max skew threshold                  :          0.9 (default)
[09/04 06:23:07   408s]    MacroModel variance step size                  :          100ps  (default)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:23:07   408s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:23:07   408s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:23:07   408s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:23:07   408s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Max Cap Limit Checks
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Max Cap Limit Checks Finished, CPU=0:00:00.0 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Deep Gating Level Checks
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] ** INFO Clock UART_CLK has a maximum of 4 levels of logic before synthesis.
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Max placement distance Checks
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Max placement distance Checks Finished, CPU=0:00:00.0 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Root input tran Checks
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Root input tran Checks Finished, CPU=0:00:00.0 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Attribute settings check 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Following standard cells instances have FIXED placement
[09/04 06:23:07   408s] ---------------------------------------------------------
[09/04 06:23:07   408s] CLKINVX32M           : UART_CLK__L2_I0     
[09/04 06:23:07   408s] CLKINVX40M           : UART_CLK__L1_I0     
[09/04 06:23:07   408s] CLKINVX32M           : UART_CLK__L2_I1     
[09/04 06:23:07   408s] CLKINVX40M           : UART_CLK__L1_I1     
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Following instances are marked as DontTouch
[09/04 06:23:07   408s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:23:07   408s] | Instance                                                                                 | Analysis Views                        |
[09/04 06:23:07   408s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:23:07   408s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Following Cells are marked as DontUse in library 
[09/04 06:23:07   408s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:07   408s] | Cell                              | Analysis Views                                                                               |
[09/04 06:23:07   408s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Following Cells are marked as DontUse in SDC
[09/04 06:23:07   408s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:07   408s] | Cell                              | Analysis Views                                                                               |
[09/04 06:23:07   408s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Following Cells are marked as DontTouch in library 
[09/04 06:23:07   408s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:07   408s] | Cell                              | Analysis Views                                                                               |
[09/04 06:23:07   408s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Following Cells are marked as DontTouch in SDC
[09/04 06:23:07   408s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:07   408s] | Cell                              | Analysis Views                                                                               |
[09/04 06:23:07   408s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Attribute settings check Finished, CPU=0:00:00.0 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Routing OBS checks
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Routing OBS Checks Finished, CPU=0:00:00.0 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Weak Cell Checks
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Weak Cell Checks Finished, CPU=0:00:00.0 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] MacroModel Debugging Check
[09/04 06:23:07   408s] ==========================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Clock gating checks
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Clock gating Checks Finished, CPU=0:00:00.0 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] #############################################################################
[09/04 06:23:07   408s] #
[09/04 06:23:07   408s] # Summary of Pre-Synthesis Checks
[09/04 06:23:07   408s] #
[09/04 06:23:07   408s] #############################################################################
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Types of Check                                    :          Number of warnings
[09/04 06:23:07   408s] ----------------------------------------------------------------------------
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Check cell drive strength                         :          0
[09/04 06:23:07   408s] Check root input transition                       :          0
[09/04 06:23:07   408s] Check pin capacitance                             :          0
[09/04 06:23:07   408s] Check multiple path through MUX                   :          0
[09/04 06:23:07   408s] Check gating depth                                :          0
[09/04 06:23:07   408s] Check placement near clock pins                   :          0
[09/04 06:23:07   408s] Check route blockages over clock pins             :          0
[09/04 06:23:07   408s] Report FIXED, DontUse and DontTouch               :          0
[09/04 06:23:07   408s] clock gating checks                               :          0
[09/04 06:23:07   408s] MacroModel checks                                 :          0
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] #############################################################################
[09/04 06:23:07   408s] #
[09/04 06:23:07   408s] # During-Synthesis Checks and Parameters
[09/04 06:23:07   408s] #
[09/04 06:23:07   408s] #############################################################################
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Types of Check                                    :          Enabled|Disabled
[09/04 06:23:07   408s] ----------------------------------------------------------------------------
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Check RefinePlacement move distance               :          enabled
[09/04 06:23:07   408s] Check route layer follows preference              :          enabled
[09/04 06:23:07   408s] Check route follows guide                         :          enabled
[09/04 06:23:07   408s] clock gating checks                               :          enabled
[09/04 06:23:07   408s] Wire resistance check                             :          enabled
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Parameters of checking :
[09/04 06:23:07   408s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:23:07   408s] Use setCTSMode to change default values.
[09/04 06:23:07   408s] ----------------------------------------------------------------------------
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 1) Route layer follows preference check
[09/04 06:23:07   408s]    Minimum preferred layer utilization            :          80% (default)
[09/04 06:23:07   408s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:23:07   408s] 2) Route follows guide check
[09/04 06:23:07   408s]    Deviation in length from route guide           :          50% (user set)
[09/04 06:23:07   408s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:23:07   408s]    Delay threshold                                :          10(ps) (default)
[09/04 06:23:07   408s] 3) Saving intermediate database
[09/04 06:23:07   408s]    Save long-running subtrees time                :          0(min) (default)
[09/04 06:23:07   408s]    Maximum number of saved databases              :          1 (default)
[09/04 06:23:07   408s] 4) Clock gating location check
[09/04 06:23:07   408s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:23:07   408s] 5) Wire resistance check
[09/04 06:23:07   408s]    Allowed resistance deviation                   :          0.2 (default)
[09/04 06:23:07   408s]    Resistance threshold                           :          16.32 Ohm (user set)
[09/04 06:23:07   408s]    Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:23:07   408s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:23:07   408s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:23:07   408s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:23:07   408s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:23:07   408s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] ****** Clock Tree (UART_CLK) Structure
[09/04 06:23:07   408s] Max. Skew           : 200(ps)
[09/04 06:23:07   408s] Max. Sink Transition: 200(ps)
[09/04 06:23:07   408s] Max. Buf Transition : 200(ps)
[09/04 06:23:07   408s] Max. Delay          : 10(ps)
[09/04 06:23:07   408s] Min. Delay          : 0(ps)
[09/04 06:23:07   408s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:23:07   408s] Nr. Subtrees                    : 5
[09/04 06:23:07   408s] Nr. Sinks                       : 2
[09/04 06:23:07   408s] Nr.          Rising  Sync Pins  : 2
[09/04 06:23:07   408s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:23:07   408s] Nr.          Falling Sync Pins  : 0
[09/04 06:23:07   408s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:23:07   408s] Nr. Unsync Pins                 : 0
[09/04 06:23:07   408s] ***********************************************************
[09/04 06:23:07   408s] SubTree No: 0
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Input_Pin:  (UART_CLK__L2_I0/A)
[09/04 06:23:07   408s] Output_Pin: (UART_CLK__L2_I0/Y)
[09/04 06:23:07   408s] Output_Net: (UART_CLK__L2_N0) DontTouch  
[09/04 06:23:07   408s] **** CK_START: Macro Models Generation (mem=1403.1M)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Macro model: Skew=0[17,17]ps N1 inTran=0/0ps.
[09/04 06:23:07   408s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1M)
[09/04 06:23:07   408s] SubTree No: 1
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Input_Pin:  (UART_CLK__L1_I0/A)
[09/04 06:23:07   408s] Output_Pin: (UART_CLK__L1_I0/Y)
[09/04 06:23:07   408s] Output_Net: (UART_CLK__L1_N0) DontTouch  
[09/04 06:23:07   408s] **** CK_START: Macro Models Generation (mem=1403.1M)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Macro model: Skew=0[55,55]ps N2 inTran=0/0ps.
[09/04 06:23:07   408s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1M)
[09/04 06:23:07   408s] SubTree No: 2
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Input_Pin:  (UART_CLK__L2_I1/A)
[09/04 06:23:07   408s] Output_Pin: (UART_CLK__L2_I1/Y)
[09/04 06:23:07   408s] Output_Net: (UART_CLK__L2_N1) DontTouch  
[09/04 06:23:07   408s] **** CK_START: Macro Models Generation (mem=1403.1M)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Macro model: Skew=0[99,99]ps N3 inTran=0/0ps.
[09/04 06:23:07   408s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1M)
[09/04 06:23:07   408s] SubTree No: 3
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Input_Pin:  (UART_CLK__L1_I1/A)
[09/04 06:23:07   408s] Output_Pin: (UART_CLK__L1_I1/Y)
[09/04 06:23:07   408s] Output_Net: (UART_CLK__L1_N1) DontTouch  
[09/04 06:23:07   408s] **** CK_START: Macro Models Generation (mem=1403.1M)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Macro model: Skew=0[137,137]ps N4 inTran=0/0ps.
[09/04 06:23:07   408s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1M)
[09/04 06:23:07   408s] SubTree No: 4
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Input_Pin:  (NULL)
[09/04 06:23:07   408s] Output_Pin: (UART_CLK)
[09/04 06:23:07   408s] Output_Net: (UART_CLK) DontTouch  
[09/04 06:23:07   408s] **WARN: (IMPCK-7111):	Find no downstream free points to minimize skew for DontTouch net UART_CLK.
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Refine place movement check
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] **INFO: The distance threshold for maximum refine placement move is 6.016750 microns (5% of max driving distance).
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] ***** Start Refine Placement.....
[09/04 06:23:07   408s] *** Starting refinePlace (0:06:47 mem=1403.1M) ***
[09/04 06:23:07   408s] Total net length = 3.776e+04 (1.860e+04 1.916e+04) (ext = 1.486e+03)
[09/04 06:23:07   408s] Starting refinePlace ...
[09/04 06:23:07   408s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:07   408s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:23:07   408s] Density distribution unevenness ratio = 33.667%
[09/04 06:23:07   408s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:23:07   408s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1MB) @(0:06:47 - 0:06:47).
[09/04 06:23:07   408s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:07   408s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 06:23:07   408s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:07   408s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1MB) @(0:06:47 - 0:06:47).
[09/04 06:23:07   408s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:07   408s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1403.1MB
[09/04 06:23:07   408s] Statistics of distance of Instance movement in refine placement:
[09/04 06:23:07   408s]   maximum (X+Y) =         0.00 um
[09/04 06:23:07   408s]   mean    (X+Y) =         0.00 um
[09/04 06:23:07   408s] Summary Report:
[09/04 06:23:07   408s] Instances move: 0 (out of 1218 movable)
[09/04 06:23:07   408s] Mean displacement: 0.00 um
[09/04 06:23:07   408s] Max displacement: 0.00 um 
[09/04 06:23:07   408s] Total instances moved : 0
[09/04 06:23:07   408s] Total net length = 3.776e+04 (1.860e+04 1.916e+04) (ext = 1.486e+03)
[09/04 06:23:07   408s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1403.1MB
[09/04 06:23:07   408s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1MB) @(0:06:47 - 0:06:47).
[09/04 06:23:07   408s] *** Finished refinePlace (0:06:47 mem=1403.1M) ***
[09/04 06:23:07   408s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1403.117M)
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] **INFO: Total instances moved beyond threshold limit during refinePlace are 0...
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] 
[09/04 06:23:07   408s] Refine place movement check finished, CPU=0:00:00.0 
[09/04 06:23:07   408s] ============================================================
[09/04 06:23:07   408s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:11   412s] Total Clock Level	: 5
[09/04 06:23:11   412s] ***** Top Nodes *****
[09/04 06:23:11   412s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:11   412s] Level 5 (Total=2	Sink=2)
[09/04 06:23:11   412s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:11   412s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:11   412s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:11   412s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:11   412s] Total Sinks		: 2
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] # Analysis View: setup_cap_analysis_view
[09/04 06:23:11   412s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:11   412s] Nr. of Subtrees                : 1
[09/04 06:23:11   412s] Nr. of Sinks                   : 2
[09/04 06:23:11   412s] Nr. of Buffer                  : 4
[09/04 06:23:11   412s] Nr. of Level (including gates) : 4
[09/04 06:23:11   412s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:11   412s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:11   412s] No Driving Cell Specified!
[09/04 06:23:11   412s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:11   412s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s]                                  (Actual)               (Required)          
[09/04 06:23:11   412s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:11   412s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:11   412s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:11   412s] Rise Skew                      : 0(ps)                  
[09/04 06:23:11   412s] Fall Skew                      : 0(ps)                  
[09/04 06:23:11   412s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:11   412s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] view setup_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:11   412s] view hold_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Clock Analysis (CPU Time 0:00:04.1)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:11   412s] Switching to the default view 'setup_cap_analysis_view'...
[09/04 06:23:11   412s] *** Look For Reconvergent Clock Component ***
[09/04 06:23:11   412s] The clock tree UART_CLK has no reconvergent cell.
[09/04 06:23:11   412s] Reducing the latency of clock tree 'UART_CLK' in 'setup_cap_analysis_view' view ...
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Calculating pre-route downstream delay for clock tree 'UART_CLK'...
[09/04 06:23:11   412s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[09/04 06:23:11   412s] MaxTriggerDelay: 139.1 (ps)
[09/04 06:23:11   412s] MinTriggerDelay: 139.1 (ps)
[09/04 06:23:11   412s] Skew: 0 (ps)
[09/04 06:23:11   412s] *** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1431.7M) ***
[09/04 06:23:11   412s] Reducing the skew of clock tree 'UART_CLK' in 'setup_cap_analysis_view' view ...
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] MaxTriggerDelay: 139.1 (ps)
[09/04 06:23:11   412s] MinTriggerDelay: 139.1 (ps)
[09/04 06:23:11   412s] Skew: 0 (ps)
[09/04 06:23:11   412s] *** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1431.7M) ***
[09/04 06:23:11   412s] resized 0 standard cell(s).
[09/04 06:23:11   412s] inserted 0 standard cell(s).
[09/04 06:23:11   412s] deleted 0 standard cell(s).
[09/04 06:23:11   412s] moved 0 standard cell(s).
[09/04 06:23:11   412s] *** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=1431.7M) ***
[09/04 06:23:11   412s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:11   412s] Total Clock Level	: 5
[09/04 06:23:11   412s] ***** Top Nodes *****
[09/04 06:23:11   412s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:11   412s] Level 5 (Total=2	Sink=2)
[09/04 06:23:11   412s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:11   412s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:11   412s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:11   412s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:11   412s] Total Sinks		: 2
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] # Analysis View: setup_cap_analysis_view
[09/04 06:23:11   412s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:11   412s] Nr. of Subtrees                : 1
[09/04 06:23:11   412s] Nr. of Sinks                   : 2
[09/04 06:23:11   412s] Nr. of Buffer                  : 4
[09/04 06:23:11   412s] Nr. of Level (including gates) : 4
[09/04 06:23:11   412s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:11   412s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:11   412s] No Driving Cell Specified!
[09/04 06:23:11   412s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:11   412s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s]                                  (Actual)               (Required)          
[09/04 06:23:11   412s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:11   412s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:11   412s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:11   412s] Rise Skew                      : 0(ps)                  
[09/04 06:23:11   412s] Fall Skew                      : 0(ps)                  
[09/04 06:23:11   412s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:11   412s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] view setup_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:11   412s] view hold_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Generating Clock Analysis Report clock_report/System_top.clock.report.cap_mode ....
[09/04 06:23:11   412s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:11   412s] *** ckSynthesis Opt Latency (cpu=0:00:04.1 real=0:00:04.0 mem=1431.7M) ***
[09/04 06:23:11   412s] ***** Start Refine Placement.....
[09/04 06:23:11   412s] *** Starting refinePlace (0:06:51 mem=1431.7M) ***
[09/04 06:23:11   412s] Total net length = 3.776e+04 (1.860e+04 1.916e+04) (ext = 1.486e+03)
[09/04 06:23:11   412s] Starting refinePlace ...
[09/04 06:23:11   412s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:11   412s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:23:11   412s] Density distribution unevenness ratio = 33.667%
[09/04 06:23:11   412s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:23:11   412s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1431.7MB) @(0:06:51 - 0:06:51).
[09/04 06:23:11   412s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:11   412s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 06:23:11   412s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:11   412s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1431.7MB) @(0:06:51 - 0:06:51).
[09/04 06:23:11   412s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:11   412s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1431.7MB
[09/04 06:23:11   412s] Statistics of distance of Instance movement in refine placement:
[09/04 06:23:11   412s]   maximum (X+Y) =         0.00 um
[09/04 06:23:11   412s]   mean    (X+Y) =         0.00 um
[09/04 06:23:11   412s] Summary Report:
[09/04 06:23:11   412s] Instances move: 0 (out of 1218 movable)
[09/04 06:23:11   412s] Mean displacement: 0.00 um
[09/04 06:23:11   412s] Max displacement: 0.00 um 
[09/04 06:23:11   412s] Total instances moved : 0
[09/04 06:23:11   412s] Total net length = 3.776e+04 (1.860e+04 1.916e+04) (ext = 1.486e+03)
[09/04 06:23:11   412s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1431.7MB
[09/04 06:23:11   412s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1431.7MB) @(0:06:51 - 0:06:51).
[09/04 06:23:11   412s] *** Finished refinePlace (0:06:51 mem=1431.7M) ***
[09/04 06:23:11   412s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1431.734M)
[09/04 06:23:11   412s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:11   412s] Total Clock Level	: 5
[09/04 06:23:11   412s] ***** Top Nodes *****
[09/04 06:23:11   412s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:11   412s] Level 5 (Total=2	Sink=2)
[09/04 06:23:11   412s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:11   412s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:11   412s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:11   412s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:11   412s] Total Sinks		: 2
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] # Analysis View: setup_cap_analysis_view
[09/04 06:23:11   412s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:11   412s] Nr. of Subtrees                : 1
[09/04 06:23:11   412s] Nr. of Sinks                   : 2
[09/04 06:23:11   412s] Nr. of Buffer                  : 4
[09/04 06:23:11   412s] Nr. of Level (including gates) : 4
[09/04 06:23:11   412s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:11   412s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:11   412s] No Driving Cell Specified!
[09/04 06:23:11   412s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:11   412s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s]                                  (Actual)               (Required)          
[09/04 06:23:11   412s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:11   412s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:11   412s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:11   412s] Rise Skew                      : 0(ps)                  
[09/04 06:23:11   412s] Fall Skew                      : 0(ps)                  
[09/04 06:23:11   412s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:11   412s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] view setup_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:11   412s] view hold_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:11   412s] **ERROR: (IMPLIC-90):	This command "clockDesign -specFile Clock.ctstch -outDir clock_report ..." does not have the necessary license to run and there are no optional licenses installed that can enable this command using the current base-license of 'fexl'.
[09/04 06:23:11   412s] Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
[09/04 06:23:11   412s] **WARN: (IMPCK-813):	Cannot find NanoRoute license. Give up routing clock nets!
[09/04 06:23:11   412s] *** Look For Un-Routed Clock Tree Net ***
[09/04 06:23:11   412s] ERROR: net UART_CLK in clock tree UART_CLK is not routed
[09/04 06:23:11   412s] ERROR: net UART_CLK__L1_N1 in clock tree UART_CLK is not routed
[09/04 06:23:11   412s] ERROR: net UART_CLK__L2_N1 in clock tree UART_CLK is not routed
[09/04 06:23:11   412s] ERROR: net UART_CLK__L1_N0 in clock tree UART_CLK is not routed
[09/04 06:23:11   412s] ERROR: net UART_CLK__L2_N0 in clock tree UART_CLK is not routed
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Routing correlation check
[09/04 06:23:11   412s] ============================================================
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Min length threshold value is :: 82 microns
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Allowed deviation from route guide is 50%
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Routing correlation check finished, CPU=0:00:00.0 
[09/04 06:23:11   412s] ============================================================
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Wire resistance checks
[09/04 06:23:11   412s] ============================================================
[09/04 06:23:11   412s] Calculating clock delays in preRoute mode...
[09/04 06:23:11   412s] Calculating clock delays in clkRouteOnly mode...
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Wire resistance checks Finished, CPU=0:00:00.0 
[09/04 06:23:11   412s] ============================================================
[09/04 06:23:11   412s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:11   412s] Total Clock Level	: 5
[09/04 06:23:11   412s] ***** Top Nodes *****
[09/04 06:23:11   412s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:11   412s] Level 5 (Total=2	Sink=2)
[09/04 06:23:11   412s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:11   412s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:11   412s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:11   412s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:11   412s] Total Sinks		: 2
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] # Analysis View: setup_cap_analysis_view
[09/04 06:23:11   412s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:11   412s] Nr. of Subtrees                : 1
[09/04 06:23:11   412s] Nr. of Sinks                   : 2
[09/04 06:23:11   412s] Nr. of Buffer                  : 4
[09/04 06:23:11   412s] Nr. of Level (including gates) : 4
[09/04 06:23:11   412s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:11   412s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:11   412s] No Driving Cell Specified!
[09/04 06:23:11   412s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:11   412s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s]                                  (Actual)               (Required)          
[09/04 06:23:11   412s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:11   412s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:11   412s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:11   412s] Rise Skew                      : 0(ps)                  
[09/04 06:23:11   412s] Fall Skew                      : 0(ps)                  
[09/04 06:23:11   412s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:11   412s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] view setup_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:11   412s] view hold_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:11   412s] setting up for view 'setup_cap_analysis_view'...
[09/04 06:23:11   412s] setting up for view 'hold_cap_analysis_view'...
[09/04 06:23:11   412s] Selecting the worst MMMC view of clock tree 'UART_CLK' ...
[09/04 06:23:11   412s] resized 0 standard cell(s).
[09/04 06:23:11   412s] inserted 0 standard cell(s).
[09/04 06:23:11   412s] *** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1431.7M) ***
[09/04 06:23:11   412s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1431.7M) ***
[09/04 06:23:11   412s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:11   412s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:11   412s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] None of the clock tree buffers/gates are modified by the skew optimization.
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Switching to the default view 'setup_cap_analysis_view' ...
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] *** None of the buffer chains at roots are modified by the fine-tune process.
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:11   412s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:11   412s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:11   412s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:11   412s] *** Look For Reconvergent Clock Component ***
[09/04 06:23:11   412s] The clock tree UART_CLK has no reconvergent cell.
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:11   412s] Total Clock Level	: 5
[09/04 06:23:11   412s] ***** Top Nodes *****
[09/04 06:23:11   412s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:11   412s] Level 5 (Total=2	Sink=2)
[09/04 06:23:11   412s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:11   412s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:11   412s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:11   412s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:11   412s] Total Sinks		: 2
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] # Analysis View: setup_cap_analysis_view
[09/04 06:23:11   412s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:11   412s] Nr. of Subtrees                : 1
[09/04 06:23:11   412s] Nr. of Sinks                   : 2
[09/04 06:23:11   412s] Nr. of Buffer                  : 4
[09/04 06:23:11   412s] Nr. of Level (including gates) : 4
[09/04 06:23:11   412s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:11   412s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:11   412s] No Driving Cell Specified!
[09/04 06:23:11   412s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:11   412s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s]                                  (Actual)               (Required)          
[09/04 06:23:11   412s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:11   412s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:11   412s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:11   412s] Rise Skew                      : 0(ps)                  
[09/04 06:23:11   412s] Fall Skew                      : 0(ps)                  
[09/04 06:23:11   412s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:11   412s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:11   412s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:11   412s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] view setup_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:11   412s] view hold_cap_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Generating Clock Analysis Report clock_report/System_top.clock.report.cap_mode ....
[09/04 06:23:11   412s] Generating Clock Routing Guide System_top.rguide ....
[09/04 06:23:11   412s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Clock gating checks
[09/04 06:23:11   412s] ============================================================
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Clock gating Checks Finished, CPU=0:00:00.0 
[09/04 06:23:11   412s] ============================================================
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] #############################################################################
[09/04 06:23:11   412s] #
[09/04 06:23:11   412s] # Summary of During-Synthesis Checks
[09/04 06:23:11   412s] #
[09/04 06:23:11   412s] #############################################################################
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Types of Check                                    :          Number of warnings
[09/04 06:23:11   412s] ----------------------------------------------------------------------------
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] Check RefinePlacement move distance               :          0
[09/04 06:23:11   412s] Check route layer follows preference              :          0
[09/04 06:23:11   412s] Check route follows guide                         :          0
[09/04 06:23:11   412s] clock gating checks                               :          0
[09/04 06:23:11   412s] Wire resistance checks                            :          0
[09/04 06:23:11   412s] 
[09/04 06:23:11   412s] *** End ckSynthesis (cpu=0:00:04.4, real=0:00:04.0, mem=1433.5M) ***
[09/04 06:23:11   412s] <clockDesign CMD> saveClockNets -asDontTouch -output clock_report/System_top.dontTouch.cap_mode
[09/04 06:23:11   412s] Redoing specifyClockTree ...
[09/04 06:23:11   412s] Checking spec file integrity...
[09/04 06:23:11   412s] <clockDesign CMD> cleanupSpecifyClockTree
[09/04 06:23:11   412s] <clockDesign INFO> start CTS under mode: scan_mode
[09/04 06:23:11   412s] <clockDesign INFO> set CTS analysis views: setup_scan_analysis_view hold_scan_analysis_view
[09/04 06:23:11   412s] <clockDesign CMD> set_analysis_view -setup {setup_scan_analysis_view hold_scan_analysis_view} -hold {setup_scan_analysis_view hold_scan_analysis_view}
[09/04 06:23:12   412s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:23:12   412s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:23:12   412s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:23:12   412s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:12   412s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:12   412s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:12   412s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:12   412s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:12   412s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:12   412s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:12   412s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:12   412s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:12   412s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:12   412s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:12   412s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:12   412s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:12   412s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:12   412s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:12   412s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:12   412s] Summary of Active RC-Corners : 
[09/04 06:23:12   412s]  
[09/04 06:23:12   412s]  Analysis View: setup_scan_analysis_view
[09/04 06:23:12   412s]     RC-Corner Name        : RCcorner
[09/04 06:23:12   412s]     RC-Corner Index       : 0
[09/04 06:23:12   412s]     RC-Corner Temperature : 25 Celsius
[09/04 06:23:12   412s]     RC-Corner Cap Table   : ''
[09/04 06:23:12   412s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:23:12   412s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:23:12   412s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:23:12   412s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:23:12   412s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:23:12   412s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:23:12   412s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:23:12   412s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:23:12   412s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:23:12   412s]  
[09/04 06:23:12   412s]  Analysis View: hold_scan_analysis_view
[09/04 06:23:12   412s]     RC-Corner Name        : RCcorner
[09/04 06:23:12   412s]     RC-Corner Index       : 0
[09/04 06:23:12   412s]     RC-Corner Temperature : 25 Celsius
[09/04 06:23:12   412s]     RC-Corner Cap Table   : ''
[09/04 06:23:12   412s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:23:12   412s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:23:12   412s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:23:12   412s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:23:12   412s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:23:12   412s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:23:12   412s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:23:12   412s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:23:12   412s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:23:12   412s] *Info: initialize multi-corner CTS.
[09/04 06:23:12   412s] Current (total cpu=0:06:52, real=0:25:25, peak res=809.0M, current mem=1368.4M)
[09/04 06:23:12   412s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:23:12   412s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:23:12   412s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:23:12   412s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:23:12   412s] Number of path exceptions in the constraint file = 2
[09/04 06:23:12   412s] Number of paths exceptions after getting compressed = 2
[09/04 06:23:12   412s] INFO (CTE): Constraints read successfully.
[09/04 06:23:12   412s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=749.1M, current mem=1381.1M)
[09/04 06:23:12   412s] Current (total cpu=0:06:52, real=0:25:25, peak res=809.0M, current mem=1381.1M)
[09/04 06:23:12   412s] Summary for sequential cells idenfication: 
[09/04 06:23:12   412s] Identified SBFF number: 146
[09/04 06:23:12   412s] Identified MBFF number: 0
[09/04 06:23:12   412s] Not identified SBFF number: 0
[09/04 06:23:12   412s] Not identified MBFF number: 0
[09/04 06:23:12   412s] Number of sequential cells which are not FFs: 28
[09/04 06:23:12   412s] 
[09/04 06:23:12   412s] Total number of combinational cells: 433
[09/04 06:23:12   412s] Total number of sequential cells: 174
[09/04 06:23:12   412s] Total number of tristate cells: 10
[09/04 06:23:12   412s] Total number of level shifter cells: 0
[09/04 06:23:12   412s] Total number of power gating cells: 0
[09/04 06:23:12   412s] Total number of isolation cells: 0
[09/04 06:23:12   412s] Total number of power switch cells: 0
[09/04 06:23:12   412s] Total number of pulse generator cells: 0
[09/04 06:23:12   412s] Total number of always on buffers: 0
[09/04 06:23:12   412s] Total number of retention cells: 0
[09/04 06:23:12   412s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:23:12   412s] Total number of usable buffers: 26
[09/04 06:23:12   412s] List of unusable buffers:
[09/04 06:23:12   412s] Total number of unusable buffers: 0
[09/04 06:23:12   412s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:23:12   412s] Total number of usable inverters: 28
[09/04 06:23:12   412s] List of unusable inverters:
[09/04 06:23:12   412s] Total number of unusable inverters: 0
[09/04 06:23:12   412s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:23:12   412s] Total number of identified usable delay cells: 8
[09/04 06:23:12   412s] List of identified unusable delay cells:
[09/04 06:23:12   412s] Total number of identified unusable delay cells: 0
[09/04 06:23:12   412s] <clockDesign CMD> specifyClockTree -file clock_report/System_top.dontTouch.func_mode
[09/04 06:23:12   412s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:23:12   412s] Checking spec file integrity...
[09/04 06:23:12   412s] 
[09/04 06:23:12   412s] Reading clock tree spec file 'clock_report/System_top.dontTouch.func_mode' ...
[09/04 06:23:12   412s] 
[09/04 06:23:12   412s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:23:12   412s] Active Analysis Views for CTS are,
[09/04 06:23:12   412s] #1 setup_scan_analysis_view
[09/04 06:23:12   412s] #2 hold_scan_analysis_view
[09/04 06:23:12   412s] Default Analysis Views is setup_scan_analysis_view
[09/04 06:23:12   412s] 
[09/04 06:23:12   412s] 
[09/04 06:23:12   412s] ***** !! NOTE !! *****
[09/04 06:23:12   412s] 
[09/04 06:23:12   412s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[09/04 06:23:12   412s] If you want to change the behavior, you need to use the SetDPinAsSync
[09/04 06:23:12   412s] or SetIoPinAsSync statement in the clock tree specification file,
[09/04 06:23:12   412s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[09/04 06:23:12   412s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[09/04 06:23:12   412s] before specifyClockTree command.
[09/04 06:23:12   412s] 
[09/04 06:23:12   412s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1395.1M) ***
[09/04 06:23:12   412s] <clockDesign CMD> specifyClockTree -file clock_report/System_top.dontTouch.cap_mode
[09/04 06:23:12   412s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:23:12   412s] Redoing specifyClockTree ...
[09/04 06:23:12   412s] Checking spec file integrity...
[09/04 06:23:12   412s] 
[09/04 06:23:12   412s] Reading clock tree spec file 'clock_report/System_top.dontTouch.cap_mode' ...
[09/04 06:23:12   412s] 
[09/04 06:23:12   412s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:23:12   412s] Active Analysis Views for CTS are,
[09/04 06:23:12   412s] #1 setup_scan_analysis_view
[09/04 06:23:12   412s] #2 hold_scan_analysis_view
[09/04 06:23:12   412s] Default Analysis Views is setup_scan_analysis_view
[09/04 06:23:12   412s] 
[09/04 06:23:12   412s] 
[09/04 06:23:12   412s] ***** !! NOTE !! *****
[09/04 06:23:12   412s] 
[09/04 06:23:12   412s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[09/04 06:23:12   412s] If you want to change the behavior, you need to use the SetDPinAsSync
[09/04 06:23:12   412s] or SetIoPinAsSync statement in the clock tree specification file,
[09/04 06:23:12   412s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[09/04 06:23:12   412s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[09/04 06:23:12   412s] before specifyClockTree command.
[09/04 06:23:12   412s] 
[09/04 06:23:12   412s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1395.1M) ***
[09/04 06:23:12   412s] <clockDesign CMD> specifyClockTree -file Clock.ctstch.scan_mode
[09/04 06:23:12   412s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:23:12   412s] Redoing specifyClockTree ...
[09/04 06:23:12   413s] Checking spec file integrity...
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Reading clock tree spec file 'Clock.ctstch.scan_mode' ...
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] RouteType               : FE_CTS_DEFAULT
[09/04 06:23:12   413s] PreferredExtraSpace     : 1
[09/04 06:23:12   413s] Shield                  : NONE
[09/04 06:23:12   413s] PreferLayer             : M3 M4 
[09/04 06:23:12   413s] RC Information for View setup_scan_analysis_view :
[09/04 06:23:12   413s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:23:12   413s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:23:12   413s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:23:12   413s] Est. Via Cap            : 0.164437(ff)
[09/04 06:23:12   413s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:23:12   413s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:23:12   413s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:12   413s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:12   413s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:12   413s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] RC Information for View hold_scan_analysis_view :
[09/04 06:23:12   413s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:23:12   413s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:23:12   413s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:23:12   413s] Est. Via Cap            : 0.164437(ff)
[09/04 06:23:12   413s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:23:12   413s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:23:12   413s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:12   413s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:12   413s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:12   413s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] RouteType               : FE_CTS_DEFAULT_LEAF
[09/04 06:23:12   413s] PreferredExtraSpace     : 1
[09/04 06:23:12   413s] Shield                  : NONE
[09/04 06:23:12   413s] PreferLayer             : M3 M4 
[09/04 06:23:12   413s] RC Information for View setup_scan_analysis_view :
[09/04 06:23:12   413s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:23:12   413s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:23:12   413s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:23:12   413s] Est. Via Cap            : 0.164437(ff)
[09/04 06:23:12   413s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:23:12   413s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:23:12   413s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:12   413s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:12   413s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:12   413s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] RC Information for View hold_scan_analysis_view :
[09/04 06:23:12   413s] Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
[09/04 06:23:12   413s] Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
[09/04 06:23:12   413s] Est. Via Res            : 0.816(ohm) [1.581]
[09/04 06:23:12   413s] Est. Via Cap            : 0.164437(ff)
[09/04 06:23:12   413s] M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[09/04 06:23:12   413s] M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
[09/04 06:23:12   413s] M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:12   413s] M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:12   413s] M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
[09/04 06:23:12   413s] M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:23:12   413s] Active Analysis Views for CTS are,
[09/04 06:23:12   413s] #1 setup_scan_analysis_view
[09/04 06:23:12   413s] #2 hold_scan_analysis_view
[09/04 06:23:12   413s] Default Analysis Views is setup_scan_analysis_view
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] ****** AutoClockRootPin ******
[09/04 06:23:12   413s] AutoClockRootPin 1: UART_CLK
[09/04 06:23:12   413s] # NoGating         NO
[09/04 06:23:12   413s] # SetDPinAsSync    NO
[09/04 06:23:12   413s] # SetIoPinAsSync   NO
[09/04 06:23:12   413s] # SetAsyncSRPinAsSync   NO
[09/04 06:23:12   413s] # SetTriStEnPinAsSync   NO
[09/04 06:23:12   413s] # SetBBoxPinAsSync   NO
[09/04 06:23:12   413s] # RouteClkNet      YES
[09/04 06:23:12   413s] # PostOpt          YES
[09/04 06:23:12   413s] # RouteType        FE_CTS_DEFAULT
[09/04 06:23:12   413s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] ***** !! NOTE !! *****
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[09/04 06:23:12   413s] If you want to change the behavior, you need to use the SetDPinAsSync
[09/04 06:23:12   413s] or SetIoPinAsSync statement in the clock tree specification file,
[09/04 06:23:12   413s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[09/04 06:23:12   413s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[09/04 06:23:12   413s] before specifyClockTree command.
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1395.1M) ***
[09/04 06:23:12   413s] <clockDesign CMD> deleteClockTree -all
[09/04 06:23:12   413s] Redoing specifyClockTree ...
[09/04 06:23:12   413s] Checking spec file integrity...
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] deleteClockTree Option :  -all 
[09/04 06:23:12   413s] List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:23:12   413s] List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:23:12   413s] List of valid cells: CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M CLKINVX32M CLKINVX40M 
[09/04 06:23:12   413s] *** 4 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
[09/04 06:23:12   413s] *** Use changeClockStatus to change the FIXED status. ***
[09/04 06:23:12   413s] *** Removed (0) buffers and (0) inverters in Clock UART_CLK.
[09/04 06:23:12   413s] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1395.117M)
[09/04 06:23:12   413s] *** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1395.1M) ***
[09/04 06:23:12   413s] <clockDesign CMD> ckSynthesis -forceReconvergent -report clock_report/System_top.clock.report.scan_mode -trace clock_report/System_top.clock.trace.scan_mode
[09/04 06:23:12   413s] Redoing specifyClockTree ...
[09/04 06:23:12   413s] Checking spec file integrity...
[09/04 06:23:12   413s] **WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[09/04 06:23:12   413s] List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:23:12   413s] List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
[09/04 06:23:12   413s] List of valid cells: CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M CLKINVX32M CLKINVX40M 
[09/04 06:23:12   413s] CTS automatically preserve module port U0_ClkDiv/o_div_clk on ClkDiv_00000004_test_1
[09/04 06:23:12   413s] CTS automatically preserve module port u_CLK_GATE/GATED_CLK on CLK_GATE
[09/04 06:23:12   413s] CTS automatically preserve module port U0_ClkDiv/o_div_clk on ClkDiv_00000004_test_1
[09/04 06:23:12   413s] CTS automatically preserve module port u_CLK_GATE/GATED_CLK on CLK_GATE
[09/04 06:23:12   413s] ***** Allocate Placement Memory Finished (MEM: 1395.117M)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Start to trace clock trees ...
[09/04 06:23:12   413s] *** Begin Tracer (mem=1395.1M) ***
[09/04 06:23:12   413s] Tracing Clock UART_CLK ...
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Reconvergent mux Check for spec:UART_CLK 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] *** End Tracer (mem=1395.1M) ***
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] #############################################################################
[09/04 06:23:12   413s] #
[09/04 06:23:12   413s] # During-Synthesis Checks and Parameters
[09/04 06:23:12   413s] #
[09/04 06:23:12   413s] #############################################################################
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Types of Check                                    :          Enabled|Disabled
[09/04 06:23:12   413s] ----------------------------------------------------------------------------
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Check RefinePlacement move distance               :          enabled
[09/04 06:23:12   413s] Check route layer follows preference              :          enabled
[09/04 06:23:12   413s] Check route follows guide                         :          enabled
[09/04 06:23:12   413s] clock gating checks                               :          enabled
[09/04 06:23:12   413s] Wire resistance check                             :          enabled
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Parameters of checking :
[09/04 06:23:12   413s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:23:12   413s] Use setCTSMode to change default values.
[09/04 06:23:12   413s] ----------------------------------------------------------------------------
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 1) Route layer follows preference check
[09/04 06:23:12   413s]    Minimum preferred layer utilization            :          80% (default)
[09/04 06:23:12   413s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:23:12   413s] 2) Route follows guide check
[09/04 06:23:12   413s]    Deviation in length from route guide           :          50% (user set)
[09/04 06:23:12   413s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:23:12   413s]    Delay threshold                                :          10(ps) (default)
[09/04 06:23:12   413s] 3) Saving intermediate database
[09/04 06:23:12   413s]    Save long-running subtrees time                :          0(min) (default)
[09/04 06:23:12   413s]    Maximum number of saved databases              :          1 (default)
[09/04 06:23:12   413s] 4) Clock gating location check
[09/04 06:23:12   413s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:23:12   413s] 5) Wire resistance check
[09/04 06:23:12   413s]    Allowed resistance deviation                   :          0.2 (default)
[09/04 06:23:12   413s]    Resistance threshold                           :          16.32 Ohm (user set)
[09/04 06:23:12   413s]    Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:23:12   413s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:23:12   413s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:23:12   413s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:23:12   413s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:23:12   413s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] ****** Clock Tree (UART_CLK) Structure
[09/04 06:23:12   413s] Max. Skew           : 200(ps)
[09/04 06:23:12   413s] Max. Sink Transition: 200(ps)
[09/04 06:23:12   413s] Max. Buf Transition : 200(ps)
[09/04 06:23:12   413s] Max. Delay          : 10(ps)
[09/04 06:23:12   413s] Min. Delay          : 0(ps)
[09/04 06:23:12   413s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:23:12   413s] Nr. Subtrees                    : 5
[09/04 06:23:12   413s] Nr. Sinks                       : 2
[09/04 06:23:12   413s] Nr.          Rising  Sync Pins  : 2
[09/04 06:23:12   413s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:23:12   413s] Nr.          Falling Sync Pins  : 0
[09/04 06:23:12   413s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:23:12   413s] Nr. Unsync Pins                 : 0
[09/04 06:23:12   413s] ***********************************************************
[09/04 06:23:12   413s] SubTree No: 0
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Input_Pin:  (UART_CLK__L2_I0/A)
[09/04 06:23:12   413s] Output_Pin: (UART_CLK__L2_I0/Y)
[09/04 06:23:12   413s] Output_Net: (UART_CLK__L2_N0) DontTouch  
[09/04 06:23:12   413s] SubTree No: 1
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Input_Pin:  (UART_CLK__L1_I0/A)
[09/04 06:23:12   413s] Output_Pin: (UART_CLK__L1_I0/Y)
[09/04 06:23:12   413s] Output_Net: (UART_CLK__L1_N0) DontTouch  
[09/04 06:23:12   413s] SubTree No: 2
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Input_Pin:  (UART_CLK__L2_I1/A)
[09/04 06:23:12   413s] Output_Pin: (UART_CLK__L2_I1/Y)
[09/04 06:23:12   413s] Output_Net: (UART_CLK__L2_N1) DontTouch  
[09/04 06:23:12   413s] SubTree No: 3
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Input_Pin:  (UART_CLK__L1_I1/A)
[09/04 06:23:12   413s] Output_Pin: (UART_CLK__L1_I1/Y)
[09/04 06:23:12   413s] Output_Net: (UART_CLK__L1_N1) DontTouch  
[09/04 06:23:12   413s] SubTree No: 4
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Input_Pin:  (NULL)
[09/04 06:23:12   413s] Output_Pin: (UART_CLK)
[09/04 06:23:12   413s] Output_Net: (UART_CLK) DontTouch  
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] #############################################################################
[09/04 06:23:12   413s] #
[09/04 06:23:12   413s] # Summary of During-Synthesis Checks
[09/04 06:23:12   413s] #
[09/04 06:23:12   413s] #############################################################################
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Types of Check                                    :          Number of warnings
[09/04 06:23:12   413s] ----------------------------------------------------------------------------
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Check RefinePlacement move distance               :          0
[09/04 06:23:12   413s] Check route layer follows preference              :          0
[09/04 06:23:12   413s] Check route follows guide                         :          0
[09/04 06:23:12   413s] clock gating checks                               :          0
[09/04 06:23:12   413s] Wire resistance checks                            :          0
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] ***** Allocate Placement Memory Finished (MEM: 1395.117M)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Start to trace clock trees ...
[09/04 06:23:12   413s] *** Begin Tracer (mem=1395.1M) ***
[09/04 06:23:12   413s] Tracing Clock UART_CLK ...
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Reconvergent mux Check for spec:UART_CLK 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] *** End Tracer (mem=1395.1M) ***
[09/04 06:23:12   413s] ***** Allocate Obstruction Memory  Finished (MEM: 1395.117M)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] #############################################################################
[09/04 06:23:12   413s] #
[09/04 06:23:12   413s] # Pre-Synthesis Checks and Parameters
[09/04 06:23:12   413s] #
[09/04 06:23:12   413s] #############################################################################
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Types of Check                                    :          Enabled|Disabled
[09/04 06:23:12   413s] ----------------------------------------------------------------------------
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Check cell drive strength                         :          enabled
[09/04 06:23:12   413s] Check root input transition                       :          enabled
[09/04 06:23:12   413s] Check pin capacitance                             :          enabled
[09/04 06:23:12   413s] Check multiple path through MUX                   :          enabled
[09/04 06:23:12   413s] Check gating depth                                :          enabled
[09/04 06:23:12   413s] Check placement near clock pins                   :          enabled
[09/04 06:23:12   413s] Check route blockages over clock pins             :          enabled
[09/04 06:23:12   413s] Report FIXED, DontUse and DontTouch               :          enabled
[09/04 06:23:12   413s] clock gating checks                               :          enabled
[09/04 06:23:12   413s] MacroModel checks                                 :          enabled
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Parameters of checking :
[09/04 06:23:12   413s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:23:12   413s] Use setCTSMode to change default values.
[09/04 06:23:12   413s] ----------------------------------------------------------------------------
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 1) Pin capacitance check
[09/04 06:23:12   413s]    Threshold for MaxCap check                     :          90% of constraint (default)
[09/04 06:23:12   413s] 2) Gating depth check
[09/04 06:23:12   413s]    Maximum gating depth                           :          10 levels (default)
[09/04 06:23:12   413s] 3) Placement near clock pin check
[09/04 06:23:12   413s]    Threshold distance for placeable location      :          8.61(um) (default)
[09/04 06:23:12   413s] 4) Clock gating location check
[09/04 06:23:12   413s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:23:12   413s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[09/04 06:23:12   413s] 5) Macromodel check
[09/04 06:23:12   413s]    MacroModel max delay threshold                 :          0.9 (default)
[09/04 06:23:12   413s]    MacroModel max skew threshold                  :          0.9 (default)
[09/04 06:23:12   413s]    MacroModel variance step size                  :          100ps  (default)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:23:12   413s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:23:12   413s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:23:12   413s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:23:12   413s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Max Cap Limit Checks
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Max Cap Limit Checks Finished, CPU=0:00:00.0 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Deep Gating Level Checks
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] ** INFO Clock UART_CLK has a maximum of 4 levels of logic before synthesis.
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Max placement distance Checks
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Max placement distance Checks Finished, CPU=0:00:00.0 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Root input tran Checks
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Root input tran Checks Finished, CPU=0:00:00.0 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Attribute settings check 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Following standard cells instances have FIXED placement
[09/04 06:23:12   413s] ---------------------------------------------------------
[09/04 06:23:12   413s] CLKINVX32M           : UART_CLK__L2_I0     
[09/04 06:23:12   413s] CLKINVX40M           : UART_CLK__L1_I0     
[09/04 06:23:12   413s] CLKINVX32M           : UART_CLK__L2_I1     
[09/04 06:23:12   413s] CLKINVX40M           : UART_CLK__L1_I1     
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Following instances are marked as DontTouch
[09/04 06:23:12   413s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:23:12   413s] | Instance                                                                                 | Analysis Views                        |
[09/04 06:23:12   413s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:23:12   413s] +------------------------------------------------------------------------------------------+---------------------------------------+
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Following Cells are marked as DontUse in library 
[09/04 06:23:12   413s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:12   413s] | Cell                              | Analysis Views                                                                               |
[09/04 06:23:12   413s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Following Cells are marked as DontUse in SDC
[09/04 06:23:12   413s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:12   413s] | Cell                              | Analysis Views                                                                               |
[09/04 06:23:12   413s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Following Cells are marked as DontTouch in library 
[09/04 06:23:12   413s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:12   413s] | Cell                              | Analysis Views                                                                               |
[09/04 06:23:12   413s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Following Cells are marked as DontTouch in SDC
[09/04 06:23:12   413s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:12   413s] | Cell                              | Analysis Views                                                                               |
[09/04 06:23:12   413s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Attribute settings check Finished, CPU=0:00:00.0 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Routing OBS checks
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Routing OBS Checks Finished, CPU=0:00:00.0 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Weak Cell Checks
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Weak Cell Checks Finished, CPU=0:00:00.0 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] MacroModel Debugging Check
[09/04 06:23:12   413s] ==========================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Clock gating checks
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Clock gating Checks Finished, CPU=0:00:00.0 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] #############################################################################
[09/04 06:23:12   413s] #
[09/04 06:23:12   413s] # Summary of Pre-Synthesis Checks
[09/04 06:23:12   413s] #
[09/04 06:23:12   413s] #############################################################################
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Types of Check                                    :          Number of warnings
[09/04 06:23:12   413s] ----------------------------------------------------------------------------
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Check cell drive strength                         :          0
[09/04 06:23:12   413s] Check root input transition                       :          0
[09/04 06:23:12   413s] Check pin capacitance                             :          0
[09/04 06:23:12   413s] Check multiple path through MUX                   :          0
[09/04 06:23:12   413s] Check gating depth                                :          0
[09/04 06:23:12   413s] Check placement near clock pins                   :          0
[09/04 06:23:12   413s] Check route blockages over clock pins             :          0
[09/04 06:23:12   413s] Report FIXED, DontUse and DontTouch               :          0
[09/04 06:23:12   413s] clock gating checks                               :          0
[09/04 06:23:12   413s] MacroModel checks                                 :          0
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Switching off Advanced RC Correlation modes in AAE mode.
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] #############################################################################
[09/04 06:23:12   413s] #
[09/04 06:23:12   413s] # During-Synthesis Checks and Parameters
[09/04 06:23:12   413s] #
[09/04 06:23:12   413s] #############################################################################
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Types of Check                                    :          Enabled|Disabled
[09/04 06:23:12   413s] ----------------------------------------------------------------------------
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Check RefinePlacement move distance               :          enabled
[09/04 06:23:12   413s] Check route layer follows preference              :          enabled
[09/04 06:23:12   413s] Check route follows guide                         :          enabled
[09/04 06:23:12   413s] clock gating checks                               :          enabled
[09/04 06:23:12   413s] Wire resistance check                             :          enabled
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Parameters of checking :
[09/04 06:23:12   413s] CTS uses following values to determine if diagnostic checks are successful.
[09/04 06:23:12   413s] Use setCTSMode to change default values.
[09/04 06:23:12   413s] ----------------------------------------------------------------------------
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 1) Route layer follows preference check
[09/04 06:23:12   413s]    Minimum preferred layer utilization            :          80% (default)
[09/04 06:23:12   413s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:23:12   413s] 2) Route follows guide check
[09/04 06:23:12   413s]    Deviation in length from route guide           :          50% (user set)
[09/04 06:23:12   413s]    Minimum length to check threshold              :          82(um) (default)
[09/04 06:23:12   413s]    Delay threshold                                :          10(ps) (default)
[09/04 06:23:12   413s] 3) Saving intermediate database
[09/04 06:23:12   413s]    Save long-running subtrees time                :          0(min) (default)
[09/04 06:23:12   413s]    Maximum number of saved databases              :          1 (default)
[09/04 06:23:12   413s] 4) Clock gating location check
[09/04 06:23:12   413s]    Allowed clock gate detour                      :          594.5(um) (default)
[09/04 06:23:12   413s] 5) Wire resistance check
[09/04 06:23:12   413s]    Allowed resistance deviation                   :          0.2 (default)
[09/04 06:23:12   413s]    Resistance threshold                           :          16.32 Ohm (user set)
[09/04 06:23:12   413s]    Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] ****** Clock (UART_CLK) Diagnostic check Parameters
[09/04 06:23:12   413s] Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
[09/04 06:23:12   413s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[09/04 06:23:12   413s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[09/04 06:23:12   413s] Movement threshold                                :          6.016750(um) (derived 5% of MaxBuf strength)
[09/04 06:23:12   413s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] ****** Clock Tree (UART_CLK) Structure
[09/04 06:23:12   413s] Max. Skew           : 200(ps)
[09/04 06:23:12   413s] Max. Sink Transition: 200(ps)
[09/04 06:23:12   413s] Max. Buf Transition : 200(ps)
[09/04 06:23:12   413s] Max. Delay          : 10(ps)
[09/04 06:23:12   413s] Min. Delay          : 0(ps)
[09/04 06:23:12   413s] Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
[09/04 06:23:12   413s] Nr. Subtrees                    : 5
[09/04 06:23:12   413s] Nr. Sinks                       : 2
[09/04 06:23:12   413s] Nr.          Rising  Sync Pins  : 2
[09/04 06:23:12   413s] Nr. Inverter Rising  Sync Pins  : 0
[09/04 06:23:12   413s] Nr.          Falling Sync Pins  : 0
[09/04 06:23:12   413s] Nr. Inverter Falling Sync Pins  : 0
[09/04 06:23:12   413s] Nr. Unsync Pins                 : 0
[09/04 06:23:12   413s] ***********************************************************
[09/04 06:23:12   413s] SubTree No: 0
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Input_Pin:  (UART_CLK__L2_I0/A)
[09/04 06:23:12   413s] Output_Pin: (UART_CLK__L2_I0/Y)
[09/04 06:23:12   413s] Output_Net: (UART_CLK__L2_N0) DontTouch  
[09/04 06:23:12   413s] **** CK_START: Macro Models Generation (mem=1403.1M)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Macro model: Skew=0[17,17]ps N1 inTran=0/0ps.
[09/04 06:23:12   413s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1M)
[09/04 06:23:12   413s] SubTree No: 1
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Input_Pin:  (UART_CLK__L1_I0/A)
[09/04 06:23:12   413s] Output_Pin: (UART_CLK__L1_I0/Y)
[09/04 06:23:12   413s] Output_Net: (UART_CLK__L1_N0) DontTouch  
[09/04 06:23:12   413s] **** CK_START: Macro Models Generation (mem=1403.1M)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Macro model: Skew=0[55,55]ps N2 inTran=0/0ps.
[09/04 06:23:12   413s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1M)
[09/04 06:23:12   413s] SubTree No: 2
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Input_Pin:  (UART_CLK__L2_I1/A)
[09/04 06:23:12   413s] Output_Pin: (UART_CLK__L2_I1/Y)
[09/04 06:23:12   413s] Output_Net: (UART_CLK__L2_N1) DontTouch  
[09/04 06:23:12   413s] **** CK_START: Macro Models Generation (mem=1403.1M)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Macro model: Skew=0[99,99]ps N3 inTran=0/0ps.
[09/04 06:23:12   413s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1M)
[09/04 06:23:12   413s] SubTree No: 3
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Input_Pin:  (UART_CLK__L1_I1/A)
[09/04 06:23:12   413s] Output_Pin: (UART_CLK__L1_I1/Y)
[09/04 06:23:12   413s] Output_Net: (UART_CLK__L1_N1) DontTouch  
[09/04 06:23:12   413s] **** CK_START: Macro Models Generation (mem=1403.1M)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Macro model: Skew=0[137,137]ps N4 inTran=0/0ps.
[09/04 06:23:12   413s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1M)
[09/04 06:23:12   413s] SubTree No: 4
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Input_Pin:  (NULL)
[09/04 06:23:12   413s] Output_Pin: (UART_CLK)
[09/04 06:23:12   413s] Output_Net: (UART_CLK) DontTouch  
[09/04 06:23:12   413s] **WARN: (IMPCK-7111):	Find no downstream free points to minimize skew for DontTouch net UART_CLK.
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Refine place movement check
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] **INFO: The distance threshold for maximum refine placement move is 6.016750 microns (5% of max driving distance).
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] ***** Start Refine Placement.....
[09/04 06:23:12   413s] *** Starting refinePlace (0:06:52 mem=1403.1M) ***
[09/04 06:23:12   413s] Total net length = 3.776e+04 (1.860e+04 1.916e+04) (ext = 1.486e+03)
[09/04 06:23:12   413s] Starting refinePlace ...
[09/04 06:23:12   413s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:12   413s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:23:12   413s] Density distribution unevenness ratio = 33.667%
[09/04 06:23:12   413s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:23:12   413s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1MB) @(0:06:52 - 0:06:52).
[09/04 06:23:12   413s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:12   413s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 06:23:12   413s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:12   413s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1MB) @(0:06:52 - 0:06:52).
[09/04 06:23:12   413s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:12   413s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1403.1MB
[09/04 06:23:12   413s] Statistics of distance of Instance movement in refine placement:
[09/04 06:23:12   413s]   maximum (X+Y) =         0.00 um
[09/04 06:23:12   413s]   mean    (X+Y) =         0.00 um
[09/04 06:23:12   413s] Summary Report:
[09/04 06:23:12   413s] Instances move: 0 (out of 1218 movable)
[09/04 06:23:12   413s] Mean displacement: 0.00 um
[09/04 06:23:12   413s] Max displacement: 0.00 um 
[09/04 06:23:12   413s] Total instances moved : 0
[09/04 06:23:12   413s] Total net length = 3.776e+04 (1.860e+04 1.916e+04) (ext = 1.486e+03)
[09/04 06:23:12   413s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1403.1MB
[09/04 06:23:12   413s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1403.1MB) @(0:06:52 - 0:06:52).
[09/04 06:23:12   413s] *** Finished refinePlace (0:06:52 mem=1403.1M) ***
[09/04 06:23:12   413s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1403.117M)
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] **INFO: Total instances moved beyond threshold limit during refinePlace are 0...
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] 
[09/04 06:23:12   413s] Refine place movement check finished, CPU=0:00:00.0 
[09/04 06:23:12   413s] ============================================================
[09/04 06:23:12   413s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:14   415s] Total Clock Level	: 5
[09/04 06:23:14   415s] ***** Top Nodes *****
[09/04 06:23:14   415s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:14   415s] Level 5 (Total=2	Sink=2)
[09/04 06:23:14   415s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:14   415s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:14   415s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:14   415s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:14   415s] Total Sinks		: 2
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] # Analysis View: setup_scan_analysis_view
[09/04 06:23:14   415s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:14   415s] Nr. of Subtrees                : 1
[09/04 06:23:14   415s] Nr. of Sinks                   : 2
[09/04 06:23:14   415s] Nr. of Buffer                  : 4
[09/04 06:23:14   415s] Nr. of Level (including gates) : 4
[09/04 06:23:14   415s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:14   415s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:14   415s] No Driving Cell Specified!
[09/04 06:23:14   415s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:14   415s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s]                                  (Actual)               (Required)          
[09/04 06:23:14   415s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:14   415s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:14   415s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:14   415s] Rise Skew                      : 0(ps)                  
[09/04 06:23:14   415s] Fall Skew                      : 0(ps)                  
[09/04 06:23:14   415s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:14   415s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] view setup_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:14   415s] view hold_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Clock Analysis (CPU Time 0:00:02.4)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:14   415s] Switching to the default view 'setup_scan_analysis_view'...
[09/04 06:23:14   415s] *** Look For Reconvergent Clock Component ***
[09/04 06:23:14   415s] The clock tree UART_CLK has no reconvergent cell.
[09/04 06:23:14   415s] Reducing the latency of clock tree 'UART_CLK' in 'setup_scan_analysis_view' view ...
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Calculating pre-route downstream delay for clock tree 'UART_CLK'...
[09/04 06:23:14   415s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[09/04 06:23:14   415s] MaxTriggerDelay: 139.1 (ps)
[09/04 06:23:14   415s] MinTriggerDelay: 139.1 (ps)
[09/04 06:23:14   415s] Skew: 0 (ps)
[09/04 06:23:14   415s] *** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1431.7M) ***
[09/04 06:23:14   415s] Reducing the skew of clock tree 'UART_CLK' in 'setup_scan_analysis_view' view ...
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] MaxTriggerDelay: 139.1 (ps)
[09/04 06:23:14   415s] MinTriggerDelay: 139.1 (ps)
[09/04 06:23:14   415s] Skew: 0 (ps)
[09/04 06:23:14   415s] *** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1431.7M) ***
[09/04 06:23:14   415s] resized 0 standard cell(s).
[09/04 06:23:14   415s] inserted 0 standard cell(s).
[09/04 06:23:14   415s] deleted 0 standard cell(s).
[09/04 06:23:14   415s] moved 0 standard cell(s).
[09/04 06:23:14   415s] *** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=1431.7M) ***
[09/04 06:23:14   415s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:14   415s] Total Clock Level	: 5
[09/04 06:23:14   415s] ***** Top Nodes *****
[09/04 06:23:14   415s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:14   415s] Level 5 (Total=2	Sink=2)
[09/04 06:23:14   415s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:14   415s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:14   415s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:14   415s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:14   415s] Total Sinks		: 2
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] # Analysis View: setup_scan_analysis_view
[09/04 06:23:14   415s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:14   415s] Nr. of Subtrees                : 1
[09/04 06:23:14   415s] Nr. of Sinks                   : 2
[09/04 06:23:14   415s] Nr. of Buffer                  : 4
[09/04 06:23:14   415s] Nr. of Level (including gates) : 4
[09/04 06:23:14   415s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:14   415s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:14   415s] No Driving Cell Specified!
[09/04 06:23:14   415s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:14   415s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s]                                  (Actual)               (Required)          
[09/04 06:23:14   415s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:14   415s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:14   415s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:14   415s] Rise Skew                      : 0(ps)                  
[09/04 06:23:14   415s] Fall Skew                      : 0(ps)                  
[09/04 06:23:14   415s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:14   415s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] view setup_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:14   415s] view hold_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Generating Clock Analysis Report clock_report/System_top.clock.report.scan_mode ....
[09/04 06:23:14   415s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:14   415s] *** ckSynthesis Opt Latency (cpu=0:00:02.4 real=0:00:02.0 mem=1431.7M) ***
[09/04 06:23:14   415s] ***** Start Refine Placement.....
[09/04 06:23:14   415s] *** Starting refinePlace (0:06:54 mem=1431.7M) ***
[09/04 06:23:14   415s] Total net length = 3.776e+04 (1.860e+04 1.916e+04) (ext = 1.486e+03)
[09/04 06:23:14   415s] Starting refinePlace ...
[09/04 06:23:14   415s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:14   415s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:23:14   415s] Density distribution unevenness ratio = 33.667%
[09/04 06:23:14   415s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:23:14   415s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1431.7MB) @(0:06:54 - 0:06:54).
[09/04 06:23:14   415s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:14   415s] wireLenOptFixPriorityInst 0 inst fixed
[09/04 06:23:14   415s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:14   415s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1431.7MB) @(0:06:54 - 0:06:54).
[09/04 06:23:14   415s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:23:14   415s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1431.7MB
[09/04 06:23:14   415s] Statistics of distance of Instance movement in refine placement:
[09/04 06:23:14   415s]   maximum (X+Y) =         0.00 um
[09/04 06:23:14   415s]   mean    (X+Y) =         0.00 um
[09/04 06:23:14   415s] Summary Report:
[09/04 06:23:14   415s] Instances move: 0 (out of 1218 movable)
[09/04 06:23:14   415s] Mean displacement: 0.00 um
[09/04 06:23:14   415s] Max displacement: 0.00 um 
[09/04 06:23:14   415s] Total instances moved : 0
[09/04 06:23:14   415s] Total net length = 3.776e+04 (1.860e+04 1.916e+04) (ext = 1.486e+03)
[09/04 06:23:14   415s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1431.7MB
[09/04 06:23:14   415s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1431.7MB) @(0:06:54 - 0:06:54).
[09/04 06:23:14   415s] *** Finished refinePlace (0:06:54 mem=1431.7M) ***
[09/04 06:23:14   415s] ***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 1431.734M)
[09/04 06:23:14   415s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:14   415s] Total Clock Level	: 5
[09/04 06:23:14   415s] ***** Top Nodes *****
[09/04 06:23:14   415s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:14   415s] Level 5 (Total=2	Sink=2)
[09/04 06:23:14   415s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:14   415s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:14   415s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:14   415s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:14   415s] Total Sinks		: 2
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] # Analysis View: setup_scan_analysis_view
[09/04 06:23:14   415s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:14   415s] Nr. of Subtrees                : 1
[09/04 06:23:14   415s] Nr. of Sinks                   : 2
[09/04 06:23:14   415s] Nr. of Buffer                  : 4
[09/04 06:23:14   415s] Nr. of Level (including gates) : 4
[09/04 06:23:14   415s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:14   415s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:14   415s] No Driving Cell Specified!
[09/04 06:23:14   415s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:14   415s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s]                                  (Actual)               (Required)          
[09/04 06:23:14   415s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:14   415s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:14   415s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:14   415s] Rise Skew                      : 0(ps)                  
[09/04 06:23:14   415s] Fall Skew                      : 0(ps)                  
[09/04 06:23:14   415s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:14   415s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] view setup_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:14   415s] view hold_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:14   415s] **ERROR: (IMPLIC-90):	This command "clockDesign -specFile Clock.ctstch -outDir clock_report ..." does not have the necessary license to run and there are no optional licenses installed that can enable this command using the current base-license of 'fexl'.
[09/04 06:23:14   415s] Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
[09/04 06:23:14   415s] **WARN: (IMPCK-813):	Cannot find NanoRoute license. Give up routing clock nets!
[09/04 06:23:14   415s] *** Look For Un-Routed Clock Tree Net ***
[09/04 06:23:14   415s] ERROR: net UART_CLK in clock tree UART_CLK is not routed
[09/04 06:23:14   415s] ERROR: net UART_CLK__L1_N1 in clock tree UART_CLK is not routed
[09/04 06:23:14   415s] ERROR: net UART_CLK__L2_N1 in clock tree UART_CLK is not routed
[09/04 06:23:14   415s] ERROR: net UART_CLK__L1_N0 in clock tree UART_CLK is not routed
[09/04 06:23:14   415s] ERROR: net UART_CLK__L2_N0 in clock tree UART_CLK is not routed
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Routing correlation check
[09/04 06:23:14   415s] ============================================================
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Min length threshold value is :: 82 microns
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Allowed deviation from route guide is 50%
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Routing correlation check finished, CPU=0:00:00.0 
[09/04 06:23:14   415s] ============================================================
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Wire resistance checks
[09/04 06:23:14   415s] ============================================================
[09/04 06:23:14   415s] Calculating clock delays in preRoute mode...
[09/04 06:23:14   415s] Calculating clock delays in clkRouteOnly mode...
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Wire resistance checks Finished, CPU=0:00:00.0 
[09/04 06:23:14   415s] ============================================================
[09/04 06:23:14   415s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:14   415s] Total Clock Level	: 5
[09/04 06:23:14   415s] ***** Top Nodes *****
[09/04 06:23:14   415s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:14   415s] Level 5 (Total=2	Sink=2)
[09/04 06:23:14   415s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:14   415s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:14   415s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:14   415s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:14   415s] Total Sinks		: 2
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] # Analysis View: setup_scan_analysis_view
[09/04 06:23:14   415s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:14   415s] Nr. of Subtrees                : 1
[09/04 06:23:14   415s] Nr. of Sinks                   : 2
[09/04 06:23:14   415s] Nr. of Buffer                  : 4
[09/04 06:23:14   415s] Nr. of Level (including gates) : 4
[09/04 06:23:14   415s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:14   415s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:14   415s] No Driving Cell Specified!
[09/04 06:23:14   415s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:14   415s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s]                                  (Actual)               (Required)          
[09/04 06:23:14   415s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:14   415s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:14   415s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:14   415s] Rise Skew                      : 0(ps)                  
[09/04 06:23:14   415s] Fall Skew                      : 0(ps)                  
[09/04 06:23:14   415s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:14   415s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] view setup_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:14   415s] view hold_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Clock Analysis (CPU Time 0:00:00.0)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:14   415s] setting up for view 'setup_scan_analysis_view'...
[09/04 06:23:14   415s] setting up for view 'hold_scan_analysis_view'...
[09/04 06:23:14   415s] Selecting the worst MMMC view of clock tree 'UART_CLK' ...
[09/04 06:23:14   415s] resized 0 standard cell(s).
[09/04 06:23:14   415s] inserted 0 standard cell(s).
[09/04 06:23:14   415s] *** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1431.7M) ***
[09/04 06:23:14   415s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1431.7M) ***
[09/04 06:23:14   415s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:14   415s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:14   415s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] None of the clock tree buffers/gates are modified by the skew optimization.
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Switching to the default view 'setup_scan_analysis_view' ...
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] *** None of the buffer chains at roots are modified by the fine-tune process.
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:14   415s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:14   415s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:23:14   415s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:23:14   415s] *** Look For Reconvergent Clock Component ***
[09/04 06:23:14   415s] The clock tree UART_CLK has no reconvergent cell.
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] **** Clock Tree UART_CLK Stat ****
[09/04 06:23:14   415s] Total Clock Level	: 5
[09/04 06:23:14   415s] ***** Top Nodes *****
[09/04 06:23:14   415s] UART_CLK delay[0(ps) 0(ps)] (  UART_CLK__L1_I1/A )
[09/04 06:23:14   415s] Level 5 (Total=2	Sink=2)
[09/04 06:23:14   415s] Level 4 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:14   415s] Level 3 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:14   415s] Level 2 (Total=1	Sink=0	CLKINVX32M=1)
[09/04 06:23:14   415s] Level 1 (Total=1	Sink=0	CLKINVX40M=1)
[09/04 06:23:14   415s] Total Sinks		: 2
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] # Analysis View: setup_scan_analysis_view
[09/04 06:23:14   415s] ********** Clock UART_CLK Pre-Route Timing Analysis **********
[09/04 06:23:14   415s] Nr. of Subtrees                : 1
[09/04 06:23:14   415s] Nr. of Sinks                   : 2
[09/04 06:23:14   415s] Nr. of Buffer                  : 4
[09/04 06:23:14   415s] Nr. of Level (including gates) : 4
[09/04 06:23:14   415s] Root Rise Input Tran           : 0.1(ps)
[09/04 06:23:14   415s] Root Fall Input Tran           : 0.1(ps)
[09/04 06:23:14   415s] No Driving Cell Specified!
[09/04 06:23:14   415s] Max trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:14   415s] Min trig. edge delay at sink(R): u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 139.1(ps)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s]                                  (Actual)               (Required)          
[09/04 06:23:14   415s] Rise Phase Delay               : 139.1~139.1(ps)        0~10(ps)            
[09/04 06:23:14   415s] Fall Phase Delay               : 141.8~141.8(ps)        0~10(ps)            
[09/04 06:23:14   415s] Trig. Edge Skew                : 0(ps)                  200(ps)             
[09/04 06:23:14   415s] Rise Skew                      : 0(ps)                  
[09/04 06:23:14   415s] Fall Skew                      : 0(ps)                  
[09/04 06:23:14   415s] Max. Rise Buffer Tran.         : 46.1(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Fall Buffer Tran.         : 45.1(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Rise Sink Tran.           : 19.5(ps)               200(ps)             
[09/04 06:23:14   415s] Max. Fall Sink Tran.           : 18.8(ps)               200(ps)             
[09/04 06:23:14   415s] Min. Rise Buffer Tran.         : 34.1(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Fall Buffer Tran.         : 31.9(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Rise Sink Tran.           : 19.5(ps)               0(ps)               
[09/04 06:23:14   415s] Min. Fall Sink Tran.           : 18.8(ps)               0(ps)               
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] view setup_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:14   415s] view hold_scan_analysis_view : skew = 0ps (required = 200ps)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Generating Clock Analysis Report clock_report/System_top.clock.report.scan_mode ....
[09/04 06:23:14   415s] Generating Clock Routing Guide System_top.rguide ....
[09/04 06:23:14   415s] Clock Analysis (CPU Time 0:00:00.1)
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] All-RC-Corners-Per-Net-In-Memory is turned OFF...
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Clock gating checks
[09/04 06:23:14   415s] ============================================================
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Clock gating Checks Finished, CPU=0:00:00.0 
[09/04 06:23:14   415s] ============================================================
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] #############################################################################
[09/04 06:23:14   415s] #
[09/04 06:23:14   415s] # Summary of During-Synthesis Checks
[09/04 06:23:14   415s] #
[09/04 06:23:14   415s] #############################################################################
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Types of Check                                    :          Number of warnings
[09/04 06:23:14   415s] ----------------------------------------------------------------------------
[09/04 06:23:14   415s] 
[09/04 06:23:14   415s] Check RefinePlacement move distance               :          0
[09/04 06:23:14   415s] Check route layer follows preference              :          0
[09/04 06:23:14   415s] Check route follows guide                         :          0
[09/04 06:23:14   415s] clock gating checks                               :          0
[09/04 06:23:14   415s] Wire resistance checks                            :          0
[09/04 06:23:14   415s] 
[09/04 06:23:15   415s] *** End ckSynthesis (cpu=0:00:02.8, real=0:00:03.0, mem=1433.5M) ***
[09/04 06:23:15   415s] <clockDesign CMD> saveClockNets -asDontTouch -output clock_report/System_top.dontTouch.scan_mode
[09/04 06:23:15   415s] Redoing specifyClockTree ...
[09/04 06:23:15   415s] Checking spec file integrity...
[09/04 06:23:15   415s] <clockDesign CMD> cleanupSpecifyClockTree
[09/04 06:23:15   415s] <clockDesign CMD> set_analysis_view -setup {setup_func_analysis_view setup_cap_analysis_view setup_scan_analysis_view} -hold {hold_func_analysis_view hold_cap_analysis_view hold_scan_analysis_view}
[09/04 06:23:15   416s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 06:23:15   416s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:23:15   416s] Type 'man IMPEXT-2773' for more detail.
[09/04 06:23:15   416s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:15   416s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:15   416s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:15   416s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:15   416s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:15   416s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:15   416s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:15   416s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:15   416s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:23:15   416s] Type 'man IMPEXT-2776' for more detail.
[09/04 06:23:15   416s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:15   416s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:23:15   416s] **WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
[09/04 06:23:15   416s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:23:15   416s] Summary of Active RC-Corners : 
[09/04 06:23:15   416s]  
[09/04 06:23:15   416s]  Analysis View: setup_func_analysis_view
[09/04 06:23:15   416s]     RC-Corner Name        : RCcorner
[09/04 06:23:15   416s]     RC-Corner Index       : 0
[09/04 06:23:15   416s]     RC-Corner Temperature : 25 Celsius
[09/04 06:23:15   416s]     RC-Corner Cap Table   : ''
[09/04 06:23:15   416s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:23:15   416s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:23:15   416s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:23:15   416s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:23:15   416s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:23:15   416s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:23:15   416s]  
[09/04 06:23:15   416s]  Analysis View: setup_cap_analysis_view
[09/04 06:23:15   416s]     RC-Corner Name        : RCcorner
[09/04 06:23:15   416s]     RC-Corner Index       : 0
[09/04 06:23:15   416s]     RC-Corner Temperature : 25 Celsius
[09/04 06:23:15   416s]     RC-Corner Cap Table   : ''
[09/04 06:23:15   416s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:23:15   416s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:23:15   416s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:23:15   416s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:23:15   416s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:23:15   416s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:23:15   416s]  
[09/04 06:23:15   416s]  Analysis View: setup_scan_analysis_view
[09/04 06:23:15   416s]     RC-Corner Name        : RCcorner
[09/04 06:23:15   416s]     RC-Corner Index       : 0
[09/04 06:23:15   416s]     RC-Corner Temperature : 25 Celsius
[09/04 06:23:15   416s]     RC-Corner Cap Table   : ''
[09/04 06:23:15   416s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:23:15   416s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:23:15   416s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:23:15   416s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:23:15   416s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:23:15   416s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:23:15   416s]  
[09/04 06:23:15   416s]  Analysis View: hold_func_analysis_view
[09/04 06:23:15   416s]     RC-Corner Name        : RCcorner
[09/04 06:23:15   416s]     RC-Corner Index       : 0
[09/04 06:23:15   416s]     RC-Corner Temperature : 25 Celsius
[09/04 06:23:15   416s]     RC-Corner Cap Table   : ''
[09/04 06:23:15   416s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:23:15   416s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:23:15   416s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:23:15   416s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:23:15   416s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:23:15   416s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:23:15   416s]  
[09/04 06:23:15   416s]  Analysis View: hold_cap_analysis_view
[09/04 06:23:15   416s]     RC-Corner Name        : RCcorner
[09/04 06:23:15   416s]     RC-Corner Index       : 0
[09/04 06:23:15   416s]     RC-Corner Temperature : 25 Celsius
[09/04 06:23:15   416s]     RC-Corner Cap Table   : ''
[09/04 06:23:15   416s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:23:15   416s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:23:15   416s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:23:15   416s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:23:15   416s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:23:15   416s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:23:15   416s]  
[09/04 06:23:15   416s]  Analysis View: hold_scan_analysis_view
[09/04 06:23:15   416s]     RC-Corner Name        : RCcorner
[09/04 06:23:15   416s]     RC-Corner Index       : 0
[09/04 06:23:15   416s]     RC-Corner Temperature : 25 Celsius
[09/04 06:23:15   416s]     RC-Corner Cap Table   : ''
[09/04 06:23:15   416s]     RC-Corner PreRoute Res Factor         : 1
[09/04 06:23:15   416s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 06:23:15   416s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 06:23:15   416s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 06:23:15   416s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 06:23:15   416s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 06:23:15   416s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 06:23:15   416s] *Info: initialize multi-corner CTS.
[09/04 06:23:15   416s] Current (total cpu=0:06:55, real=0:25:28, peak res=809.0M, current mem=1366.9M)
[09/04 06:23:15   416s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:23:15   416s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:23:15   416s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:23:15   416s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:23:15   416s] Number of path exceptions in the constraint file = 2
[09/04 06:23:15   416s] Number of paths exceptions after getting compressed = 2
[09/04 06:23:15   416s] INFO (CTE): Constraints read successfully.
[09/04 06:23:15   416s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=750.1M, current mem=1379.6M)
[09/04 06:23:15   416s] Current (total cpu=0:06:55, real=0:25:28, peak res=809.0M, current mem=1379.6M)
[09/04 06:23:15   416s] Current (total cpu=0:06:55, real=0:25:28, peak res=809.0M, current mem=1379.6M)
[09/04 06:23:15   416s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:23:15   416s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:23:15   416s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:23:15   416s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:23:15   416s] Number of path exceptions in the constraint file = 2
[09/04 06:23:15   416s] Number of paths exceptions after getting compressed = 2
[09/04 06:23:15   416s] INFO (CTE): Constraints read successfully.
[09/04 06:23:15   416s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=750.4M, current mem=1379.6M)
[09/04 06:23:15   416s] Current (total cpu=0:06:55, real=0:25:28, peak res=809.0M, current mem=1379.6M)
[09/04 06:23:15   416s] Current (total cpu=0:06:55, real=0:25:28, peak res=809.0M, current mem=1379.6M)
[09/04 06:23:15   416s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[09/04 06:23:15   416s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:23:15   416s] Number of path exceptions in the constraint file = 2
[09/04 06:23:15   416s] Number of paths exceptions after getting compressed = 2
[09/04 06:23:15   416s] INFO (CTE): Constraints read successfully.
[09/04 06:23:15   416s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=750.8M, current mem=1379.6M)
[09/04 06:23:15   416s] Current (total cpu=0:06:55, real=0:25:28, peak res=809.0M, current mem=1379.6M)
[09/04 06:23:15   416s] Summary for sequential cells idenfication: 
[09/04 06:23:15   416s] Identified SBFF number: 146
[09/04 06:23:15   416s] Identified MBFF number: 0
[09/04 06:23:15   416s] Not identified SBFF number: 0
[09/04 06:23:15   416s] Not identified MBFF number: 0
[09/04 06:23:15   416s] Number of sequential cells which are not FFs: 28
[09/04 06:23:15   416s] 
[09/04 06:23:15   416s] Total number of combinational cells: 433
[09/04 06:23:15   416s] Total number of sequential cells: 174
[09/04 06:23:15   416s] Total number of tristate cells: 10
[09/04 06:23:15   416s] Total number of level shifter cells: 0
[09/04 06:23:15   416s] Total number of power gating cells: 0
[09/04 06:23:15   416s] Total number of isolation cells: 0
[09/04 06:23:15   416s] Total number of power switch cells: 0
[09/04 06:23:15   416s] Total number of pulse generator cells: 0
[09/04 06:23:15   416s] Total number of always on buffers: 0
[09/04 06:23:15   416s] Total number of retention cells: 0
[09/04 06:23:15   416s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/04 06:23:15   416s] Total number of usable buffers: 26
[09/04 06:23:15   416s] List of unusable buffers:
[09/04 06:23:15   416s] Total number of unusable buffers: 0
[09/04 06:23:15   416s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/04 06:23:15   416s] Total number of usable inverters: 28
[09/04 06:23:15   416s] List of unusable inverters:
[09/04 06:23:15   416s] Total number of unusable inverters: 0
[09/04 06:23:15   416s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/04 06:23:15   416s] Total number of identified usable delay cells: 8
[09/04 06:23:15   416s] List of identified unusable delay cells:
[09/04 06:23:15   416s] Total number of identified unusable delay cells: 0
[09/04 06:23:15   416s] **clockDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1379.6M **
[09/04 06:23:15   416s] 
[09/04 06:23:15   416s] *** Summary of all messages that are not suppressed in this session:
[09/04 06:23:15   416s] Severity  ID               Count  Summary                                  
[09/04 06:23:15   416s] WARNING   IMPEXT-2766         24  The sheet resistance for layer %s is not...
[09/04 06:23:15   416s] WARNING   IMPEXT-2773          4  The via resistance between layers %s and...
[09/04 06:23:15   416s] WARNING   IMPEXT-2776         20  The via resistance between layers %s and...
[09/04 06:23:15   416s] WARNING   IMPCK-6351           1  Clock %s has not been routed yet. Wire r...
[09/04 06:23:15   416s] WARNING   IMPCK-719            1  No clock tree has been synthesized.      
[09/04 06:23:15   416s] WARNING   IMPCK-209            2  Clock %s has been synthesized. Type 'man...
[09/04 06:23:15   416s] WARNING   IMPCK-767            4  Find clock buffer %s in the clock tree.  
[09/04 06:23:15   416s] WARNING   IMPCK-813            3  Cannot find NanoRoute license. Give up r...
[09/04 06:23:15   416s] WARNING   IMPCK-8086           9  The command %s is obsolete and will be r...
[09/04 06:23:15   416s] WARNING   IMPCK-7111           2  Find no downstream free points to minimi...
[09/04 06:23:15   416s] ERROR     IMPLIC-90            3  This command %sdoes not have the necessa...
[09/04 06:23:15   416s] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[09/04 06:23:15   416s] WARNING   IMPTCM-77           18  Option "%s" for command %s is obsolete a...
[09/04 06:23:15   416s] *** Message Summary: 112 warning(s), 3 error(s)
[09/04 06:23:15   416s] 
[09/04 06:23:54   423s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/04 06:23:54   423s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix System_top_postCTS -outDir timingReports
[09/04 06:23:54   423s] Start to check current routing status for nets...
[09/04 06:23:54   423s] Using hname+ instead name for net compare
[09/04 06:23:54   423s] All nets will be re-routed.
[09/04 06:23:54   423s] End to check current routing status for nets (mem=1379.6M)
[09/04 06:23:54   423s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/04 06:23:54   423s] [PSP] Started earlyGlobalRoute kernel
[09/04 06:23:54   423s] [PSP] Initial Peak syMemory usage = 1379.6 MB
[09/04 06:23:54   423s] (I)       Reading DB...
[09/04 06:23:54   423s] (I)       congestionReportName   : 
[09/04 06:23:54   423s] [NR-eagl] buildTerm2TermWires    : 1
[09/04 06:23:54   423s] [NR-eagl] doTrackAssignment      : 1
[09/04 06:23:54   423s] (I)       dumpBookshelfFiles     : 0
[09/04 06:23:54   423s] [NR-eagl] numThreads             : 1
[09/04 06:23:54   423s] [NR-eagl] honorMsvRouteConstraint: false
[09/04 06:23:54   423s] (I)       honorPin               : false
[09/04 06:23:54   423s] (I)       honorPinGuide          : true
[09/04 06:23:54   423s] (I)       honorPartition         : false
[09/04 06:23:54   423s] (I)       allowPartitionCrossover: false
[09/04 06:23:54   423s] (I)       honorSingleEntry       : true
[09/04 06:23:54   423s] (I)       honorSingleEntryStrong : true
[09/04 06:23:54   423s] (I)       handleViaSpacingRule   : false
[09/04 06:23:54   423s] (I)       PDConstraint           : none
[09/04 06:23:54   423s] [NR-eagl] honorClockSpecNDR      : 0
[09/04 06:23:54   423s] (I)       routingEffortLevel     : 3
[09/04 06:23:54   423s] [NR-eagl] minRouteLayer          : 2
[09/04 06:23:54   423s] [NR-eagl] maxRouteLayer          : 2147483647
[09/04 06:23:54   423s] (I)       numRowsPerGCell        : 1
[09/04 06:23:54   423s] (I)       speedUpLargeDesign     : 0
[09/04 06:23:54   423s] (I)       speedUpBlkViolationClean: 0
[09/04 06:23:54   423s] (I)       autoGCellMerging       : 1
[09/04 06:23:54   423s] (I)       multiThreadingTA       : 0
[09/04 06:23:54   423s] (I)       punchThroughDistance   : -1
[09/04 06:23:54   423s] (I)       blockedPinEscape       : 0
[09/04 06:23:54   423s] (I)       blkAwareLayerSwitching : 0
[09/04 06:23:54   423s] (I)       betterClockWireModeling: 0
[09/04 06:23:54   423s] (I)       scenicBound            : 1.15
[09/04 06:23:54   423s] (I)       maxScenicToAvoidBlk    : 100.00
[09/04 06:23:54   423s] (I)       source-to-sink ratio   : 0.00
[09/04 06:23:54   423s] (I)       targetCongestionRatio  : 1.00
[09/04 06:23:54   423s] (I)       layerCongestionRatio   : 0.70
[09/04 06:23:54   423s] (I)       m1CongestionRatio      : 0.10
[09/04 06:23:54   423s] (I)       m2m3CongestionRatio    : 0.70
[09/04 06:23:54   423s] (I)       pinAccessEffort        : 0.10
[09/04 06:23:54   423s] (I)       localRouteEffort       : 1.00
[09/04 06:23:54   423s] (I)       numSitesBlockedByOneVia: 8.00
[09/04 06:23:54   423s] (I)       supplyScaleFactorH     : 1.00
[09/04 06:23:54   423s] (I)       supplyScaleFactorV     : 1.00
[09/04 06:23:54   423s] (I)       highlight3DOverflowFactor: 0.00
[09/04 06:23:54   423s] (I)       skipTrackCommand             : 
[09/04 06:23:54   423s] (I)       readTROption           : true
[09/04 06:23:54   423s] (I)       extraSpacingBothSide   : false
[09/04 06:23:54   423s] [NR-eagl] numTracksPerClockWire  : 0
[09/04 06:23:54   423s] (I)       routeSelectedNetsOnly  : false
[09/04 06:23:54   423s] (I)       before initializing RouteDB syMemory usage = 1379.6 MB
[09/04 06:23:54   423s] (I)       starting read tracks
[09/04 06:23:54   423s] (I)       build grid graph
[09/04 06:23:54   423s] (I)       build grid graph start
[09/04 06:23:54   423s] [NR-eagl] Layer1 has no routable track
[09/04 06:23:54   423s] [NR-eagl] Layer2 has single uniform track structure
[09/04 06:23:54   423s] [NR-eagl] Layer3 has single uniform track structure
[09/04 06:23:54   423s] [NR-eagl] Layer4 has single uniform track structure
[09/04 06:23:54   423s] [NR-eagl] Layer5 has single uniform track structure
[09/04 06:23:54   423s] [NR-eagl] Layer6 has single uniform track structure
[09/04 06:23:54   423s] (I)       build grid graph end
[09/04 06:23:54   423s] (I)       Layer1   numNetMinLayer=1644
[09/04 06:23:54   423s] (I)       Layer2   numNetMinLayer=25
[09/04 06:23:54   423s] (I)       Layer3   numNetMinLayer=0
[09/04 06:23:54   423s] (I)       Layer4   numNetMinLayer=0
[09/04 06:23:54   423s] (I)       Layer5   numNetMinLayer=0
[09/04 06:23:54   423s] (I)       Layer6   numNetMinLayer=0
[09/04 06:23:54   423s] [NR-eagl] numViaLayers=5
[09/04 06:23:54   423s] (I)       end build via table
[09/04 06:23:54   423s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[09/04 06:23:54   423s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/04 06:23:54   423s] (I)       num ignored nets =0
[09/04 06:23:54   423s] (I)       readDataFromPlaceDB
[09/04 06:23:54   423s] (I)       Read net information..
[09/04 06:23:54   423s] [NR-eagl] Read numTotalNets=1669  numIgnoredNets=0
[09/04 06:23:54   423s] (I)       Read testcase time = 0.000 seconds
[09/04 06:23:54   423s] 
[09/04 06:23:54   423s] (I)       totalGlobalPin=6288, totalPins=6367
[09/04 06:23:54   423s] (I)       Model blockage into capacity
[09/04 06:23:54   423s] (I)       Read numBlocks=2299  numPreroutedWires=0  numCapScreens=0
[09/04 06:23:54   423s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/04 06:23:54   423s] (I)       blocked area on Layer2 : 3277654400  (1.41%)
[09/04 06:23:54   423s] (I)       blocked area on Layer3 : 3859346400  (1.67%)
[09/04 06:23:54   423s] (I)       blocked area on Layer4 : 31194515200  (13.46%)
[09/04 06:23:54   423s] (I)       blocked area on Layer5 : 6406852800  (2.77%)
[09/04 06:23:54   423s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/04 06:23:54   423s] (I)       Modeling time = 0.000 seconds
[09/04 06:23:54   423s] 
[09/04 06:23:54   423s] [NR-eagl] There are 25 clock nets ( 25 with NDR ).
[09/04 06:23:54   423s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1379.6 MB
[09/04 06:23:54   423s] (I)       Layer1  viaCost=300.00
[09/04 06:23:54   423s] (I)       Layer2  viaCost=100.00
[09/04 06:23:54   423s] (I)       Layer3  viaCost=100.00
[09/04 06:23:54   423s] (I)       Layer4  viaCost=100.00
[09/04 06:23:54   423s] (I)       Layer5  viaCost=200.00
[09/04 06:23:54   423s] (I)       ---------------------Grid Graph Info--------------------
[09/04 06:23:54   423s] (I)       routing area        :  (0, 0) - (481340, 481340)
[09/04 06:23:54   423s] (I)       core area           :  (0, 0) - (481340, 481340)
[09/04 06:23:54   423s] (I)       Site Width          :   820  (dbu)
[09/04 06:23:54   423s] (I)       Row Height          :  5740  (dbu)
[09/04 06:23:54   423s] (I)       GCell Width         :  5740  (dbu)
[09/04 06:23:54   423s] (I)       GCell Height        :  5740  (dbu)
[09/04 06:23:54   423s] (I)       grid                :    84    84     6
[09/04 06:23:54   423s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/04 06:23:54   423s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/04 06:23:54   423s] (I)       Default wire width  :   320   400   400   400   400   800
[09/04 06:23:54   423s] (I)       Default wire space  :   360   420   420   420   420   840
[09/04 06:23:54   423s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/04 06:23:54   423s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/04 06:23:54   423s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/04 06:23:54   423s] (I)       Total num of tracks :     0   587   587   587   587   293
[09/04 06:23:54   423s] (I)       Num of masks        :     1     1     1     1     1     1
[09/04 06:23:54   423s] (I)       --------------------------------------------------------
[09/04 06:23:54   423s] 
[09/04 06:23:54   423s] (I)       After initializing earlyGlobalRoute syMemory usage = 1379.6 MB
[09/04 06:23:54   423s] (I)       Loading and dumping file time : 0.01 seconds
[09/04 06:23:54   423s] (I)       ============= Initialization =============
[09/04 06:23:54   423s] [NR-eagl] EstWL : 16090
[09/04 06:23:54   423s] 
[09/04 06:23:54   423s] (I)       total 2D Cap : 91420 = (47802 H, 43618 V)
[09/04 06:23:54   423s] (I)       botLay=Layer3  topLay=Layer4  numSeg=289
[09/04 06:23:54   423s] (I)       ============  Phase 1a Route ============
[09/04 06:23:54   423s] (I)       Phase 1a runs 0.00 seconds
[09/04 06:23:54   423s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[09/04 06:23:54   423s] [NR-eagl] Usage: 975 = (467 H, 508 V) = (0.98% H, 1.06% V) = (1.340e+03um H, 1.458e+03um V)
[09/04 06:23:54   423s] [NR-eagl] 
[09/04 06:23:54   423s] (I)       ============  Phase 1b Route ============
[09/04 06:23:54   423s] (I)       Phase 1b runs 0.00 seconds
[09/04 06:23:54   423s] [NR-eagl] Usage: 976 = (468 H, 508 V) = (0.98% H, 1.06% V) = (1.343e+03um H, 1.458e+03um V)
[09/04 06:23:54   423s] [NR-eagl] 
[09/04 06:23:54   423s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.12% V
[09/04 06:23:54   423s] 
[09/04 06:23:54   423s] (I)       ============  Phase 1c Route ============
[09/04 06:23:54   423s] (I)       Level2 Grid: 17 x 17
[09/04 06:23:54   423s] (I)       Phase 1c runs 0.00 seconds
[09/04 06:23:54   423s] [NR-eagl] Usage: 976 = (468 H, 508 V) = (0.98% H, 1.06% V) = (1.343e+03um H, 1.458e+03um V)
[09/04 06:23:54   423s] [NR-eagl] 
[09/04 06:23:54   423s] (I)       ============  Phase 1d Route ============
[09/04 06:23:54   423s] (I)       Phase 1d runs 0.00 seconds
[09/04 06:23:54   423s] [NR-eagl] Usage: 976 = (468 H, 508 V) = (0.98% H, 1.06% V) = (1.343e+03um H, 1.458e+03um V)
[09/04 06:23:54   423s] [NR-eagl] 
[09/04 06:23:54   423s] (I)       ============  Phase 1e Route ============
[09/04 06:23:54   423s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:23:54   423s] [NR-eagl] Usage: 976 = (468 H, 508 V) = (0.98% H, 1.06% V) = (1.343e+03um H, 1.458e+03um V)
[09/04 06:23:54   423s] [NR-eagl] 
[09/04 06:23:54   423s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.12% V
[09/04 06:23:54   423s] 
[09/04 06:23:54   423s] (I)       dpBasedLA: time=0.00  totalOF=18210  totalVia=1004  totalWL=976  total(Via+WL)=1980 
[09/04 06:23:54   423s] (I)       total 2D Cap : 210247 = (95936 H, 114311 V)
[09/04 06:23:54   423s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4337
[09/04 06:23:54   423s] (I)       ============  Phase 1a Route ============
[09/04 06:23:54   423s] (I)       Phase 1a runs 0.00 seconds
[09/04 06:23:54   423s] [NR-eagl] Usage: 16091 = (7840 H, 8251 V) = (8.17% H, 8.60% V) = (2.250e+04um H, 2.368e+04um V)
[09/04 06:23:54   423s] [NR-eagl] 
[09/04 06:23:54   423s] (I)       ============  Phase 1b Route ============
[09/04 06:23:54   423s] [NR-eagl] Usage: 16091 = (7840 H, 8251 V) = (8.17% H, 8.60% V) = (2.250e+04um H, 2.368e+04um V)
[09/04 06:23:54   423s] [NR-eagl] 
[09/04 06:23:54   423s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/04 06:23:54   423s] 
[09/04 06:23:54   423s] (I)       ============  Phase 1c Route ============
[09/04 06:23:54   423s] [NR-eagl] Usage: 16091 = (7840 H, 8251 V) = (8.17% H, 8.60% V) = (2.250e+04um H, 2.368e+04um V)
[09/04 06:23:54   423s] [NR-eagl] 
[09/04 06:23:54   423s] (I)       ============  Phase 1d Route ============
[09/04 06:23:54   423s] [NR-eagl] Usage: 16091 = (7840 H, 8251 V) = (8.17% H, 8.60% V) = (2.250e+04um H, 2.368e+04um V)
[09/04 06:23:54   423s] [NR-eagl] 
[09/04 06:23:54   423s] (I)       ============  Phase 1e Route ============
[09/04 06:23:54   423s] (I)       Phase 1e runs 0.00 seconds
[09/04 06:23:54   423s] [NR-eagl] Usage: 16091 = (7840 H, 8251 V) = (8.17% H, 8.60% V) = (2.250e+04um H, 2.368e+04um V)
[09/04 06:23:54   423s] [NR-eagl] 
[09/04 06:23:54   423s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/04 06:23:54   423s] 
[09/04 06:23:54   423s] (I)       dpBasedLA: time=0.00  totalOF=113770  totalVia=12132  totalWL=15114  total(Via+WL)=27246 
[09/04 06:23:54   423s] (I)       ============  Phase 1l Route ============
[09/04 06:23:54   423s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/04 06:23:54   423s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/04 06:23:54   423s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/04 06:23:54   423s] 
[09/04 06:23:54   423s] (I)       ============= track Assignment ============
[09/04 06:23:54   423s] (I)       extract Global 3D Wires
[09/04 06:23:54   423s] (I)       Extract Global WL : time=0.00
[09/04 06:23:54   423s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/04 06:23:54   423s] (I)       track assignment initialization runtime=446 millisecond
[09/04 06:23:54   423s] (I)       #threads=1 for track assignment
[09/04 06:23:54   423s] (I)       track assignment kernel runtime=12934 millisecond
[09/04 06:23:54   423s] (I)       End Greedy Track Assignment
[09/04 06:23:54   423s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6352
[09/04 06:23:54   423s] [NR-eagl] Layer2(METAL2)(V) length: 1.833202e+04um, number of vias: 8972
[09/04 06:23:54   423s] [NR-eagl] Layer3(METAL3)(H) length: 2.154442e+04um, number of vias: 1007
[09/04 06:23:54   423s] [NR-eagl] Layer4(METAL4)(V) length: 5.944850e+03um, number of vias: 168
[09/04 06:23:54   423s] [NR-eagl] Layer5(METAL5)(H) length: 1.768942e+03um, number of vias: 34
[09/04 06:23:54   423s] [NR-eagl] Layer6(METAL6)(V) length: 2.152500e+02um, number of vias: 0
[09/04 06:23:54   423s] [NR-eagl] Total length: 4.780548e+04um, number of vias: 16533
[09/04 06:23:54   423s] [NR-eagl] End Peak syMemory usage = 1379.6 MB
[09/04 06:23:54   423s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
[09/04 06:23:54   423s] Extraction called for design 'System_top' of instances=1509 and nets=1807 using extraction engine 'preRoute' .
[09/04 06:23:54   423s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:23:54   423s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:23:54   423s] PreRoute RC Extraction called for design System_top.
[09/04 06:23:54   423s] RC Extraction called in multi-corner(1) mode.
[09/04 06:23:54   423s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:23:54   423s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:23:54   423s] RCMode: PreRoute
[09/04 06:23:54   423s]       RC Corner Indexes            0   
[09/04 06:23:54   423s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:23:54   423s] Resistance Scaling Factor    : 1.00000 
[09/04 06:23:54   423s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:23:54   423s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:23:54   423s] Shrink Factor                : 1.00000
[09/04 06:23:54   423s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 06:23:54   423s] Updating RC grid for preRoute extraction ...
[09/04 06:23:54   423s] Initializing multi-corner resistance tables ...
[09/04 06:23:54   423s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1379.602M)
[09/04 06:23:54   423s] Effort level <high> specified for reg2reg path_group
[09/04 06:23:54   423s] Effort level <high> specified for reg2cgate path_group
[09/04 06:23:54   423s] #################################################################################
[09/04 06:23:54   423s] # Design Stage: PreRoute
[09/04 06:23:54   423s] # Design Name: System_top
[09/04 06:23:54   423s] # Design Mode: 90nm
[09/04 06:23:54   423s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:23:54   423s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:23:54   423s] # Signoff Settings: SI Off 
[09/04 06:23:54   423s] #################################################################################
[09/04 06:23:54   423s] Calculate delays in BcWc mode...
[09/04 06:23:54   423s] Calculate delays in BcWc mode...
[09/04 06:23:54   423s] Calculate delays in BcWc mode...
[09/04 06:23:54   423s] Topological Sorting (CPU = 0:00:00.0, MEM = 1393.4M, InitMEM = 1393.4M)
[09/04 06:23:54   423s] *** Calculating scaling factor for min_library libraries using the default operating condition of each library.
[09/04 06:23:57   426s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:23:57   426s] End delay calculation. (MEM=1473.3 CPU=0:00:00.3 REAL=0:00:00.0)
[09/04 06:23:57   426s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1473.3M) ***
[09/04 06:23:57   426s] *** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:07:05 mem=1473.3M)
[09/04 06:23:57   426s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_func_analysis_view hold_cap_analysis_view 
 hold_scan_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.240  |  0.148  |  0.574  | -0.240  |
|           TNS (ns):| -0.477  |  0.000  |  0.000  | -0.477  |
|    Violating Paths:|    2    |    0    |    0    |    2    |
|          All Paths:|   482   |   476   |    1    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 35.246%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[09/04 06:23:57   426s] Total CPU time: 3.34 sec
[09/04 06:23:57   426s] Total Real time: 3.0 sec
[09/04 06:23:57   426s] Total Memory Usage: 1383.964844 Mbytes
[09/04 06:26:27   451s] <CMD> getOpCond -max
[09/04 06:26:27   451s] max: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
[09/04 06:26:27   451s] <CMD> getOpCond -max
[09/04 06:26:27   451s] max: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
[09/04 06:27:49   465s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/04 06:27:49   465s] <CMD> optDesign -postCTS -hold
[09/04 06:27:49   465s] GigaOpt running with 1 threads.
[09/04 06:27:49   465s] Info: 1 threads available for lower-level modules during optimization.
[09/04 06:27:49   465s] #spOpts: mergeVia=F 
[09/04 06:27:49   465s] Core basic site is TSM130NMMETROSITE
[09/04 06:27:49   465s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:27:49   465s] Summary for sequential cells idenfication: 
[09/04 06:27:49   465s] Identified SBFF number: 146
[09/04 06:27:49   465s] Identified MBFF number: 0
[09/04 06:27:49   465s] Not identified SBFF number: 0
[09/04 06:27:49   465s] Not identified MBFF number: 0
[09/04 06:27:49   465s] Number of sequential cells which are not FFs: 28
[09/04 06:27:49   465s] 
[09/04 06:27:49   465s] #spOpts: mergeVia=F 
[09/04 06:27:54   470s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1404.3M, totSessionCpu=0:07:49 **
[09/04 06:27:54   470s] *** optDesign -postCTS ***
[09/04 06:27:54   470s] DRC Margin: user margin 0.0
[09/04 06:27:54   470s] Hold Target Slack: user slack 0
[09/04 06:27:54   470s] Setup Target Slack: user slack 0;
[09/04 06:27:54   470s] setUsefulSkewMode -noEcoRoute
[09/04 06:27:54   470s] Summary for sequential cells idenfication: 
[09/04 06:27:54   470s] Identified SBFF number: 146
[09/04 06:27:54   470s] Identified MBFF number: 0
[09/04 06:27:54   470s] Not identified SBFF number: 0
[09/04 06:27:54   470s] Not identified MBFF number: 0
[09/04 06:27:54   470s] Number of sequential cells which are not FFs: 28
[09/04 06:27:54   470s] 
[09/04 06:27:54   470s] Start to check current routing status for nets...
[09/04 06:27:54   470s] Using hname+ instead name for net compare
[09/04 06:27:54   470s] All nets are already routed correctly.
[09/04 06:27:54   470s] End to check current routing status for nets (mem=1404.3M)
[09/04 06:27:54   470s] Compute RC Scale Done ...
[09/04 06:27:54   470s] *info: All cells identified as Buffer and Delay cells:
[09/04 06:27:54   470s] *info:   with footprint "DLY1X1M" or "BUFX2M": 
[09/04 06:27:54   470s] *info: ------------------------------------------------------------------
[09/04 06:27:54   470s] *info: (dly) DLY4X1M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY3X1M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY2X1M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY1X1M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY4X4M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY3X4M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY2X4M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY1X4M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY4X1M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY3X1M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY2X1M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY1X1M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY4X4M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY3X4M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY2X4M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (dly) DLY1X4M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX1M            -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX2M               -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX2M            -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX3M            -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX3M               -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX4M               -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX4M            -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX5M               -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX6M            -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX6M               -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX8M               -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX8M            -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX10M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX12M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX12M           -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX14M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX16M           -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX16M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX18M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX20M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX20M           -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX24M           -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX24M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX32M           -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX32M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX40M           -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX1M            -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX2M               -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX2M            -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX3M            -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX3M               -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX4M               -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX4M            -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX5M               -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX6M            -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX6M               -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX8M               -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX8M            -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX10M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX12M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX12M           -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX14M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX16M           -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX16M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX18M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX20M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX20M           -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX24M           -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX24M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX32M           -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) BUFX32M              -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] *info: (buf) CLKBUFX40M           -  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
[09/04 06:27:54   470s] PhyDesignGrid: maxLocalDensity 0.98
[09/04 06:27:54   470s] #spOpts: mergeVia=F 
[09/04 06:27:54   470s] Core basic site is TSM130NMMETROSITE
[09/04 06:27:54   470s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:27:54   470s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/04 06:27:54   470s] GigaOpt Hold Optimizer is used
[09/04 06:27:54   470s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:49 mem=1491.5M ***
[09/04 06:27:54   470s] Effort level <high> specified for reg2reg path_group
[09/04 06:27:54   470s] Effort level <high> specified for reg2cgate path_group
[09/04 06:27:54   470s] **INFO: Starting Blocking QThread with 1 CPU
[09/04 06:27:54   470s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/04 06:27:54   470s] #################################################################################
[09/04 06:27:54   470s] # Design Stage: PreRoute
[09/04 06:27:54   470s] # Design Name: System_top
[09/04 06:27:54   470s] # Design Mode: 90nm
[09/04 06:27:54   470s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:27:54   470s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:27:54   470s] # Signoff Settings: SI Off 
[09/04 06:27:54   470s] #################################################################################
[09/04 06:27:54   470s] AAE_INFO: 1 threads acquired from CTE.
[09/04 06:27:54   470s] Calculate delays in BcWc mode...
[09/04 06:27:54   470s] Calculate delays in BcWc mode...
[09/04 06:27:54   470s] Calculate delays in BcWc mode...
[09/04 06:27:54   470s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.5M, InitMEM = 0.5M)
[09/04 06:27:54   470s] *** Calculating scaling factor for min_library libraries using the default operating condition of each library.
[09/04 06:27:55   470s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:27:55   470s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:01.0)
[09/04 06:27:55   470s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 0.0M) ***
[09/04 06:27:55   470s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M)
[09/04 06:27:55   470s] 
[09/04 06:27:55   470s] Views Dominance Info:
[09/04 06:27:55   470s]  hold_func_analysis_view
[09/04 06:27:55   470s]   Dominating WNS: -0.2402ns
[09/04 06:27:55   470s]   Dominating TNS: 0.4773ns
[09/04 06:27:55   470s]   Dominating nodes: 441
[09/04 06:27:55   470s]   Dominating failing nodes: 2
[09/04 06:27:55   470s]  hold_scan_analysis_view
[09/04 06:27:55   470s]   Dominating WNS: 0.1965ns
[09/04 06:27:55   470s]   Dominating TNS: 0.0000ns
[09/04 06:27:55   470s]   Dominating nodes: 37
[09/04 06:27:55   470s]   Dominating failing nodes: 0
[09/04 06:27:55   470s]  hold_cap_analysis_view
[09/04 06:27:55   470s]   Dominating WNS: 0.1484ns
[09/04 06:27:55   470s]   Dominating TNS: 0.0000ns
[09/04 06:27:55   470s]   Dominating nodes: 1
[09/04 06:27:55   470s]   Dominating failing nodes: 0
[09/04 06:27:55   470s] 
[09/04 06:27:55   470s] Active hold views:
[09/04 06:27:55   470s]  hold_func_analysis_view
[09/04 06:27:55   470s]   Dominating endpoints: 441
[09/04 06:27:55   470s]   Dominating TNS: -0.477
[09/04 06:27:55   470s] 
[09/04 06:27:55   470s] 
[09/04 06:27:55   470s] Views Dominance Info:
[09/04 06:27:55   470s]  hold_func_analysis_view
[09/04 06:27:55   470s]   Dominating WNS: -0.2402ns
[09/04 06:27:55   470s]   Dominating TNS: 0.4773ns
[09/04 06:27:55   470s]   Dominating nodes: 441
[09/04 06:27:55   470s]   Dominating failing nodes: 2
[09/04 06:27:55   470s]  hold_scan_analysis_view
[09/04 06:27:55   470s]   Dominating WNS: 0.1965ns
[09/04 06:27:55   470s]   Dominating TNS: 0.0000ns
[09/04 06:27:55   470s]   Dominating nodes: 37
[09/04 06:27:55   470s]   Dominating failing nodes: 0
[09/04 06:27:55   470s]  hold_cap_analysis_view
[09/04 06:27:55   470s]   Dominating WNS: 0.1484ns
[09/04 06:27:55   470s]   Dominating TNS: 0.0000ns
[09/04 06:27:55   470s]   Dominating nodes: 1
[09/04 06:27:55   470s]   Dominating failing nodes: 0
[09/04 06:27:55   470s] 
[09/04 06:27:55   470s] Active hold views:
[09/04 06:27:55   470s]  hold_func_analysis_view
[09/04 06:27:55   470s]   Dominating endpoints: 441
[09/04 06:27:55   470s]   Dominating TNS: -0.477
[09/04 06:27:55   470s] 
[09/04 06:27:55   470s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=0.0M ***
[09/04 06:27:56   470s] Done building hold timer [19 node(s), 52 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:00:01.0 mem=0.0M ***
[09/04 06:27:56   471s]  
_______________________________________________________________________
[09/04 06:27:56   471s] 
[09/04 06:27:56   471s] Optimization is working on the following views:
[09/04 06:27:56   471s]   Setup views: setup_func_analysis_view 
[09/04 06:27:56   471s]   Hold  views: hold_func_analysis_view hold_cap_analysis_view hold_scan_analysis_view 
[09/04 06:27:56   471s] #################################################################################
[09/04 06:27:56   471s] # Design Stage: PreRoute
[09/04 06:27:56   471s] # Design Name: System_top
[09/04 06:27:56   471s] # Design Mode: 90nm
[09/04 06:27:56   471s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:27:56   471s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:27:56   471s] # Signoff Settings: SI Off 
[09/04 06:27:56   471s] #################################################################################
[09/04 06:27:56   471s] AAE_INFO: 1 threads acquired from CTE.
[09/04 06:27:56   471s] Calculate delays in BcWc mode...
[09/04 06:27:56   471s] Topological Sorting (CPU = 0:00:00.0, MEM = 1491.5M, InitMEM = 1491.5M)
[09/04 06:27:56   471s] *** Calculating scaling factor for max_library libraries using the default operating condition of each library.
[09/04 06:27:56   471s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:27:56   471s] End delay calculation. (MEM=1485.57 CPU=0:00:00.2 REAL=0:00:00.0)
[09/04 06:27:56   471s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1485.6M) ***
[09/04 06:27:56   471s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:07:50 mem=1485.6M)
[09/04 06:27:56   471s] Done building cte setup timing graph (fixHold) cpu=0:00:00.3 real=0:00:02.0 totSessionCpu=0:07:50 mem=1485.6M ***
[09/04 06:27:56   471s] *info: category slack lower bound [L 0.0] default
[09/04 06:27:56   471s] *info: category slack lower bound [H 0.0] reg2cgate 
[09/04 06:27:56   471s] *info: category slack lower bound [H 0.0] reg2reg 
[09/04 06:27:56   471s] --------------------------------------------------- 
[09/04 06:27:56   471s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/04 06:27:56   471s] --------------------------------------------------- 
[09/04 06:27:56   471s]          WNS    reg2regWNS
[09/04 06:27:56   471s]     4.166 ns      4.166 ns
[09/04 06:27:56   471s] --------------------------------------------------- 
[09/04 06:27:56   471s] Restoring autoHoldViews:  hold_func_analysis_view
[09/04 06:27:56   472s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_analysis_view
Hold  views included:
 hold_func_analysis_view hold_cap_analysis_view 
 hold_scan_analysis_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  4.166  |  4.166  | 17.342  | 20.086  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   445   |   439   |    1    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.240  |  0.148  |  0.574  | -0.240  |
|           TNS (ns):| -0.477  |  0.000  |  0.000  | -0.477  |
|    Violating Paths:|    2    |    0    |    0    |    2    |
|          All Paths:|   482   |   476   |    1    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.246%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[09/04 06:27:56   472s] Identified SBFF number: 146
[09/04 06:27:56   472s] Identified MBFF number: 0
[09/04 06:27:56   472s] Not identified SBFF number: 0
[09/04 06:27:56   472s] Not identified MBFF number: 0
[09/04 06:27:56   472s] Number of sequential cells which are not FFs: 28
[09/04 06:27:56   472s] 
[09/04 06:27:56   472s] Summary for sequential cells idenfication: 
[09/04 06:27:56   472s] Identified SBFF number: 146
[09/04 06:27:56   472s] Identified MBFF number: 0
[09/04 06:27:56   472s] Not identified SBFF number: 0
[09/04 06:27:56   472s] Not identified MBFF number: 0
[09/04 06:27:56   472s] Number of sequential cells which are not FFs: 28
[09/04 06:27:56   472s] 
[09/04 06:27:59   474s] 
[09/04 06:27:59   474s] *Info: minBufDelay = 97.5 ps, libStdDelay = 47.8 ps, minBufSize = 18827200 (4.0)
[09/04 06:27:59   474s] *Info: worst delay setup view: setup_func_analysis_view
[09/04 06:27:59   474s] Footprint list for hold buffering (delay unit: ps)
[09/04 06:27:59   474s] =================================================================
[09/04 06:27:59   474s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[09/04 06:27:59   474s] ------------------------------------------------------------------
[09/04 06:27:59   474s] *Info:       51.5       2.22    4.0  39.89 BUFX2M (A,Y)
[09/04 06:27:59   474s] *Info:       53.9       2.29    4.0  53.35 CLKBUFX2M (A,Y)
[09/04 06:27:59   474s] *Info:       66.9       2.25    4.0  88.86 CLKBUFX1M (A,Y)
[09/04 06:27:59   474s] *Info:       45.4       2.30    5.0  20.36 BUFX4M (A,Y)
[09/04 06:27:59   474s] *Info:       49.6       2.21    5.0  26.76 BUFX3M (A,Y)
[09/04 06:27:59   474s] *Info:       51.5       2.36    5.0  28.00 CLKBUFX4M (A,Y)
[09/04 06:27:59   474s] *Info:       52.8       2.34    5.0  37.92 CLKBUFX3M (A,Y)
[09/04 06:27:59   474s] *Info:       47.5       2.23    6.0  16.06 BUFX5M (A,Y)
[09/04 06:27:59   474s] *Info:       51.9       2.30    6.0  19.66 CLKBUFX6M (A,Y)
[09/04 06:27:59   474s] *Info:       45.2       2.25    7.0  13.66 BUFX6M (A,Y)
[09/04 06:27:59   474s] *Info:       45.2       2.19    8.0  10.92 BUFX8M (A,Y)
[09/04 06:27:59   474s] *Info:       52.3       2.28    8.0  14.56 CLKBUFX8M (A,Y)
[09/04 06:27:59   474s] *Info:      113.0       2.54    8.0  77.16 DLY1X1M (A,Y)
[09/04 06:27:59   474s] *Info:      180.1       2.50    8.0  80.34 DLY2X1M (A,Y)
[09/04 06:27:59   474s] *Info:      262.8       2.46    8.0  84.09 DLY3X1M (A,Y)
[09/04 06:27:59   474s] *Info:      353.4       2.44    8.0  88.09 DLY4X1M (A,Y)
[09/04 06:27:59   474s] *Info:       43.5       2.24   10.0   8.10 BUFX10M (A,Y)
[09/04 06:27:59   474s] *Info:       86.9       2.32   10.0  28.03 DLY1X4M (A,Y)
[09/04 06:27:59   474s] *Info:      149.2       2.27   10.0  28.68 DLY2X4M (A,Y)
[09/04 06:27:59   474s] *Info:      228.3       2.22   10.0  29.46 DLY3X4M (A,Y)
[09/04 06:27:59   474s] *Info:      322.3       2.19   10.0  30.40 DLY4X4M (A,Y)
[09/04 06:27:59   474s] *Info:       48.6       2.30   11.0   9.37 CLKBUFX12M (A,Y)
[09/04 06:27:59   474s] *Info:       44.4       2.22   12.0   7.22 BUFX12M (A,Y)
[09/04 06:27:59   474s] *Info:       50.4       2.24   13.0   7.17 CLKBUFX16M (A,Y)
[09/04 06:27:59   474s] *Info:       44.5       2.22   14.0   5.81 BUFX14M (A,Y)
[09/04 06:27:59   474s] *Info:       44.6       2.22   15.0   5.25 BUFX16M (A,Y)
[09/04 06:27:59   474s] *Info:       49.7       2.27   16.0   5.54 CLKBUFX20M (A,Y)
[09/04 06:27:59   474s] *Info:       45.4       2.20   17.0   4.55 BUFX18M (A,Y)
[09/04 06:27:59   474s] *Info:       51.7       2.23   17.0   4.97 CLKBUFX24M (A,Y)
[09/04 06:27:59   474s] *Info:       45.0       2.20   18.0   4.17 BUFX20M (A,Y)
[09/04 06:27:59   474s] *Info:       49.4       2.24   20.0   3.69 CLKBUFX32M (A,Y)
[09/04 06:27:59   474s] *Info:       45.6       2.19   22.0   3.57 BUFX24M (A,Y)
[09/04 06:27:59   474s] *Info:       51.1       2.22   24.0   3.08 CLKBUFX40M (A,Y)
[09/04 06:27:59   474s] *Info:       47.3       2.19   29.0   2.68 BUFX32M (A,Y)
[09/04 06:27:59   474s] =================================================================
[09/04 06:27:59   474s] gigaOpt Hold fixing search radius: 114.800000 Microns (40 stdCellHgt)
[09/04 06:27:59   474s] *info: Run optDesign holdfix with 1 thread.
[09/04 06:27:59   475s] Info: 25 clock nets excluded from IPO operation.
[09/04 06:27:59   475s] --------------------------------------------------- 
[09/04 06:27:59   475s]    Hold Timing Summary  - Initial 
[09/04 06:27:59   475s] --------------------------------------------------- 
[09/04 06:27:59   475s]  Target slack: 0.000 ns
[09/04 06:27:59   475s] View: hold_func_analysis_view 
[09/04 06:27:59   475s] 	WNS: -0.240 
[09/04 06:27:59   475s] 	TNS: -0.477 
[09/04 06:27:59   475s] 	VP: 2 
[09/04 06:27:59   475s] 	Worst hold path end point: u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/RN 
[09/04 06:27:59   475s] --------------------------------------------------- 
[09/04 06:27:59   475s]    Setup Timing Summary  - Initial 
[09/04 06:27:59   475s] --------------------------------------------------- 
[09/04 06:27:59   475s]  Target slack: 0.000 ns
[09/04 06:27:59   475s] View: setup_func_analysis_view 
[09/04 06:27:59   475s] 	WNS: 4.166 
[09/04 06:27:59   475s] 	TNS: 0.000 
[09/04 06:27:59   475s] 	VP: 0 
[09/04 06:27:59   475s] 	Worst setup path end point:u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[0]/D 
[09/04 06:27:59   475s] --------------------------------------------------- 
[09/04 06:27:59   475s] PhyDesignGrid: maxLocalDensity 0.98
[09/04 06:27:59   475s] #spOpts: mergeVia=F 
[09/04 06:27:59   475s] 
[09/04 06:27:59   475s] *** Starting Core Fixing (fixHold) cpu=0:00:03.4 real=0:00:05.0 totSessionCpu=0:07:53 mem=1577.1M density=35.246% ***
[09/04 06:27:59   475s] Optimizer Target Slack 0.000 StdDelay is 0.048  
[09/04 06:27:59   475s] 
[09/04 06:27:59   475s] Phase I ......
[09/04 06:27:59   475s] *info: Multithread Hold Batch Commit is enabled
[09/04 06:27:59   475s] *info: Levelized Batch Commit is enabled
[09/04 06:28:00   475s] Executing transform: ECO Safe Resize
[09/04 06:28:00   475s] +-----------------------------------------------------------------------------------------------+
[09/04 06:28:00   475s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[09/04 06:28:00   475s] +-----------------------------------------------------------------------------------------------+
[09/04 06:28:00   475s] Worst hold path end point:
[09/04 06:28:00   475s]   u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/RN
[09/04 06:28:00   475s]     net: RST_M (nrTerm=5)
[09/04 06:28:00   475s] |   0|  -0.240|    -0.48|       2|          0|       0(     0)|    35.25%|   0:00:06.0|  1577.1M|
[09/04 06:28:00   475s] Worst hold path end point:
[09/04 06:28:00   475s]   u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/RN
[09/04 06:28:00   475s]     net: RST_M (nrTerm=5)
[09/04 06:28:00   475s] |   1|  -0.240|    -0.48|       2|          0|       0(     0)|    35.25%|   0:00:06.0|  1577.1M|
[09/04 06:28:00   475s] +-----------------------------------------------------------------------------------------------+
[09/04 06:28:00   475s] Executing transform: AddBuffer + LegalResize
[09/04 06:28:00   475s] +-----------------------------------------------------------------------------------------------+
[09/04 06:28:00   475s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[09/04 06:28:00   475s] +-----------------------------------------------------------------------------------------------+
[09/04 06:28:00   475s] Worst hold path end point:
[09/04 06:28:00   475s]   u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/RN
[09/04 06:28:00   475s]     net: RST_M (nrTerm=5)
[09/04 06:28:00   475s] |   0|  -0.240|    -0.48|       2|          0|       0(     0)|    35.25%|   0:00:06.0|  1577.1M|
[09/04 06:28:00   475s] Worst hold path end point:
[09/04 06:28:00   475s]   u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/RN
[09/04 06:28:00   475s]     net: RST_M (nrTerm=4)
[09/04 06:28:00   475s] |   1|   0.037|     0.00|       0|          1|       0(     0)|    35.26%|   0:00:06.0|  1581.2M|
[09/04 06:28:00   475s] +-----------------------------------------------------------------------------------------------+
[09/04 06:28:00   475s] 
[09/04 06:28:00   475s] *info:    Total 1 cells added for Phase I
[09/04 06:28:00   475s] --------------------------------------------------- 
[09/04 06:28:00   475s]    Hold Timing Summary  - Phase I 
[09/04 06:28:00   475s] --------------------------------------------------- 
[09/04 06:28:00   475s]  Target slack: 0.000 ns
[09/04 06:28:00   475s] View: hold_func_analysis_view 
[09/04 06:28:00   475s] 	WNS: 0.037 
[09/04 06:28:00   475s] 	TNS: 0.000 
[09/04 06:28:00   475s] 	VP: 0 
[09/04 06:28:00   475s] 	Worst hold path end point: u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/RN 
[09/04 06:28:00   475s] --------------------------------------------------- 
[09/04 06:28:00   475s]    Setup Timing Summary  - Phase I 
[09/04 06:28:00   475s] --------------------------------------------------- 
[09/04 06:28:00   475s]  Target slack: 0.000 ns
[09/04 06:28:00   475s] View: setup_func_analysis_view 
[09/04 06:28:00   475s] 	WNS: 4.166 
[09/04 06:28:00   475s] 	TNS: 0.000 
[09/04 06:28:00   475s] 	VP: 0 
[09/04 06:28:00   475s] 	Worst setup path end point:u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[0]/D 
[09/04 06:28:00   475s] --------------------------------------------------- 
[09/04 06:28:00   475s] 
[09/04 06:28:00   475s] *** Finished Core Fixing (fixHold) cpu=0:00:03.5 real=0:00:06.0 totSessionCpu=0:07:53 mem=1581.2M density=35.263% ***
[09/04 06:28:00   475s] *info:
[09/04 06:28:00   475s] *info: Added a total of 1 cells to fix/reduce hold violation
[09/04 06:28:00   475s] *info:          in which 0 termBuffering
[09/04 06:28:00   475s] *info:
[09/04 06:28:00   475s] *info: Summary: 
[09/04 06:28:00   475s] *info:            1 cell  of type 'DLY4X1M' (8.0, 	88.086) used
[09/04 06:28:00   475s] *info:
[09/04 06:28:00   475s] *** Starting refinePlace (0:07:53 mem=1617.2M) ***
[09/04 06:28:00   475s] Total net length = 3.934e+04 (1.923e+04 2.010e+04) (ext = 1.498e+03)
[09/04 06:28:00   475s] Starting refinePlace ...
[09/04 06:28:00   475s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:28:00   475s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[09/04 06:28:00   475s] Density distribution unevenness ratio = 29.161%
[09/04 06:28:00   475s]   Spread Effort: high, pre-route mode, useDDP on.
[09/04 06:28:00   475s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1617.2MB) @(0:07:53 - 0:07:53).
[09/04 06:28:00   475s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:28:00   475s] wireLenOptFixPriorityInst 268 inst fixed
[09/04 06:28:00   475s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:28:00   475s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1617.2MB) @(0:07:53 - 0:07:53).
[09/04 06:28:00   475s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/04 06:28:00   475s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1617.2MB
[09/04 06:28:00   475s] Statistics of distance of Instance movement in refine placement:
[09/04 06:28:00   475s]   maximum (X+Y) =         0.00 um
[09/04 06:28:00   475s]   mean    (X+Y) =         0.00 um
[09/04 06:28:00   475s] Summary Report:
[09/04 06:28:00   475s] Instances move: 0 (out of 1487 movable)
[09/04 06:28:00   475s] Mean displacement: 0.00 um
[09/04 06:28:00   475s] Max displacement: 0.00 um 
[09/04 06:28:00   475s] Total instances moved : 0
[09/04 06:28:00   475s] Total net length = 3.934e+04 (1.923e+04 2.010e+04) (ext = 1.498e+03)
[09/04 06:28:00   475s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1617.2MB
[09/04 06:28:00   475s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1617.2MB) @(0:07:53 - 0:07:53).
[09/04 06:28:00   475s] *** Finished refinePlace (0:07:53 mem=1617.2M) ***
[09/04 06:28:00   475s] *** maximum move = 0.00 um ***
[09/04 06:28:00   475s] *** Finished re-routing un-routed nets (1617.2M) ***
[09/04 06:28:00   475s] 
[09/04 06:28:00   475s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1617.2M) ***
[09/04 06:28:00   475s] *** Finish Post CTS Hold Fixing (cpu=0:00:03.5 real=0:00:06.0 totSessionCpu=0:07:53 mem=1617.2M density=35.263%) ***
[09/04 06:28:00   475s] **optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 1458.4M, totSessionCpu=0:07:53 **
[09/04 06:28:00   475s] *** Steiner Routed Nets: 0.120%; Threshold: 100; Threshold for Hold: 100
[09/04 06:28:00   475s] Re-routed 0 nets
[09/04 06:28:00   475s] GigaOpt_HOLD: Recover setup timing after hold fixing
[09/04 06:28:00   475s] Summary for sequential cells idenfication: 
[09/04 06:28:00   475s] Identified SBFF number: 146
[09/04 06:28:00   475s] Identified MBFF number: 0
[09/04 06:28:00   475s] Not identified SBFF number: 0
[09/04 06:28:00   475s] Not identified MBFF number: 0
[09/04 06:28:00   475s] Number of sequential cells which are not FFs: 28
[09/04 06:28:00   475s] 
[09/04 06:28:00   475s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[09/04 06:28:00   475s] Summary for sequential cells idenfication: 
[09/04 06:28:00   475s] Identified SBFF number: 146
[09/04 06:28:00   475s] Identified MBFF number: 0
[09/04 06:28:00   475s] Not identified SBFF number: 0
[09/04 06:28:00   475s] Not identified MBFF number: 0
[09/04 06:28:00   475s] Number of sequential cells which are not FFs: 28
[09/04 06:28:00   475s] 
[09/04 06:28:00   475s] GigaOpt: Skipping postEco optimization
[09/04 06:28:00   475s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[09/04 06:28:00   475s] GigaOpt: Skipping nonLegal postEco optimization
[09/04 06:28:00   475s] *** Steiner Routed Nets: 0.120%; Threshold: 100; Threshold for Hold: 100
[09/04 06:28:00   475s] Re-routed 0 nets
[09/04 06:28:02   477s] Reported timing to dir ./timingReports
[09/04 06:28:02   477s] **optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 1458.4M, totSessionCpu=0:07:55 **
[09/04 06:28:02   477s] **INFO: Starting Blocking QThread with 1 CPU
[09/04 06:28:02   477s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/04 06:28:02   477s] Suppress "**WARN ..." messages.
[09/04 06:28:02   477s] Un-suppress "**WARN ..." messages.
[09/04 06:28:02   477s] #################################################################################
[09/04 06:28:02   477s] # Design Stage: PreRoute
[09/04 06:28:02   477s] # Design Name: System_top
[09/04 06:28:02   477s] # Design Mode: 90nm
[09/04 06:28:02   477s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:28:02   477s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:28:02   477s] # Signoff Settings: SI Off 
[09/04 06:28:02   477s] #################################################################################
[09/04 06:28:02   477s] AAE_INFO: 1 threads acquired from CTE.
[09/04 06:28:02   477s] Calculate delays in BcWc mode...
[09/04 06:28:02   477s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[09/04 06:28:02   477s] *** Calculating scaling factor for min_library libraries using the default operating condition of each library.
[09/04 06:28:03   477s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:28:03   477s] End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
[09/04 06:28:03   477s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 0.0M) ***
[09/04 06:28:03   477s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M)
[09/04 06:28:04   479s]  
_______________________________________________________________________
[09/04 06:28:04   479s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_analysis_view 
Hold  views included:
 hold_func_analysis_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  4.166  |  4.166  | 17.342  | 19.176  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   445   |   439   |    1    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.037  |  0.148  |  0.574  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   445   |   439   |    1    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.263%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.4, REAL=0:00:02.0, MEM=1460.4M
[09/04 06:28:04   479s] **optDesign ... cpu = 0:00:07, real = 0:00:10, mem = 1458.4M, totSessionCpu=0:07:56 **
[09/04 06:28:04   479s] *** Finished optDesign ***
[09/04 06:28:04   479s] 
[09/04 06:28:04   479s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:15.4 real=0:00:20.8)
[09/04 06:28:04   479s] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.1 real=0:00:00.0)
[09/04 06:28:04   479s] Info: pop threads available for lower-level modules during optimization.
[09/04 06:29:44   496s] <CMD> fit
[09/04 06:29:53   497s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea false -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[09/04 06:29:53   497s] <CMD> verifyGeometry
[09/04 06:29:53   497s]  *** Starting Verify Geometry (MEM: 1458.4) ***
[09/04 06:29:53   497s] 
[09/04 06:29:53   497s]   VERIFY GEOMETRY ...... Starting Verification
[09/04 06:29:53   497s]   VERIFY GEOMETRY ...... Initializing
[09/04 06:29:53   497s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[09/04 06:29:53   497s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[09/04 06:29:53   497s]                   ...... bin size: 8000
[09/04 06:29:53   497s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[09/04 06:29:54   498s] **WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
[09/04 06:29:54   498s] VG: elapsed time: 1.00
[09/04 06:29:54   498s] Begin Summary ...
[09/04 06:29:54   498s]   Cells       : 0
[09/04 06:29:54   498s]   SameNet     : 0
[09/04 06:29:54   498s]   Wiring      : 0
[09/04 06:29:54   498s]   Antenna     : 0
[09/04 06:29:54   498s]   Short       : 1000
[09/04 06:29:54   498s]   Overlap     : 0
[09/04 06:29:54   498s] End Summary
[09/04 06:29:54   498s] 
[09/04 06:29:54   498s]   Verification Complete : 1000 Viols.  0 Wrngs.
[09/04 06:29:54   498s] 
[09/04 06:29:54   498s] **********End: VERIFY GEOMETRY**********
[09/04 06:29:54   498s]  *** verify geometry (CPU: 0:00:00.6  MEM: 13.9M)
[09/04 06:29:54   498s] 
[09/04 06:29:54   498s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[09/04 06:29:58   499s] <CMD> fit
[09/04 06:30:12   501s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/04 06:30:12   501s] <CMD> get_verify_drc_mode -quiet -area
[09/04 06:30:12   501s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/04 06:30:12   501s] <CMD> get_verify_drc_mode -check_implant -quiet
[09/04 06:30:12   501s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[09/04 06:30:12   501s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/04 06:30:12   501s] <CMD> get_verify_drc_mode -check_only -quiet
[09/04 06:30:12   501s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/04 06:30:12   501s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/04 06:30:12   501s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/04 06:30:12   501s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/04 06:30:12   501s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/04 06:30:12   501s] <CMD> get_verify_drc_mode -limit -quiet
[09/04 06:30:24   504s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/04 06:30:24   504s] VERIFY_CONNECTIVITY use new engine.
[09/04 06:30:24   504s] 
[09/04 06:30:24   504s] ******** Start: VERIFY CONNECTIVITY ********
[09/04 06:30:24   504s] Start Time: Sun Sep  4 06:30:24 2022
[09/04 06:30:24   504s] 
[09/04 06:30:24   504s] Design Name: System_top
[09/04 06:30:24   504s] Database Units: 2000
[09/04 06:30:24   504s] Design Boundary: (0.0000, 0.0000) (240.6700, 240.6700)
[09/04 06:30:24   504s] Error Limit = 1000; Warning Limit = 50
[09/04 06:30:24   504s] Check all nets
[09/04 06:30:24   504s] Net SI[2]: Found a geometry with bounding box (-0.10,98.10) (0.10,98.30) outside the design boundary.
[09/04 06:30:24   504s] Violations for such geometries will be reported.
[09/04 06:30:24   504s] Net VDD: has special routes with opens, dangling Wire.
[09/04 06:30:24   504s] Net VSS: dangling Wire.
[09/04 06:30:24   504s] 
[09/04 06:30:24   504s] Begin Summary 
[09/04 06:30:24   504s]     2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[09/04 06:30:24   504s]     168 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[09/04 06:30:24   504s]     170 total info(s) created.
[09/04 06:30:24   504s] End Summary
[09/04 06:30:24   504s] 
[09/04 06:30:24   504s] End Time: Sun Sep  4 06:30:24 2022
[09/04 06:30:24   504s] Time Elapsed: 0:00:00.0
[09/04 06:30:24   504s] 
[09/04 06:30:24   504s] ******** End: VERIFY CONNECTIVITY ********
[09/04 06:30:24   504s]   Verification Complete : 170 Viols.  0 Wrngs.
[09/04 06:30:24   504s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[09/04 06:30:24   504s] 
[09/04 06:30:29   505s] <CMD> clearDrc
[09/04 06:31:47   518s] <CMD> trialRoute
[09/04 06:31:47   518s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[09/04 06:31:47   518s] Set wireMPool w/ noThreadCheck
[09/04 06:31:47   518s] *** Starting trialRoute (mem=1472.2M) ***
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Using hname+ instead name for net compare
[09/04 06:31:47   518s] There are 0 guide points passed to trialRoute for fixed pins.
[09/04 06:31:47   518s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[09/04 06:31:47   518s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[09/04 06:31:47   518s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.1 mem= 1472.2M)
[09/04 06:31:47   518s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Nr of prerouted/Fixed nets = 0
[09/04 06:31:47   518s] There are 25 nets with 1 extra space.
[09/04 06:31:47   518s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[09/04 06:31:47   518s] routingBox: (-1640 -820) (482980 482160)
[09/04 06:31:47   518s] coreBox:    (0 0) (481340 481340)
[09/04 06:31:47   518s] Number of multi-gpin terms=181, multi-gpins=379, moved blk term=0/0
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1472.2M):
[09/04 06:31:47   518s] Est net length = 4.608e+04um = 2.259e+04H + 2.349e+04V
[09/04 06:31:47   518s] Usage: (10.7%H 12.8%V) = (2.929e+04um 4.093e+04um) = (14227 14260)
[09/04 06:31:47   518s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[09/04 06:31:47   518s] Overflow: 28 = 0 (0.00% H) + 28 (0.29% V)
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1472.2M):
[09/04 06:31:47   518s] Usage: (10.6%H 12.8%V) = (2.921e+04um 4.093e+04um) = (14185 14260)
[09/04 06:31:47   518s] Overflow: 28 = 0 (0.00% H) + 28 (0.29% V)
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1472.2M):
[09/04 06:31:47   518s] Usage: (10.6%H 12.8%V) = (2.909e+04um 4.089e+04um) = (14128 14249)
[09/04 06:31:47   518s] Overflow: 17 = 0 (0.00% H) + 17 (0.18% V)
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1472.2M):
[09/04 06:31:47   518s] Usage: (10.6%H 12.8%V) = (2.909e+04um 4.089e+04um) = (14128 14249)
[09/04 06:31:47   518s] Overflow: 17 = 0 (0.00% H) + 17 (0.18% V)
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Phase 1a-1d Overflow: 0.00% H + 0.18% V (0:00:00.0 1472.2M)

[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1472.2M):
[09/04 06:31:47   518s] Usage: (10.6%H 12.8%V) = (2.910e+04um 4.091e+04um) = (14134 14254)
[09/04 06:31:47   518s] Overflow: 7 = 0 (0.00% H) + 7 (0.08% V)
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1472.2M):
[09/04 06:31:47   518s] Usage: (10.6%H 12.8%V) = (2.912e+04um 4.092e+04um) = (14144 14258)
[09/04 06:31:47   518s] Overflow: 4 = 0 (0.00% H) + 4 (0.04% V)
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Congestion distribution:
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Remain	cntH		cntV
[09/04 06:31:47   518s] --------------------------------------
[09/04 06:31:47   518s]  -1:	0	 0.00%	4	 0.04%
[09/04 06:31:47   518s] --------------------------------------
[09/04 06:31:47   518s]   0:	0	 0.00%	73	 0.74%
[09/04 06:31:47   518s]   1:	0	 0.00%	81	 0.82%
[09/04 06:31:47   518s]   2:	0	 0.00%	242	 2.46%
[09/04 06:31:47   518s]   3:	0	 0.00%	291	 2.96%
[09/04 06:31:47   518s]   4:	1	 0.01%	172	 1.75%
[09/04 06:31:47   518s]   5:	9827	99.99%	8965	91.22%
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Phase 1e-1f Overflow: 0.00% H + 0.04% V (0:00:00.0 1472.2M)

[09/04 06:31:47   518s] Global route (cpu=0.0s real=0.1s 1472.2M)
[09/04 06:31:47   518s] Updating RC grid for preRoute extraction ...
[09/04 06:31:47   518s] Initializing multi-corner resistance tables ...
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] *** After '-updateRemainTrks' operation: 
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Usage: (11.0%H 13.5%V) = (3.033e+04um 4.308e+04um) = (14727 15011)
[09/04 06:31:47   518s] Overflow: 59 = 0 (0.00% H) + 59 (0.60% V)
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Phase 1l Overflow: 0.00% H + 0.60% V (0:00:00.0 1472.2M)

[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Congestion distribution:
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Remain	cntH		cntV
[09/04 06:31:47   518s] --------------------------------------
[09/04 06:31:47   518s]  -3:	0	 0.00%	2	 0.02%
[09/04 06:31:47   518s]  -2:	0	 0.00%	19	 0.19%
[09/04 06:31:47   518s]  -1:	0	 0.00%	29	 0.30%
[09/04 06:31:47   518s] --------------------------------------
[09/04 06:31:47   518s]   0:	0	 0.00%	56	 0.57%
[09/04 06:31:47   518s]   1:	0	 0.00%	80	 0.81%
[09/04 06:31:47   518s]   2:	0	 0.00%	254	 2.58%
[09/04 06:31:47   518s]   3:	0	 0.00%	290	 2.95%
[09/04 06:31:47   518s]   4:	1	 0.01%	161	 1.64%
[09/04 06:31:47   518s]   5:	9827	99.99%	8937	90.93%
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Starting trMTInitAdjWires in ST mode ...
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] *** Completed Phase 1 route (cpu=0:00:00.1 real=0:00:00.2 1472.2M) ***
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Using trMTFlushLazyWireDel= 1
[09/04 06:31:47   518s] Not using mpools for CRoute
[09/04 06:31:47   518s] Starting trMTDtrRoute1CleanupA in ST mode ...
[09/04 06:31:47   518s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1472.2M)
[09/04 06:31:47   518s] Not using mpools for CRoute
[09/04 06:31:47   518s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1472.2M)
[09/04 06:31:47   518s] Starting trMTDtrRoute1CleanupB in ST mode ...
[09/04 06:31:47   518s] Cleanup real= 0:00:00.0
[09/04 06:31:47   518s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1472.2M)
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Total length: 4.746e+04um, number of vias: 13368
[09/04 06:31:47   518s] M1(H) length: 1.913e+00um, number of vias: 6354
[09/04 06:31:47   518s] M2(V) length: 1.985e+04um, number of vias: 5954
[09/04 06:31:47   518s] M3(H) length: 2.165e+04um, number of vias: 917
[09/04 06:31:47   518s] M4(V) length: 5.023e+03um, number of vias: 98
[09/04 06:31:47   518s] M5(H) length: 7.183e+02um, number of vias: 45
[09/04 06:31:47   518s] M6(V) length: 2.185e+02um
[09/04 06:31:47   518s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.1 1472.2M) ***
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Skipping QALenRecalc
[09/04 06:31:47   518s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[09/04 06:31:47   518s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[09/04 06:31:47   518s] *** Finished all Phases (cpu=0:00:00.1 mem=1472.2M) ***
[09/04 06:31:47   518s] trMTFlushLazyWireDel was already disabled
[09/04 06:31:47   518s] Starting trMTSprFixZeroViaCodes in ST mode ...
[09/04 06:31:47   518s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[09/04 06:31:47   518s] Starting trMTRemoveAntenna in ST mode ...
[09/04 06:31:47   518s] Peak Memory Usage was 1472.2M 
[09/04 06:31:47   518s] TrialRoute+GlbRouteEst total runtime= +0:00:00.3 = 0:00:00.4
[09/04 06:31:47   518s]   TrialRoute full (called once) runtime= 0:00:00.3
[09/04 06:31:47   518s]   GlbRouteEst (called 5x) runtime= 0:00:00.0
[09/04 06:31:47   518s] *** Finished trialRoute (cpu=0:00:00.1 mem=1472.2M) ***
[09/04 06:31:47   518s] 
[09/04 06:31:47   518s] Set wireMPool w/ threadCheck
[09/04 06:32:01   521s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea false -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[09/04 06:32:01   521s] <CMD> verifyGeometry
[09/04 06:32:01   521s]  *** Starting Verify Geometry (MEM: 1448.2) ***
[09/04 06:32:01   521s] 
[09/04 06:32:01   521s]   VERIFY GEOMETRY ...... Starting Verification
[09/04 06:32:01   521s]   VERIFY GEOMETRY ...... Initializing
[09/04 06:32:01   521s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[09/04 06:32:01   521s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[09/04 06:32:01   521s]                   ...... bin size: 8000
[09/04 06:32:01   521s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[09/04 06:32:02   521s] **WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
[09/04 06:32:02   521s] VG: elapsed time: 1.00
[09/04 06:32:02   521s] Begin Summary ...
[09/04 06:32:02   521s]   Cells       : 0
[09/04 06:32:02   521s]   SameNet     : 0
[09/04 06:32:02   521s]   Wiring      : 0
[09/04 06:32:02   521s]   Antenna     : 0
[09/04 06:32:02   521s]   Short       : 1000
[09/04 06:32:02   521s]   Overlap     : 0
[09/04 06:32:02   521s] End Summary
[09/04 06:32:02   521s] 
[09/04 06:32:02   521s]   Verification Complete : 1000 Viols.  0 Wrngs.
[09/04 06:32:02   521s] 
[09/04 06:32:02   521s] **********End: VERIFY GEOMETRY**********
[09/04 06:32:02   521s]  *** verify geometry (CPU: 0:00:00.6  MEM: 0.0M)
[09/04 06:32:02   521s] 
[09/04 06:32:02   521s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[09/04 06:32:04   522s] <CMD> clearDrc
[09/04 06:32:10   523s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/04 06:32:10   523s] VERIFY_CONNECTIVITY use new engine.
[09/04 06:32:10   523s] 
[09/04 06:32:10   523s] ******** Start: VERIFY CONNECTIVITY ********
[09/04 06:32:10   523s] Start Time: Sun Sep  4 06:32:10 2022
[09/04 06:32:10   523s] 
[09/04 06:32:10   523s] Design Name: System_top
[09/04 06:32:10   523s] Database Units: 2000
[09/04 06:32:10   523s] Design Boundary: (0.0000, 0.0000) (240.6700, 240.6700)
[09/04 06:32:10   523s] Error Limit = 1000; Warning Limit = 50
[09/04 06:32:10   523s] Check all nets
[09/04 06:32:10   523s] Net SI[2]: Found a geometry with bounding box (-0.10,98.10) (0.10,98.30) outside the design boundary.
[09/04 06:32:10   523s] Violations for such geometries will be reported.
[09/04 06:32:10   523s] Net VDD: has special routes with opens, dangling Wire.
[09/04 06:32:10   523s] Net VSS: dangling Wire.
[09/04 06:32:10   523s] 
[09/04 06:32:10   523s] Begin Summary 
[09/04 06:32:10   523s]     2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[09/04 06:32:10   523s]     168 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[09/04 06:32:10   523s]     170 total info(s) created.
[09/04 06:32:10   523s] End Summary
[09/04 06:32:10   523s] 
[09/04 06:32:10   523s] End Time: Sun Sep  4 06:32:10 2022
[09/04 06:32:10   523s] Time Elapsed: 0:00:00.0
[09/04 06:32:10   523s] 
[09/04 06:32:10   523s] ******** End: VERIFY CONNECTIVITY ********
[09/04 06:32:10   523s]   Verification Complete : 170 Viols.  0 Wrngs.
[09/04 06:32:10   523s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[09/04 06:32:10   523s] 
[09/04 06:32:17   525s] <CMD> clearDrc
[09/04 06:33:59   542s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/04 06:33:59   542s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix System_top_postRoute -outDir timingReports
[09/04 06:33:59   542s] Switching SI Aware to true by default in postroute mode   
[09/04 06:33:59   542s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   542s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   542s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   542s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   542s] **ERROR: (IMPLIC-90):	This command "timeDesign -postRoute -pathReports -drvReports -slackReports ..." does not have the necessary license to run. You must get access to one of the following licenses before you can run the command:  tpsxl tpsl vtsxl vtsl.
[09/04 06:33:59   542s] Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
[09/04 06:33:59   542s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   542s] Extraction called for design 'System_top' of instances=1510 and nets=1808 using extraction engine 'postRoute' at effort level 'low' .
[09/04 06:33:59   542s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:33:59   542s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:33:59   542s] PostRoute (effortLevel low) RC Extraction called for design System_top.
[09/04 06:33:59   542s] RC Extraction called in multi-corner(1) mode.
[09/04 06:33:59   542s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:33:59   542s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:33:59   542s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/04 06:33:59   542s] * Layer Id             : 1 - M1
[09/04 06:33:59   542s]       Thickness        : 0.364
[09/04 06:33:59   542s]       Min Width        : 0.16
[09/04 06:33:59   542s]       Layer Dielectric : 4.1
[09/04 06:33:59   542s] * Layer Id             : 2 - M2
[09/04 06:33:59   542s]       Thickness        : 0.481
[09/04 06:33:59   542s]       Min Width        : 0.2
[09/04 06:33:59   542s]       Layer Dielectric : 4.1
[09/04 06:33:59   542s] * Layer Id             : 3 - M3
[09/04 06:33:59   542s]       Thickness        : 0.481
[09/04 06:33:59   542s]       Min Width        : 0.2
[09/04 06:33:59   542s]       Layer Dielectric : 4.1
[09/04 06:33:59   542s] * Layer Id             : 4 - M4
[09/04 06:33:59   542s]       Thickness        : 0.481
[09/04 06:33:59   542s]       Min Width        : 0.2
[09/04 06:33:59   542s]       Layer Dielectric : 4.1
[09/04 06:33:59   542s] * Layer Id             : 5 - M5
[09/04 06:33:59   542s]       Thickness        : 0.481
[09/04 06:33:59   542s]       Min Width        : 0.2
[09/04 06:33:59   542s]       Layer Dielectric : 4.1
[09/04 06:33:59   542s] * Layer Id             : 6 - M6
[09/04 06:33:59   542s]       Thickness        : 1.17
[09/04 06:33:59   542s]       Min Width        : 0.4
[09/04 06:33:59   542s]       Layer Dielectric : 4.1
[09/04 06:33:59   542s] extractDetailRC Option : -outfile /tmp/innovus_temp_102172_IC_IC_XYXeCb/System_top_102172_H4g7EO.rcdb.d  -basic
[09/04 06:33:59   542s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[09/04 06:33:59   542s]       RC Corner Indexes            0   
[09/04 06:33:59   542s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:33:59   542s] Coupling Cap. Scaling Factor : 1.00000 
[09/04 06:33:59   542s] Resistance Scaling Factor    : 1.00000 
[09/04 06:33:59   542s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:33:59   542s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:33:59   542s] Shrink Factor                : 1.00000
[09/04 06:33:59   542s] Initializing multi-corner resistance tables ...
[09/04 06:33:59   542s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1365.9M)
[09/04 06:33:59   542s] Creating parasitic data file '/tmp/innovus_temp_102172_IC_IC_XYXeCb/System_top_102172_H4g7EO.rcdb.d' for storing RC.
[09/04 06:33:59   542s] Extracted 10.0096% (CPU Time= 0:00:00.0  MEM= 1389.9M)
[09/04 06:33:59   543s] Extracted 20.0104% (CPU Time= 0:00:00.0  MEM= 1421.9M)
[09/04 06:33:59   543s] Extracted 30.0113% (CPU Time= 0:00:00.0  MEM= 1421.9M)
[09/04 06:33:59   543s] Extracted 40.0122% (CPU Time= 0:00:00.0  MEM= 1421.9M)
[09/04 06:33:59   543s] Extracted 50.013% (CPU Time= 0:00:00.0  MEM= 1421.9M)
[09/04 06:33:59   543s] Extracted 60.0139% (CPU Time= 0:00:00.0  MEM= 1421.9M)
[09/04 06:33:59   543s] Extracted 70.0148% (CPU Time= 0:00:00.0  MEM= 1421.9M)
[09/04 06:33:59   543s] Extracted 80.0157% (CPU Time= 0:00:00.0  MEM= 1421.9M)
[09/04 06:33:59   543s] Extracted 90.0165% (CPU Time= 0:00:00.0  MEM= 1421.9M)
[09/04 06:33:59   543s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1421.9M)
[09/04 06:33:59   543s] Number of Extracted Resistors     : 24867
[09/04 06:33:59   543s] Number of Extracted Ground Cap.   : 26537
[09/04 06:33:59   543s] Number of Extracted Coupling Cap. : 0
[09/04 06:33:59   543s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1389.891M)
[09/04 06:33:59   543s] Opening parasitic data file '/tmp/innovus_temp_102172_IC_IC_XYXeCb/System_top_102172_H4g7EO.rcdb.d' for reading.
[09/04 06:33:59   543s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1389.891M)
[09/04 06:33:59   543s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1389.891M)
[09/04 06:33:59   543s] Effort level <high> specified for reg2reg path_group
[09/04 06:33:59   543s] Effort level <high> specified for reg2cgate path_group
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   543s] #################################################################################
[09/04 06:33:59   543s] # Design Stage: PostRoute
[09/04 06:33:59   543s] # Design Name: System_top
[09/04 06:33:59   543s] # Design Mode: 90nm
[09/04 06:33:59   543s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:33:59   543s] # Parasitics Mode: SPEF/RCDB
[09/04 06:33:59   543s] # Signoff Settings: SI On 
[09/04 06:33:59   543s] #################################################################################
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   543s] AAE_INFO: 1 threads acquired from CTE.
[09/04 06:33:59   543s] Calculate delays in BcWc mode...
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   543s] Topological Sorting (CPU = 0:00:00.0, MEM = 1384.5M, InitMEM = 1384.5M)
[09/04 06:33:59   543s] Initializing multi-corner resistance tables ...
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   543s] Opening parasitic data file '/tmp/innovus_temp_102172_IC_IC_XYXeCb/System_top_102172_H4g7EO.rcdb.d' for reading.
[09/04 06:33:59   543s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1408.5M)
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   543s] AAE_INFO: 1 threads acquired from CTE.
[09/04 06:33:59   543s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:33:59   543s] End delay calculation. (MEM=1437.75 CPU=0:00:00.2 REAL=0:00:00.0)
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   543s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1437.7M) ***
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:33:59   543s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:09:00 mem=1437.7M)
[09/04 06:33:59   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:00   543s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  4.007  |  4.007  | 17.296  | 19.187  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   445   |   439   |    1    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.263%
------------------------------------------------------------
Reported timing to dir timingReports
[09/04 06:34:00   543s] Total CPU time: 0.72 sec
[09/04 06:34:00   543s] Total Real time: 1.0 sec
[09/04 06:34:00   543s] Total Memory Usage: 1380.507812 Mbytes
[09/04 06:34:00   543s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:00   543s] **WARN: (EMS-27):	Message (IMPDC-2614) has exceeded the current message display limit of 20.
[09/04 06:34:00   543s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:34:18   547s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/04 06:34:18   547s] <CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix System_top_preCTS -outDir timingReports
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] Closing parasitic data file '/tmp/innovus_temp_102172_IC_IC_XYXeCb/System_top_102172_H4g7EO.rcdb.d'. 1670 times net's RC data read were performed.
[09/04 06:34:18   547s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/04 06:34:18   547s] Type 'man IMPEXT-3493' for more detail.
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] Start to check current routing status for nets...
[09/04 06:34:18   547s] Using hname+ instead name for net compare
[09/04 06:34:18   547s] All nets are already routed correctly.
[09/04 06:34:18   547s] End to check current routing status for nets (mem=1341.9M)
[09/04 06:34:18   547s] Extraction called for design 'System_top' of instances=1510 and nets=1808 using extraction engine 'preRoute' .
[09/04 06:34:18   547s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/04 06:34:18   547s] Type 'man IMPEXT-3530' for more detail.
[09/04 06:34:18   547s] PreRoute RC Extraction called for design System_top.
[09/04 06:34:18   547s] RC Extraction called in multi-corner(1) mode.
[09/04 06:34:18   547s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/04 06:34:18   547s] Type 'man IMPEXT-6197' for more detail.
[09/04 06:34:18   547s] RCMode: PreRoute
[09/04 06:34:18   547s]       RC Corner Indexes            0   
[09/04 06:34:18   547s] Capacitance Scaling Factor   : 1.00000 
[09/04 06:34:18   547s] Resistance Scaling Factor    : 1.00000 
[09/04 06:34:18   547s] Clock Cap. Scaling Factor    : 1.00000 
[09/04 06:34:18   547s] Clock Res. Scaling Factor    : 1.00000 
[09/04 06:34:18   547s] Shrink Factor                : 1.00000
[09/04 06:34:18   547s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/04 06:34:18   547s] Updating RC grid for preRoute extraction ...
[09/04 06:34:18   547s] Initializing multi-corner resistance tables ...
[09/04 06:34:18   547s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1341.895M)
[09/04 06:34:18   547s] Effort level <high> specified for reg2reg path_group
[09/04 06:34:18   547s] Effort level <high> specified for reg2cgate path_group
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] #################################################################################
[09/04 06:34:18   547s] # Design Stage: PreRoute
[09/04 06:34:18   547s] # Design Name: System_top
[09/04 06:34:18   547s] # Design Mode: 90nm
[09/04 06:34:18   547s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:34:18   547s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:34:18   547s] # Signoff Settings: SI On 
[09/04 06:34:18   547s] #################################################################################
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] Calculate delays in BcWc mode...
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] Topological Sorting (CPU = 0:00:00.0, MEM = 1352.9M, InitMEM = 1352.9M)
[09/04 06:34:18   547s] *** Calculating scaling factor for min_library libraries using the default operating condition of each library.
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:34:18   547s] End delay calculation. (MEM=1434.22 CPU=0:00:00.2 REAL=0:00:00.0)
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1434.2M) ***
[09/04 06:34:18   547s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:34:18   547s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:09:04 mem=1434.2M)
[09/04 06:34:18   547s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_func_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.103  |  0.147  |  0.453  |  0.103  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   445   |   439   |    1    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 35.263%
Routing Overflow: 0.00% H and 0.60% V
------------------------------------------------------------
Reported timing to dir timingReports
[09/04 06:34:18   547s] Total CPU time: 0.5 sec
[09/04 06:34:18   547s] Total Real time: 0.0 sec
[09/04 06:34:18   547s] Total Memory Usage: 1340.886719 Mbytes
[09/04 06:36:10   566s] <CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
[09/04 06:36:10   566s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[09/04 06:36:10   566s] operations, such as antenna fixing, may fail due to fillers being marked 
[09/04 06:36:10   566s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[09/04 06:36:10   566s] #spOpts: no_cmu 
[09/04 06:36:10   566s] Core basic site is TSM130NMMETROSITE
[09/04 06:36:10   566s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[09/04 06:36:10   566s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:36:10   566s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL64M. Please check whether it is specified correctly.
[09/04 06:36:10   566s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL32M. Please check whether it is specified correctly.
[09/04 06:36:10   566s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL16M. Please check whether it is specified correctly.
[09/04 06:36:10   566s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL8M. Please check whether it is specified correctly.
[09/04 06:36:10   566s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL4M. Please check whether it is specified correctly.
[09/04 06:36:10   566s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL2M. Please check whether it is specified correctly.
[09/04 06:36:10   566s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL1M. Please check whether it is specified correctly.
[09/04 06:36:10   566s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[09/04 06:36:10   566s] *INFO: Adding fillers to top-module.
[09/04 06:36:10   566s] *INFO:   Added 215 filler insts (cell FILL64M / prefix FILLER).
[09/04 06:36:10   566s] *INFO:   Added 83 filler insts (cell FILL32M / prefix FILLER).
[09/04 06:36:10   566s] *INFO:   Added 224 filler insts (cell FILL16M / prefix FILLER).
[09/04 06:36:10   566s] *INFO:   Added 682 filler insts (cell FILL8M / prefix FILLER).
[09/04 06:36:10   566s] *INFO:   Added 752 filler insts (cell FILL4M / prefix FILLER).
[09/04 06:36:10   566s] *INFO:   Added 787 filler insts (cell FILL2M / prefix FILLER).
[09/04 06:36:10   566s] *INFO:   Added 751 filler insts (cell FILL1M / prefix FILLER).
[09/04 06:36:10   566s] *INFO: Total 3494 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[09/04 06:36:10   566s] For 3494 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/04 06:36:10   566s] <CMD> saveNetlist export/ALU_TOP.v
[09/04 06:36:10   566s] ** NOTE: Created directory path 'export' for file 'export/ALU_TOP.v'.
[09/04 06:36:10   566s] Writing Netlist "export/ALU_TOP.v" ...
[09/04 06:36:10   566s] <CMD> saveNetlist export/ALU_TOP_pg.v -includePowerGround
[09/04 06:36:10   566s] Writing Netlist "export/ALU_TOP_pg.v" ...
[09/04 06:36:10   566s] Pwr name (VDD).
[09/04 06:36:10   566s] Gnd name (VSS).
[09/04 06:36:10   566s] 1 Pwr names and 1 Gnd names.
[09/04 06:36:10   566s] Creating all pg connections for top cell (System_top).
[09/04 06:36:10   566s] **WARN: (IMPSYC-1290):	delayCal is obsolete. Use write_sdf or report_timing in its place.
[09/04 06:36:10   566s] delayCal Option :  -sdf export/ALU_TOP.sdf -version 3.0 
[09/04 06:36:10   566s] delayCal Mode   : 'setDelayCalMode -engine aae -signOff true -ecsmType ecsmOnDemand'
[09/04 06:36:10   566s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:36:10   566s] Topological Sorting (CPU = 0:00:00.0, MEM = 1382.5M, InitMEM = 1382.5M)
[09/04 06:36:10   566s] **WARN: (IMPESI-617):	Multithread is not support in command delayCal. Single thread is used instead. To use multithread delay calculation, run command write_sdf.
[09/04 06:36:10   566s] Start delay calculation Using EOS (native)(mem=1382.457M)...
[09/04 06:36:10   566s] *** Calculating scaling factor for max_library libraries using the default operating condition of each library.
[09/04 06:36:10   566s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:36:10   566s] Handling High Fanin Net......
[09/04 06:36:10   566s] Handling 0 High Fanin Net (CPU = 0:00:00.0) 
[09/04 06:36:10   567s] 
[09/04 06:36:10   567s] Printing SDF File.....
[09/04 06:36:10   567s] Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=1396.969M 0)
[09/04 06:36:10   567s] 
[09/04 06:36:10   567s] 
[09/04 06:36:10   567s] Delay Calculation Summary:
[09/04 06:36:10   567s]    Number of nets with pin count greater than 100  : 2
[09/04 06:36:10   567s]    Number of nets using excludenet file            : 0
[09/04 06:36:10   567s]    Number of nets using set_resistance             : 0
[09/04 06:36:10   567s]    Number of nets using default delay              : 0
[09/04 06:36:10   567s]    CPU Time (0:00:00.2)
[09/04 06:36:10   567s] <CMD> report_area > report/area.rpt
[09/04 06:36:10   567s] ** NOTE: Created directory path 'report' for file 'report/area.rpt'.
[09/04 06:36:11   567s] <CMD> report_power -outfile report/power.rpt
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] Power Net Detected:
[09/04 06:36:11   567s]     Voltage	    Name
[09/04 06:36:11   567s]     0.00V	    VSS
[09/04 06:36:11   567s]     1.08V	    VDD
[09/04 06:36:11   567s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:36:11   567s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:36:11   567s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:36:11   567s] #################################################################################
[09/04 06:36:11   567s] # Design Stage: PreRoute
[09/04 06:36:11   567s] # Design Name: System_top
[09/04 06:36:11   567s] # Design Mode: 90nm
[09/04 06:36:11   567s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:36:11   567s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:36:11   567s] # Signoff Settings: SI On 
[09/04 06:36:11   567s] #################################################################################
[09/04 06:36:11   567s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:36:11   567s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:36:11   567s] Calculate delays in BcWc mode...
[09/04 06:36:11   567s] Calculate delays in BcWc mode...
[09/04 06:36:11   567s] Calculate delays in BcWc mode...
[09/04 06:36:11   567s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:36:11   567s] Topological Sorting (CPU = 0:00:00.0, MEM = 1397.0M, InitMEM = 1397.0M)
[09/04 06:36:11   567s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:36:11   567s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:36:11   567s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:36:11   567s] End delay calculation. (MEM=1433.73 CPU=0:00:00.3 REAL=0:00:00.0)
[09/04 06:36:11   567s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:36:11   567s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1433.7M) ***
[09/04 06:36:11   567s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] Begin Power Analysis
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s]     0.00V	    VSS
[09/04 06:36:11   567s]     1.08V	    VDD
[09/04 06:36:11   567s] Begin Processing Timing Library for Power Calculation
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] Begin Processing Timing Library for Power Calculation
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] Begin Processing Power Net/Grid for Power Calculation
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1103.33MB/1103.33MB)
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] Begin Processing Timing Window Data for Power Calculation
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] REF_CLK(50MHz) GATED_CLK(50MHz) UART_CLK(921659Hz) DIV_CLK(115207Hz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1103.41MB/1103.41MB)
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] Begin Processing User Attributes
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1103.45MB/1103.45MB)
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] Begin Processing Signal Activity
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1103.65MB/1103.65MB)
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] Begin Power Computation
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s]       ----------------------------------------------------------
[09/04 06:36:11   567s]       # of cell(s) missing both power/leakage table: 0
[09/04 06:36:11   567s]       # of cell(s) missing power table: 2
[09/04 06:36:11   567s]       # of cell(s) missing leakage table: 2
[09/04 06:36:11   567s]       # of MSMV cell(s) missing power_level: 0
[09/04 06:36:11   567s]       ----------------------------------------------------------
[09/04 06:36:11   567s] CellName                                  Missing Table(s)
[09/04 06:36:11   567s] TIEHIM                                    internal power, leakge power, 
[09/04 06:36:11   567s] TIELOM                                    internal power, leakge power, 
[09/04 06:36:11   567s] 
[09/04 06:36:11   567s] 
[09/04 06:36:12   567s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1103.88MB/1103.88MB)
[09/04 06:36:12   567s] 
[09/04 06:36:12   567s] Begin Processing User Attributes
[09/04 06:36:12   567s] 
[09/04 06:36:12   567s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1103.90MB/1103.90MB)
[09/04 06:36:12   567s] 
[09/04 06:36:12   567s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1103.91MB/1103.91MB)
[09/04 06:36:12   567s] 
[09/04 06:36:12   567s] <CMD> streamOut export/ALU_TOP.gds -mapFile gds2InLayer -libName DesignLib -stripes 1 -units 2000 -mode ALL
[09/04 06:36:12   567s] Usage: streamOut                <gdsFileName> 
[09/04 06:36:12   567s]                                 [-mapFile <mapFileName>] 
[09/04 06:36:12   567s]                                 [-libName <libName>] 
[09/04 06:36:12   567s]                                 [-noStructureName | -structureName <structureName>] 
[09/04 06:36:12   567s]                                 [-units {100|200|1000|2000|10000|20000}] 
[09/04 06:36:12   567s]                                 [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
[09/04 06:36:12   567s]                                 [-offset x y] 
[09/04 06:36:12   567s]                                 [-outputMacros] 
[09/04 06:36:12   567s]                                 [-dieAreaAsBoundary] 
[09/04 06:36:12   567s]                                 [-stripes <number>] 
[09/04 06:36:12   567s]                                 [-merge {list of external Stream files}] 
[09/04 06:36:12   567s]                                 [-uniquifyCellNames] 
[09/04 06:36:12   567s]                                 [-reportFile <fileName>] 
[09/04 06:36:12   567s]                                 [-attachInstanceName <attrNumber>] 
[09/04 06:36:12   567s]                                 [-attachNetName <attrNumber>]
[09/04 06:36:12   567s] 
[09/04 06:36:12   567s] ERROR: Incorrect usage for command "streamOut"
[09/04 06:36:12   567s] **ERROR: (IMPOGDS-2):	Cannot open 'gds2InLayer'
[09/04 06:36:12   567s] 
[09/04 06:36:26   570s] <CMD> setDrawView place
[09/04 06:36:27   571s] <CMD> setDrawView ameba
[09/04 06:36:28   571s] <CMD> setDrawView ameba
[09/04 06:36:30   571s] <CMD> setDrawView fplan
[09/04 06:36:31   571s] <CMD> setDrawView place
[09/04 06:36:31   571s] <CMD> setDrawView place
[09/04 06:36:35   572s] <CMD> setLayerPreference allM0 -isVisible 0
[09/04 06:36:35   572s] <CMD> setLayerPreference allM1Cont -isVisible 0
[09/04 06:36:35   572s] <CMD> setLayerPreference allM1 -isVisible 0
[09/04 06:36:35   572s] <CMD> setLayerPreference allM2Cont -isVisible 0
[09/04 06:36:35   572s] <CMD> setLayerPreference allM2 -isVisible 0
[09/04 06:36:35   572s] <CMD> setLayerPreference allM3Cont -isVisible 0
[09/04 06:36:35   572s] <CMD> setLayerPreference allM3 -isVisible 0
[09/04 06:36:35   572s] <CMD> setLayerPreference allM4Cont -isVisible 0
[09/04 06:36:35   572s] <CMD> setLayerPreference allM4 -isVisible 0
[09/04 06:36:35   572s] <CMD> setLayerPreference allM5Cont -isVisible 0
[09/04 06:36:35   572s] <CMD> setLayerPreference allM5 -isVisible 0
[09/04 06:36:35   572s] <CMD> setLayerPreference allM6Cont -isVisible 0
[09/04 06:36:35   572s] <CMD> setLayerPreference allM6 -isVisible 0
[09/04 06:36:36   572s] <CMD> setLayerPreference allM0 -isVisible 1
[09/04 06:36:36   572s] <CMD> setLayerPreference allM1Cont -isVisible 1
[09/04 06:36:36   572s] <CMD> setLayerPreference allM1 -isVisible 1
[09/04 06:36:36   572s] <CMD> setLayerPreference allM2Cont -isVisible 1
[09/04 06:36:36   572s] <CMD> setLayerPreference allM2 -isVisible 1
[09/04 06:36:36   572s] <CMD> setLayerPreference allM3Cont -isVisible 1
[09/04 06:36:36   572s] <CMD> setLayerPreference allM3 -isVisible 1
[09/04 06:36:36   572s] <CMD> setLayerPreference allM4Cont -isVisible 1
[09/04 06:36:36   572s] <CMD> setLayerPreference allM4 -isVisible 1
[09/04 06:36:36   572s] <CMD> setLayerPreference allM5Cont -isVisible 1
[09/04 06:36:36   572s] <CMD> setLayerPreference allM5 -isVisible 1
[09/04 06:36:36   572s] <CMD> setLayerPreference allM6Cont -isVisible 1
[09/04 06:36:36   572s] <CMD> setLayerPreference allM6 -isVisible 1
[09/04 06:38:07   587s] <CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
[09/04 06:38:07   587s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[09/04 06:38:07   587s] operations, such as antenna fixing, may fail due to fillers being marked 
[09/04 06:38:07   587s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[09/04 06:38:07   587s] #spOpts: no_cmu 
[09/04 06:38:07   587s] Core basic site is TSM130NMMETROSITE
[09/04 06:38:07   587s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[09/04 06:38:07   587s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:38:07   587s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL64M. Please check whether it is specified correctly.
[09/04 06:38:07   587s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL32M. Please check whether it is specified correctly.
[09/04 06:38:07   587s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL16M. Please check whether it is specified correctly.
[09/04 06:38:07   587s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL8M. Please check whether it is specified correctly.
[09/04 06:38:07   587s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL4M. Please check whether it is specified correctly.
[09/04 06:38:07   587s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL2M. Please check whether it is specified correctly.
[09/04 06:38:07   587s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL1M. Please check whether it is specified correctly.
[09/04 06:38:07   587s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[09/04 06:38:07   587s] *INFO: Adding fillers to top-module.
[09/04 06:38:07   587s] *INFO:   Added 0 filler inst of any cell-type.
[09/04 06:38:07   587s] <CMD> saveNetlist export/ALU_TOP.v
[09/04 06:38:07   587s] Writing Netlist "export/ALU_TOP.v" ...
[09/04 06:38:07   587s] <CMD> saveNetlist export/ALU_TOP_pg.v -includePowerGround
[09/04 06:38:07   587s] Writing Netlist "export/ALU_TOP_pg.v" ...
[09/04 06:38:07   587s] Pwr name (VDD).
[09/04 06:38:07   587s] Gnd name (VSS).
[09/04 06:38:07   587s] 1 Pwr names and 1 Gnd names.
[09/04 06:38:07   587s] Creating all pg connections for top cell (System_top).
[09/04 06:38:07   587s] **WARN: (IMPSYC-1290):	delayCal is obsolete. Use write_sdf or report_timing in its place.
[09/04 06:38:07   587s] delayCal Option :  -sdf export/ALU_TOP.sdf -version 3.0 
[09/04 06:38:07   587s] delayCal Mode   : 'setDelayCalMode -engine aae -signOff true -ecsmType ecsmOnDemand'
[09/04 06:38:07   587s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:38:07   587s] Topological Sorting (CPU = 0:00:00.0, MEM = 1463.7M, InitMEM = 1463.7M)
[09/04 06:38:07   587s] **WARN: (IMPESI-617):	Multithread is not support in command delayCal. Single thread is used instead. To use multithread delay calculation, run command write_sdf.
[09/04 06:38:07   587s] Start delay calculation Using EOS (native)(mem=1463.738M)...
[09/04 06:38:07   587s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:38:07   587s] Handling High Fanin Net......
[09/04 06:38:07   587s] Handling 0 High Fanin Net (CPU = 0:00:00.0) 
[09/04 06:38:07   587s] 
[09/04 06:38:07   587s] Printing SDF File.....
[09/04 06:38:07   587s] Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=1454.203M 0)
[09/04 06:38:07   587s] 
[09/04 06:38:07   587s] 
[09/04 06:38:07   587s] Delay Calculation Summary:
[09/04 06:38:07   587s]    Number of nets with pin count greater than 100  : 2
[09/04 06:38:07   587s]    Number of nets using excludenet file            : 0
[09/04 06:38:07   587s]    Number of nets using set_resistance             : 0
[09/04 06:38:07   587s]    Number of nets using default delay              : 0
[09/04 06:38:07   587s]    CPU Time (0:00:00.2)
[09/04 06:38:07   588s] <CMD> report_area > report/area.rpt
[09/04 06:38:07   588s] <CMD> report_power -outfile report/power.rpt
[09/04 06:38:07   588s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:38:07   588s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:38:07   588s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:38:07   588s] #################################################################################
[09/04 06:38:07   588s] # Design Stage: PreRoute
[09/04 06:38:07   588s] # Design Name: System_top
[09/04 06:38:07   588s] # Design Mode: 90nm
[09/04 06:38:07   588s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:38:07   588s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:38:07   588s] # Signoff Settings: SI On 
[09/04 06:38:07   588s] #################################################################################
[09/04 06:38:08   588s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:38:08   588s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:38:08   588s] Calculate delays in BcWc mode...
[09/04 06:38:08   588s] Calculate delays in BcWc mode...
[09/04 06:38:08   588s] Calculate delays in BcWc mode...
[09/04 06:38:08   588s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:38:08   588s] Topological Sorting (CPU = 0:00:00.0, MEM = 1430.2M, InitMEM = 1430.2M)
[09/04 06:38:08   588s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:38:08   588s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:38:08   588s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:38:08   588s] End delay calculation. (MEM=1452.8 CPU=0:00:00.3 REAL=0:00:00.0)
[09/04 06:38:08   588s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:38:08   588s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1452.8M) ***
[09/04 06:38:08   588s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Begin Power Analysis
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s]     0.00V	    VSS
[09/04 06:38:08   588s]     1.08V	    VDD
[09/04 06:38:08   588s] Begin Processing Timing Library for Power Calculation
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Begin Processing Timing Library for Power Calculation
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Begin Processing Power Net/Grid for Power Calculation
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1105.64MB/1105.64MB)
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Begin Processing Timing Window Data for Power Calculation
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1105.64MB/1105.64MB)
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Begin Processing User Attributes
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1105.64MB/1105.64MB)
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Begin Processing Signal Activity
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1105.64MB/1105.64MB)
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Begin Power Computation
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s]       ----------------------------------------------------------
[09/04 06:38:08   588s]       # of cell(s) missing both power/leakage table: 0
[09/04 06:38:08   588s]       # of cell(s) missing power table: 2
[09/04 06:38:08   588s]       # of cell(s) missing leakage table: 2
[09/04 06:38:08   588s]       # of MSMV cell(s) missing power_level: 0
[09/04 06:38:08   588s]       ----------------------------------------------------------
[09/04 06:38:08   588s] CellName                                  Missing Table(s)
[09/04 06:38:08   588s] TIEHIM                                    internal power, leakge power, 
[09/04 06:38:08   588s] TIELOM                                    internal power, leakge power, 
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1105.64MB/1105.64MB)
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Begin Processing User Attributes
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1105.64MB/1105.64MB)
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1105.64MB/1105.64MB)
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] <CMD> streamOut export/ALU_TOP.gds -mapFile gds2InLayer.map -libName DesignLib -stripes 1 -units 2000 -mode ALL
[09/04 06:38:08   588s] Parse map file...
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 1: Incorrect map ;Avanti!Layer GDS2Layer[:GDS2DataType]
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 3: Incorrect map 1:0    1:0       ; DNW        Converts GDS2 layer 01     to Apollo layer 01
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 4: Incorrect map 3:0    3:0       ; NWELL      Converts GDS2 layer 03     to Apollo layer 03
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 5: Incorrect map 6:0    6:0       ; DIFF       Converts GDS2 layer 06     to Apollo layer 06
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 6: Incorrect map 15:0  15:0       ; OD2        Converts GDS2 layer 15     to Apollo layer 15
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 7: Incorrect map 17:0  17:0       ; POLY1      Converts GDS2 layer 17     to Apollo layer 17
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 8: Incorrect map 25:0  25:0       ; PIMP       Converts GDS2 layer 25     to Apollo layer 25
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 9: Incorrect map 26:0  26:0       ; NIMP       Converts GDS2 layer 26     to Apollo layer 26
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 10: Incorrect map 30:0  30:0       ; CONT       Converts GDS2 layer 30     to Apollo layer 30
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 11: Incorrect map 31:0  31:0       ; METAL1     Converts GDS2 layer 31     to Apollo layer 31
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 12: Incorrect map 131:0 131:0      ; METAL1 txt Converts GDS2 layer 131    to Apollo layer 131
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 13: Incorrect map 51:0  51:0       ; VIA12      Converts GDS2 layer 51     to Apollo layer 51
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 14: Incorrect map 32:0  32:0       ; METAL2     Converts GDS2 layer 32     to Apollo layer 32
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 15: Incorrect map 132:0 132:0      ; METAL2 txt Converts GDS2 layer 132    to Apollo layer 132
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 16: Incorrect map 52:0  52:0       ; VIA23      Converts GDS2 layer 52     to Apollo layer 52
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 17: Incorrect map 33:0  33:0       ; METAL3     Converts GDS2 layer 33     to Apollo layer 33
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 18: Incorrect map 133:0 133:0      ; METAL3 txt Converts GDS2 layer 133    to Apollo layer 133
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 19: Incorrect map 53:0  53:0       ; VIA34      Converts GDS2 layer 53     to Apollo layer 53
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 20: Incorrect map 34:0  34:0       ; METAL4     Converts GDS2 layer 34     to Apollo layer 34
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **ERROR: (IMPOGDS-1556):	 Line 21: Incorrect map 134:0 134:0      ; METAL4 txt Converts GDS2 layer 134    to Apollo layer 134
[09/04 06:38:08   588s] ....Check the number of fields on this line
[09/04 06:38:08   588s] **WARN: (EMS-27):	Message (IMPOGDS-1556) has exceeded the current message display limit of 20.
[09/04 06:38:08   588s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:38:08   588s] Writing GDSII file ...
[09/04 06:38:08   588s] 	****** db unit per micron = 2000 ******
[09/04 06:38:08   588s] 	****** output gds2 file unit per micron = 2000 ******
[09/04 06:38:08   588s] 	****** unit scaling factor = 1 ******
[09/04 06:38:08   588s] Output for instance
[09/04 06:38:08   588s] Output for bump
[09/04 06:38:08   588s] Output for via structure generation
[09/04 06:38:08   588s] Statistics for GDS generated (version 3)
[09/04 06:38:08   588s] ----------------------------------------
[09/04 06:38:08   588s] Stream Out Layer Mapping Information:
[09/04 06:38:08   588s] GDS Layer Number          GDS Layer Name
[09/04 06:38:08   588s] ----------------------------------------
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Stream Out Information Processed for GDS version 3:
[09/04 06:38:08   588s] Units: 2000 DBU
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Object                             Count
[09/04 06:38:08   588s] ----------------------------------------
[09/04 06:38:08   588s] Instances                           5004
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Ports/Pins                             0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Nets                                   0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s]     Via Instances                      0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Special Nets                           0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s]     Via Instances                      0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Metal Fills                            0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s]     Via Instances                      0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Metal FillOPCs                         0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s]     Via Instances                      0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Text                                   0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Blockages                              0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Custom Text                            0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Custom Box                             0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] Trim Metal                             0
[09/04 06:38:08   588s] 
[09/04 06:38:08   588s] ######Streamout is finished!
[09/04 06:39:27   601s] <CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
[09/04 06:39:27   601s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[09/04 06:39:27   601s] operations, such as antenna fixing, may fail due to fillers being marked 
[09/04 06:39:27   601s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[09/04 06:39:27   601s] #spOpts: no_cmu 
[09/04 06:39:27   601s] Core basic site is TSM130NMMETROSITE
[09/04 06:39:27   601s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[09/04 06:39:27   601s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:39:27   601s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL64M. Please check whether it is specified correctly.
[09/04 06:39:27   601s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL32M. Please check whether it is specified correctly.
[09/04 06:39:27   601s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL16M. Please check whether it is specified correctly.
[09/04 06:39:27   601s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL8M. Please check whether it is specified correctly.
[09/04 06:39:27   601s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL4M. Please check whether it is specified correctly.
[09/04 06:39:27   601s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL2M. Please check whether it is specified correctly.
[09/04 06:39:27   601s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL1M. Please check whether it is specified correctly.
[09/04 06:39:27   601s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[09/04 06:39:27   601s] *INFO: Adding fillers to top-module.
[09/04 06:39:27   601s] *INFO:   Added 0 filler inst of any cell-type.
[09/04 06:39:27   601s] <CMD> saveNetlist export/ALU_TOP.v
[09/04 06:39:27   601s] Writing Netlist "export/ALU_TOP.v" ...
[09/04 06:39:27   601s] <CMD> saveNetlist export/ALU_TOP_pg.v -includePowerGround
[09/04 06:39:27   601s] Writing Netlist "export/ALU_TOP_pg.v" ...
[09/04 06:39:27   601s] Pwr name (VDD).
[09/04 06:39:27   601s] Gnd name (VSS).
[09/04 06:39:27   601s] 1 Pwr names and 1 Gnd names.
[09/04 06:39:27   601s] Creating all pg connections for top cell (System_top).
[09/04 06:39:27   601s] **WARN: (IMPSYC-1290):	delayCal is obsolete. Use write_sdf or report_timing in its place.
[09/04 06:39:27   601s] delayCal Option :  -sdf export/ALU_TOP.sdf -version 3.0 
[09/04 06:39:27   601s] delayCal Mode   : 'setDelayCalMode -engine aae -signOff true -ecsmType ecsmOnDemand'
[09/04 06:39:27   601s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:27   601s] Topological Sorting (CPU = 0:00:00.0, MEM = 1482.8M, InitMEM = 1482.8M)
[09/04 06:39:27   601s] **WARN: (IMPESI-617):	Multithread is not support in command delayCal. Single thread is used instead. To use multithread delay calculation, run command write_sdf.
[09/04 06:39:27   601s] Start delay calculation Using EOS (native)(mem=1482.816M)...
[09/04 06:39:27   601s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:27   601s] Handling High Fanin Net......
[09/04 06:39:27   601s] Handling 0 High Fanin Net (CPU = 0:00:00.0) 
[09/04 06:39:27   602s] 
[09/04 06:39:27   602s] Printing SDF File.....
[09/04 06:39:27   602s] Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=1473.281M 0)
[09/04 06:39:27   602s] 
[09/04 06:39:27   602s] 
[09/04 06:39:27   602s] Delay Calculation Summary:
[09/04 06:39:27   602s]    Number of nets with pin count greater than 100  : 2
[09/04 06:39:27   602s]    Number of nets using excludenet file            : 0
[09/04 06:39:27   602s]    Number of nets using set_resistance             : 0
[09/04 06:39:27   602s]    Number of nets using default delay              : 0
[09/04 06:39:27   602s]    CPU Time (0:00:00.2)
[09/04 06:39:27   602s] <CMD> report_area > report/area.rpt
[09/04 06:39:27   602s] <CMD> report_power -outfile report/power.rpt
[09/04 06:39:27   602s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:27   602s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:27   602s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:27   602s] #################################################################################
[09/04 06:39:27   602s] # Design Stage: PreRoute
[09/04 06:39:27   602s] # Design Name: System_top
[09/04 06:39:27   602s] # Design Mode: 90nm
[09/04 06:39:27   602s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:39:27   602s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:39:27   602s] # Signoff Settings: SI On 
[09/04 06:39:27   602s] #################################################################################
[09/04 06:39:27   602s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:27   602s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:27   602s] Calculate delays in BcWc mode...
[09/04 06:39:27   602s] Calculate delays in BcWc mode...
[09/04 06:39:27   602s] Calculate delays in BcWc mode...
[09/04 06:39:27   602s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:27   602s] Topological Sorting (CPU = 0:00:00.0, MEM = 1449.2M, InitMEM = 1449.2M)
[09/04 06:39:27   602s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:27   602s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:28   602s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:39:28   602s] End delay calculation. (MEM=1452.8 CPU=0:00:00.3 REAL=0:00:01.0)
[09/04 06:39:28   602s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:28   602s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1452.8M) ***
[09/04 06:39:28   602s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Begin Power Analysis
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s]     0.00V	    VSS
[09/04 06:39:28   602s]     1.08V	    VDD
[09/04 06:39:28   602s] Begin Processing Timing Library for Power Calculation
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Begin Processing Timing Library for Power Calculation
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Begin Processing Power Net/Grid for Power Calculation
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1110.38MB/1110.38MB)
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Begin Processing Timing Window Data for Power Calculation
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1110.38MB/1110.38MB)
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Begin Processing User Attributes
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1110.38MB/1110.38MB)
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Begin Processing Signal Activity
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1110.38MB/1110.38MB)
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Begin Power Computation
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s]       ----------------------------------------------------------
[09/04 06:39:28   602s]       # of cell(s) missing both power/leakage table: 0
[09/04 06:39:28   602s]       # of cell(s) missing power table: 2
[09/04 06:39:28   602s]       # of cell(s) missing leakage table: 2
[09/04 06:39:28   602s]       # of MSMV cell(s) missing power_level: 0
[09/04 06:39:28   602s]       ----------------------------------------------------------
[09/04 06:39:28   602s] CellName                                  Missing Table(s)
[09/04 06:39:28   602s] TIEHIM                                    internal power, leakge power, 
[09/04 06:39:28   602s] TIELOM                                    internal power, leakge power, 
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1110.38MB/1110.38MB)
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Begin Processing User Attributes
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1110.38MB/1110.38MB)
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1110.38MB/1110.38MB)
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] <CMD> streamOut export/ALU_TOP.gds -mapFile gds2InLayer.map -libName DesignLib -stripes 1 -units 2000 -mode ALL
[09/04 06:39:28   602s] Parse map file...
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 1: Incorrect map ;Avanti!Layer GDS2Layer[:GDS2DataType]
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 3: Incorrect map 1:0    1:0       ; DNW        Converts GDS2 layer 01     to Apollo layer 01
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 4: Incorrect map 3:0    3:0       ; NWELL      Converts GDS2 layer 03     to Apollo layer 03
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 5: Incorrect map 6:0    6:0       ; DIFF       Converts GDS2 layer 06     to Apollo layer 06
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 6: Incorrect map 15:0  15:0       ; OD2        Converts GDS2 layer 15     to Apollo layer 15
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 7: Incorrect map 17:0  17:0       ; POLY1      Converts GDS2 layer 17     to Apollo layer 17
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 8: Incorrect map 25:0  25:0       ; PIMP       Converts GDS2 layer 25     to Apollo layer 25
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 9: Incorrect map 26:0  26:0       ; NIMP       Converts GDS2 layer 26     to Apollo layer 26
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 10: Incorrect map 30:0  30:0       ; CONT       Converts GDS2 layer 30     to Apollo layer 30
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 11: Incorrect map 31:0  31:0       ; METAL1     Converts GDS2 layer 31     to Apollo layer 31
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 12: Incorrect map 131:0 131:0      ; METAL1 txt Converts GDS2 layer 131    to Apollo layer 131
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 13: Incorrect map 51:0  51:0       ; VIA12      Converts GDS2 layer 51     to Apollo layer 51
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 14: Incorrect map 32:0  32:0       ; METAL2     Converts GDS2 layer 32     to Apollo layer 32
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 15: Incorrect map 132:0 132:0      ; METAL2 txt Converts GDS2 layer 132    to Apollo layer 132
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 16: Incorrect map 52:0  52:0       ; VIA23      Converts GDS2 layer 52     to Apollo layer 52
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 17: Incorrect map 33:0  33:0       ; METAL3     Converts GDS2 layer 33     to Apollo layer 33
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 18: Incorrect map 133:0 133:0      ; METAL3 txt Converts GDS2 layer 133    to Apollo layer 133
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 19: Incorrect map 53:0  53:0       ; VIA34      Converts GDS2 layer 53     to Apollo layer 53
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 20: Incorrect map 34:0  34:0       ; METAL4     Converts GDS2 layer 34     to Apollo layer 34
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **ERROR: (IMPOGDS-1556):	 Line 21: Incorrect map 134:0 134:0      ; METAL4 txt Converts GDS2 layer 134    to Apollo layer 134
[09/04 06:39:28   602s] ....Check the number of fields on this line
[09/04 06:39:28   602s] **WARN: (EMS-27):	Message (IMPOGDS-1556) has exceeded the current message display limit of 20.
[09/04 06:39:28   602s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:39:28   602s] Writing GDSII file ...
[09/04 06:39:28   602s] 	****** db unit per micron = 2000 ******
[09/04 06:39:28   602s] 	****** output gds2 file unit per micron = 2000 ******
[09/04 06:39:28   602s] 	****** unit scaling factor = 1 ******
[09/04 06:39:28   602s] Output for instance
[09/04 06:39:28   602s] Output for bump
[09/04 06:39:28   602s] Output for via structure generation
[09/04 06:39:28   602s] Statistics for GDS generated (version 3)
[09/04 06:39:28   602s] ----------------------------------------
[09/04 06:39:28   602s] Stream Out Layer Mapping Information:
[09/04 06:39:28   602s] GDS Layer Number          GDS Layer Name
[09/04 06:39:28   602s] ----------------------------------------
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Stream Out Information Processed for GDS version 3:
[09/04 06:39:28   602s] Units: 2000 DBU
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Object                             Count
[09/04 06:39:28   602s] ----------------------------------------
[09/04 06:39:28   602s] Instances                           5004
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Ports/Pins                             0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Nets                                   0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s]     Via Instances                      0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Special Nets                           0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s]     Via Instances                      0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Metal Fills                            0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s]     Via Instances                      0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Metal FillOPCs                         0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s]     Via Instances                      0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Text                                   0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Blockages                              0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Custom Text                            0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Custom Box                             0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] Trim Metal                             0
[09/04 06:39:28   602s] 
[09/04 06:39:28   602s] ######Streamout is finished!
[09/04 06:39:48   606s] <CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
[09/04 06:39:48   606s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[09/04 06:39:48   606s] operations, such as antenna fixing, may fail due to fillers being marked 
[09/04 06:39:48   606s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[09/04 06:39:48   606s] #spOpts: no_cmu 
[09/04 06:39:48   606s] Core basic site is TSM130NMMETROSITE
[09/04 06:39:48   606s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[09/04 06:39:48   606s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/04 06:39:48   606s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL64M. Please check whether it is specified correctly.
[09/04 06:39:48   606s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL32M. Please check whether it is specified correctly.
[09/04 06:39:48   606s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL16M. Please check whether it is specified correctly.
[09/04 06:39:48   606s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL8M. Please check whether it is specified correctly.
[09/04 06:39:48   606s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL4M. Please check whether it is specified correctly.
[09/04 06:39:48   606s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL2M. Please check whether it is specified correctly.
[09/04 06:39:48   606s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL1M. Please check whether it is specified correctly.
[09/04 06:39:48   606s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[09/04 06:39:48   606s] *INFO: Adding fillers to top-module.
[09/04 06:39:48   606s] *INFO:   Added 0 filler inst of any cell-type.
[09/04 06:39:48   606s] <CMD> saveNetlist export/SYS_TOP.v
[09/04 06:39:48   606s] Writing Netlist "export/SYS_TOP.v" ...
[09/04 06:39:48   606s] <CMD> saveNetlist export/SYS_TOP_pg.v -includePowerGround
[09/04 06:39:48   606s] Writing Netlist "export/SYS_TOP_pg.v" ...
[09/04 06:39:48   606s] Pwr name (VDD).
[09/04 06:39:48   606s] Gnd name (VSS).
[09/04 06:39:48   606s] 1 Pwr names and 1 Gnd names.
[09/04 06:39:48   606s] Creating all pg connections for top cell (System_top).
[09/04 06:39:48   606s] **WARN: (IMPSYC-1290):	delayCal is obsolete. Use write_sdf or report_timing in its place.
[09/04 06:39:48   606s] delayCal Option :  -sdf export/SYS_TOP.sdf -version 3.0 
[09/04 06:39:48   606s] delayCal Mode   : 'setDelayCalMode -engine aae -signOff true -ecsmType ecsmOnDemand'
[09/04 06:39:48   606s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:48   606s] Topological Sorting (CPU = 0:00:00.0, MEM = 1482.8M, InitMEM = 1482.8M)
[09/04 06:39:48   606s] **WARN: (IMPESI-617):	Multithread is not support in command delayCal. Single thread is used instead. To use multithread delay calculation, run command write_sdf.
[09/04 06:39:48   606s] Start delay calculation Using EOS (native)(mem=1482.816M)...
[09/04 06:39:48   606s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:48   606s] Handling High Fanin Net......
[09/04 06:39:48   606s] Handling 0 High Fanin Net (CPU = 0:00:00.0) 
[09/04 06:39:48   606s] 
[09/04 06:39:48   606s] Printing SDF File.....
[09/04 06:39:48   606s] Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=1473.281M 0)
[09/04 06:39:48   606s] 
[09/04 06:39:48   606s] 
[09/04 06:39:48   606s] Delay Calculation Summary:
[09/04 06:39:48   606s]    Number of nets with pin count greater than 100  : 2
[09/04 06:39:48   606s]    Number of nets using excludenet file            : 0
[09/04 06:39:48   606s]    Number of nets using set_resistance             : 0
[09/04 06:39:48   606s]    Number of nets using default delay              : 0
[09/04 06:39:48   606s]    CPU Time (0:00:00.1)
[09/04 06:39:48   606s] <CMD> report_area > report/area.rpt
[09/04 06:39:48   606s] <CMD> report_power -outfile report/power.rpt
[09/04 06:39:48   606s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:48   606s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:48   606s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:48   606s] #################################################################################
[09/04 06:39:48   606s] # Design Stage: PreRoute
[09/04 06:39:48   606s] # Design Name: System_top
[09/04 06:39:48   606s] # Design Mode: 90nm
[09/04 06:39:48   606s] # Analysis Mode: MMMC Non-OCV 
[09/04 06:39:48   606s] # Parasitics Mode: No SPEF/RCDB
[09/04 06:39:48   606s] # Signoff Settings: SI On 
[09/04 06:39:48   606s] #################################################################################
[09/04 06:39:48   606s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:48   606s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:48   606s] Calculate delays in BcWc mode...
[09/04 06:39:48   606s] Calculate delays in BcWc mode...
[09/04 06:39:48   606s] Calculate delays in BcWc mode...
[09/04 06:39:48   606s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:48   606s] Topological Sorting (CPU = 0:00:00.0, MEM = 1449.2M, InitMEM = 1449.2M)
[09/04 06:39:48   606s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:48   606s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:49   607s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/04 06:39:49   607s] End delay calculation. (MEM=1452.8 CPU=0:00:00.3 REAL=0:00:01.0)
[09/04 06:39:49   607s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:49   607s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1452.8M) ***
[09/04 06:39:49   607s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Begin Power Analysis
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s]     0.00V	    VSS
[09/04 06:39:49   607s]     1.08V	    VDD
[09/04 06:39:49   607s] Begin Processing Timing Library for Power Calculation
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Begin Processing Timing Library for Power Calculation
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Begin Processing Power Net/Grid for Power Calculation
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1113.20MB/1113.20MB)
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Begin Processing Timing Window Data for Power Calculation
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1113.20MB/1113.20MB)
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Begin Processing User Attributes
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1113.20MB/1113.20MB)
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Begin Processing Signal Activity
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1113.20MB/1113.20MB)
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Begin Power Computation
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s]       ----------------------------------------------------------
[09/04 06:39:49   607s]       # of cell(s) missing both power/leakage table: 0
[09/04 06:39:49   607s]       # of cell(s) missing power table: 2
[09/04 06:39:49   607s]       # of cell(s) missing leakage table: 2
[09/04 06:39:49   607s]       # of MSMV cell(s) missing power_level: 0
[09/04 06:39:49   607s]       ----------------------------------------------------------
[09/04 06:39:49   607s] CellName                                  Missing Table(s)
[09/04 06:39:49   607s] TIEHIM                                    internal power, leakge power, 
[09/04 06:39:49   607s] TIELOM                                    internal power, leakge power, 
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1113.20MB/1113.20MB)
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Begin Processing User Attributes
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1113.20MB/1113.20MB)
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1113.20MB/1113.20MB)
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] <CMD> streamOut export/SYS_TOP.gds -mapFile gds2InLayer.map -libName DesignLib -stripes 1 -units 2000 -mode ALL
[09/04 06:39:49   607s] Parse map file...
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 1: Incorrect map ;Avanti!Layer GDS2Layer[:GDS2DataType]
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 3: Incorrect map 1:0    1:0       ; DNW        Converts GDS2 layer 01     to Apollo layer 01
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 4: Incorrect map 3:0    3:0       ; NWELL      Converts GDS2 layer 03     to Apollo layer 03
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 5: Incorrect map 6:0    6:0       ; DIFF       Converts GDS2 layer 06     to Apollo layer 06
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 6: Incorrect map 15:0  15:0       ; OD2        Converts GDS2 layer 15     to Apollo layer 15
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 7: Incorrect map 17:0  17:0       ; POLY1      Converts GDS2 layer 17     to Apollo layer 17
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 8: Incorrect map 25:0  25:0       ; PIMP       Converts GDS2 layer 25     to Apollo layer 25
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 9: Incorrect map 26:0  26:0       ; NIMP       Converts GDS2 layer 26     to Apollo layer 26
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 10: Incorrect map 30:0  30:0       ; CONT       Converts GDS2 layer 30     to Apollo layer 30
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 11: Incorrect map 31:0  31:0       ; METAL1     Converts GDS2 layer 31     to Apollo layer 31
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 12: Incorrect map 131:0 131:0      ; METAL1 txt Converts GDS2 layer 131    to Apollo layer 131
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 13: Incorrect map 51:0  51:0       ; VIA12      Converts GDS2 layer 51     to Apollo layer 51
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 14: Incorrect map 32:0  32:0       ; METAL2     Converts GDS2 layer 32     to Apollo layer 32
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 15: Incorrect map 132:0 132:0      ; METAL2 txt Converts GDS2 layer 132    to Apollo layer 132
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 16: Incorrect map 52:0  52:0       ; VIA23      Converts GDS2 layer 52     to Apollo layer 52
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 17: Incorrect map 33:0  33:0       ; METAL3     Converts GDS2 layer 33     to Apollo layer 33
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 18: Incorrect map 133:0 133:0      ; METAL3 txt Converts GDS2 layer 133    to Apollo layer 133
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 19: Incorrect map 53:0  53:0       ; VIA34      Converts GDS2 layer 53     to Apollo layer 53
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 20: Incorrect map 34:0  34:0       ; METAL4     Converts GDS2 layer 34     to Apollo layer 34
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **ERROR: (IMPOGDS-1556):	 Line 21: Incorrect map 134:0 134:0      ; METAL4 txt Converts GDS2 layer 134    to Apollo layer 134
[09/04 06:39:49   607s] ....Check the number of fields on this line
[09/04 06:39:49   607s] **WARN: (EMS-27):	Message (IMPOGDS-1556) has exceeded the current message display limit of 20.
[09/04 06:39:49   607s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:39:49   607s] Writing GDSII file ...
[09/04 06:39:49   607s] 	****** db unit per micron = 2000 ******
[09/04 06:39:49   607s] 	****** output gds2 file unit per micron = 2000 ******
[09/04 06:39:49   607s] 	****** unit scaling factor = 1 ******
[09/04 06:39:49   607s] Output for instance
[09/04 06:39:49   607s] Output for bump
[09/04 06:39:49   607s] Output for via structure generation
[09/04 06:39:49   607s] Statistics for GDS generated (version 3)
[09/04 06:39:49   607s] ----------------------------------------
[09/04 06:39:49   607s] Stream Out Layer Mapping Information:
[09/04 06:39:49   607s] GDS Layer Number          GDS Layer Name
[09/04 06:39:49   607s] ----------------------------------------
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Stream Out Information Processed for GDS version 3:
[09/04 06:39:49   607s] Units: 2000 DBU
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Object                             Count
[09/04 06:39:49   607s] ----------------------------------------
[09/04 06:39:49   607s] Instances                           5004
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Ports/Pins                             0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Nets                                   0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s]     Via Instances                      0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Special Nets                           0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s]     Via Instances                      0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Metal Fills                            0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s]     Via Instances                      0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Metal FillOPCs                         0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s]     Via Instances                      0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Text                                   0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Blockages                              0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Custom Text                            0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Custom Box                             0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] Trim Metal                             0
[09/04 06:39:49   607s] 
[09/04 06:39:49   607s] ######Streamout is finished!
[09/04 06:45:29   667s] <CMD> saveDesign System_top_finish
[09/04 06:45:29   667s] Writing Netlist "System_top_finish.dat/System_top.v.gz" ...
[09/04 06:45:29   667s] Saving AAE Data ...
[09/04 06:45:29   667s] Saving preference file System_top_finish.dat/gui.pref.tcl ...
[09/04 06:45:29   667s] Saving mode setting ...
[09/04 06:45:29   667s] Saving global file ...
[09/04 06:45:29   667s] Saving floorplan file ...
[09/04 06:45:29   667s] Saving Drc markers ...
[09/04 06:45:29   667s] ... No Drc file written since there is no markers found.
[09/04 06:45:29   667s] Saving placement file ...
[09/04 06:45:29   667s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1472.8M) ***
[09/04 06:45:29   667s] Saving route file ...
[09/04 06:45:29   667s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1472.8M) ***
[09/04 06:45:29   667s] Saving DEF file ...
[09/04 06:45:29   667s] No integration constraint in the design.
[09/04 06:45:30   667s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top_finish.dat/libs/lib/typ/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib" pointing to "/mnt/hgfs/Joe's_Backend/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib": operation not supported
[09/04 06:45:30   667s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top_finish.dat/libs/lef/tsmc13fsg_6lm_tech.lef" pointing to "/mnt/hgfs/Joe's_Backend/std_cells/lef/tsmc13fsg_6lm_tech.lef": operation not supported
[09/04 06:45:30   667s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top_finish.dat/libs/lef/tsmc13_m_macros.lef" pointing to "/mnt/hgfs/Joe's_Backend/std_cells/lef/tsmc13_m_macros.lef": operation not supported
[09/04 06:45:30   667s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top_finish.dat/libs/lef/SYS_TOP.lef" pointing to "/mnt/hgfs/Joe's_Backend/pnr/SYS_TOP.lef": operation not supported
[09/04 06:45:30   667s] **ERROR: (IMPIMEX-10004):	could not create new link "/mnt/hgfs/Joe's_Backend/pnr/System_top_finish.dat/libs/mmmc/System_DFT_func.sdc" pointing to "/mnt/hgfs/Joe's_Backend/dft/sdc/System_DFT_func.sdc": operation not supported
[09/04 06:45:30   667s] 'cp: cannot stat `/mnt/hgfs/Joe\'s_Backend/pnr/System_top_finish.dat/libs/mmmc/System_DFT_func.sdc': No such file or directory'.
[09/04 06:45:30   667s] 
[09/04 06:45:30   667s] *** Summary of all messages that are not suppressed in this session:
[09/04 06:45:30   667s] Severity  ID               Count  Summary                                  
[09/04 06:45:30   667s] ERROR     IMPIMEX-10004        5  %s                                       
[09/04 06:45:30   667s] *** Message Summary: 0 warning(s), 5 error(s)
[09/04 06:45:30   667s] 
[09/04 06:48:16   703s] <CMD> setLayerPreference blackBox -isVisible 0
[09/04 06:48:17   703s] <CMD> setLayerPreference blackBox -isVisible 1
[09/04 06:48:18   703s] <CMD> setLayerPreference blackBox -isVisible 0
[09/04 06:48:19   703s] <CMD> setLayerPreference blackBox -isVisible 1
[09/04 06:48:20   703s] <CMD> setLayerPreference instanceCell -isVisible 0
[09/04 06:48:20   703s] <CMD> setLayerPreference inst -isVisible 0
[09/04 06:48:20   703s] <CMD> setLayerPreference block -isVisible 0
[09/04 06:48:20   703s] <CMD> setLayerPreference stdCell -isVisible 0
[09/04 06:48:20   703s] <CMD> setLayerPreference coverCell -isVisible 0
[09/04 06:48:20   703s] <CMD> setLayerPreference phyCell -isVisible 0
[09/04 06:48:20   703s] <CMD> setLayerPreference io -isVisible 0
[09/04 06:48:20   703s] <CMD> setLayerPreference areaIo -isVisible 0
[09/04 06:48:20   703s] <CMD> setLayerPreference blackBox -isVisible 0
[09/04 06:48:21   703s] <CMD> setLayerPreference instanceCell -isVisible 1
[09/04 06:48:21   703s] <CMD> setLayerPreference inst -isVisible 1
[09/04 06:48:21   703s] <CMD> setLayerPreference block -isVisible 1
[09/04 06:48:21   703s] <CMD> setLayerPreference stdCell -isVisible 1
[09/04 06:48:21   703s] <CMD> setLayerPreference coverCell -isVisible 1
[09/04 06:48:21   703s] <CMD> setLayerPreference phyCell -isVisible 1
[09/04 06:48:21   703s] <CMD> setLayerPreference io -isVisible 1
[09/04 06:48:21   703s] <CMD> setLayerPreference areaIo -isVisible 1
[09/04 06:48:21   703s] <CMD> setLayerPreference blackBox -isVisible 1
[09/04 06:48:21   704s] <CMD> setLayerPreference instanceCell -isVisible 0
[09/04 06:48:21   704s] <CMD> setLayerPreference inst -isVisible 0
[09/04 06:48:21   704s] <CMD> setLayerPreference block -isVisible 0
[09/04 06:48:21   704s] <CMD> setLayerPreference stdCell -isVisible 0
[09/04 06:48:21   704s] <CMD> setLayerPreference coverCell -isVisible 0
[09/04 06:48:21   704s] <CMD> setLayerPreference phyCell -isVisible 0
[09/04 06:48:21   704s] <CMD> setLayerPreference io -isVisible 0
[09/04 06:48:21   704s] <CMD> setLayerPreference areaIo -isVisible 0
[09/04 06:48:21   704s] <CMD> setLayerPreference blackBox -isVisible 0
[09/04 06:48:22   704s] <CMD> setLayerPreference instanceCell -isVisible 1
[09/04 06:48:22   704s] <CMD> setLayerPreference inst -isVisible 1
[09/04 06:48:22   704s] <CMD> setLayerPreference block -isVisible 1
[09/04 06:48:22   704s] <CMD> setLayerPreference stdCell -isVisible 1
[09/04 06:48:22   704s] <CMD> setLayerPreference coverCell -isVisible 1
[09/04 06:48:22   704s] <CMD> setLayerPreference phyCell -isVisible 1
[09/04 06:48:22   704s] <CMD> setLayerPreference io -isVisible 1
[09/04 06:48:22   704s] <CMD> setLayerPreference areaIo -isVisible 1
[09/04 06:48:22   704s] <CMD> setLayerPreference blackBox -isVisible 1
[09/04 06:48:24   704s] <CMD> setLayerPreference blackBox -isVisible 0
[09/04 06:48:24   704s] <CMD> setLayerPreference blackBox -isVisible 1
[09/04 06:48:30   705s] <CMD> setLayerPreference block -isVisible 0
[09/04 06:48:30   705s] <CMD> setLayerPreference block -isVisible 1
[09/04 06:48:37   706s] <CMD> setLayerPreference stdCell -isVisible 0
[09/04 06:48:38   706s] <CMD> setLayerPreference stdCell -isVisible 1
[09/04 06:48:40   706s] <CMD> setLayerPreference stdCell -isVisible 0
[09/04 06:48:42   707s] <CMD> setLayerPreference stdCell -isVisible 1
[09/04 06:53:16   756s] <CMD> panPage 1 0
[09/04 06:53:17   756s] <CMD> panPage 1 0
[09/04 06:56:46   808s] <CMD> encMessage warning 0
[09/04 06:56:46   808s] Suppress "**WARN ..." messages.
[09/04 06:56:46   808s] <CMD> encMessage debug 0
[09/04 06:56:46   808s] <CMD> encMessage info 0
[09/04 06:56:46   808s] exclude_path_collection 0
[09/04 06:56:47   808s] Reset to color id 0 for u_RST_MUX2 (MUX2_4) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_REF_CLK_MUX2 (MUX2_3) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_UART_TX_CLK_MUX2 (MUX2_2) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_RST_SYNC1_MUX2 (MUX2_1) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_RST_SYNC2_MUX2 (MUX2_0) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_SYS_CTRL (SYS_CTRL_test_1) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_REG_FILE (REG_FILE_00000008_00000010_test_1) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_ALU_TOP (ALU_TOP_00000008_test_1) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_UART (UART_00000008_00000005_test_1) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_SYSCTRL_2_TX_DATA_SYNC (DATA_SYNC_00000002_00000008_test_1) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_RX_2_SYSCTRL_DATA_SYNC (DATA_SYNC_00000002_00000008_test_0) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_BIT_SYNC (BIT_SYNC_00000002_test_1) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_RST_1_SYNC (RST_SYNC_00000002_test_0) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_RST_2_SYNC (RST_SYNC_00000002_0) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for U0_ClkDiv (ClkDiv_00000004_test_1) and all their descendants.
[09/04 06:56:47   808s] Reset to color id 0 for u_CLK_GATE (CLK_GATE) and all their descendants.
[09/04 06:56:47   808s] Free PSO.
[09/04 06:56:49   809s] 
[09/04 06:56:49   809s] 
[09/04 06:56:49   809s] Info (SM2C): Status of key globals:
[09/04 06:56:49   809s] 	 MMMC-by-default flow     : 1
[09/04 06:56:49   809s] 	 Default MMMC objs envvar : 0
[09/04 06:56:49   809s] 	 Data portability         : 0
[09/04 06:56:49   809s] 	 MMMC PV Emulation        : 0
[09/04 06:56:49   809s] 	 MMMC debug               : 0
[09/04 06:56:49   809s] 	 Init_Design flow         : 1
[09/04 06:56:49   809s] 
[09/04 06:56:49   809s] 
[09/04 06:56:49   809s] 	 CTE SM2C global          : false
[09/04 06:56:49   809s] 	 Reporting view filter    : false
[09/04 06:56:49   809s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[09/04 06:56:49   809s] **WARN: (IMPLF-246):	The 'UNITS' attribute is only allowed to be set in the first LEF file (technology LEF). The attribute was found in this LEF file, and will be ignored.
[09/04 06:56:49   809s] **ERROR: (IMPLF-40):	Macro 'System_top' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
[09/04 06:56:49   809s] **WARN: (IMPLF-46):	Class CORE macro 'System_top' has no SITE statement defined.
[09/04 06:56:49   809s] Class CORE macros require a SITE statement. The SITE ENC_CORE_0 was
[09/04 06:56:49   809s] created and will be used for this macro, using height 240.6000 that
[09/04 06:56:49   809s] matches the macro SIZE height, and width 0.4100 that matches the
[09/04 06:56:49   809s] m2 routing pitch. Define the site explicitly in the LEF file, to
[09/04 06:56:49   809s] this message in the future.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'SI[0]' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'SI[1]' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'SI[2]' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'SE' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'test_mode' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'scan_clk' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'scan_rst' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'RST' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'UART_CLK' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'REF_CLK' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'RX_IN' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-201):	Pin 'SO[0]' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-201):	Pin 'SO[1]' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-201):	Pin 'SO[2]' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-201):	Pin 'TX_OUT' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX1M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[09/04 06:56:49   809s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:56:49   809s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1M' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 06:56:49   809s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[09/04 06:56:49   809s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[09/04 06:56:49   809s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[09/04 06:56:49   809s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[09/04 06:56:49   809s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[09/04 06:56:49   809s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[09/04 06:56:49   809s] Loading view definition file from System_top_finish.dat/viewDefinition.tcl
[09/04 06:56:50   810s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
[09/04 06:56:51   811s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
[09/04 06:56:51   811s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=13.46min, fe_real=59.07min, fe_mem=1144.6M) ***
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
[09/04 06:56:51   811s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/04 06:56:51   811s] To increase the message display limit, refer to the product command reference manual.
[09/04 06:56:51   811s] *** Netlist is unique.
[09/04 06:56:51   811s] **WARN: (IMPFP-3961):	The techSite 'ENC_CORE_0' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 06:56:51   811s] Loading preference file System_top_finish.dat/gui.pref.tcl ...
[09/04 06:56:51   811s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/04 06:56:51   811s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[09/04 06:56:51   811s] **WARN: analysis view hold_func_analysis_view not found, use default_view_setup
[09/04 06:56:51   811s] **WARN: analysis view hold_cap_analysis_view not found, use default_view_setup
[09/04 06:56:51   811s] **WARN: analysis view hold_scan_analysis_view not found, use default_view_setup
[09/04 06:56:51   811s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 06:56:51   811s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:56:51   811s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:56:51   811s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:56:51   811s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:56:51   811s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 06:56:51   811s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:56:51   811s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:56:51   811s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:56:51   811s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:56:51   811s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:56:51   811s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 06:56:52   812s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:56:52   812s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:56:52   812s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:56:52   812s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
[09/04 06:56:52   812s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:56:52   812s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:56:52   812s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:56:52   812s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
[09/04 06:56:52   812s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:56:52   812s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:56:52   812s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:56:52   812s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
[09/04 06:56:52   812s] **WARN: (IMPSYC-2):	Timing information is not defined for cell System_top; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[09/04 06:56:52   812s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[09/04 06:56:55   813s] <CMD> setDrawView place
[09/04 06:56:55   813s] <CMD> setDrawView place
[09/04 07:07:13   921s] 
[09/04 07:07:13   921s] *** Memory Usage v#1 (Current mem = 1284.145M, initial mem = 167.598M) ***
[09/04 07:07:13   921s] 
[09/04 07:07:13   921s] *** Summary of all messages that are not suppressed in this session:
[09/04 07:07:13   921s] Severity  ID               Count  Summary                                  
[09/04 07:07:13   921s] ERROR     IMPLF-40             2  Macro '%s' references a site '%s' that h...
[09/04 07:07:13   921s] WARNING   IMPLF-46             2  Class CORE macro '%s' has no SITE statem...
[09/04 07:07:13   921s] WARNING   IMPLF-200           44  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/04 07:07:13   921s] WARNING   IMPLF-201           10  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/04 07:07:13   921s] WARNING   IMPLF-246            2  The '%s' attribute is only allowed to be...
[09/04 07:07:13   921s] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[09/04 07:07:13   921s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[09/04 07:07:13   921s] ERROR     IMPOGDS-2            1  Cannot open '%s'                         
[09/04 07:07:13   921s] ERROR     IMPOGDS-1556       123   Line %d: Incorrect map %s....Check the ...
[09/04 07:07:13   921s] WARNING   IMPEXT-6197         18  The Cap table file is not specified. Thi...
[09/04 07:07:13   921s] WARNING   IMPEXT-2766        108  The sheet resistance for layer %s is not...
[09/04 07:07:13   921s] WARNING   IMPEXT-2773         18  The via resistance between layers %s and...
[09/04 07:07:13   921s] WARNING   IMPEXT-2776         90  The via resistance between layers %s and...
[09/04 07:07:13   921s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[09/04 07:07:13   921s] WARNING   IMPEXT-3530         18  The process node is not set. Use the com...
[09/04 07:07:13   921s] WARNING   IMPEXT-3032          1  Because the cap table file was not provi...
[09/04 07:07:13   921s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[09/04 07:07:13   921s] WARNING   IMPSYC-1290          4  delayCal is obsolete. Use write_sdf or r...
[09/04 07:07:13   921s] WARNING   IMPCK-3179           4  Clock %s does not have any sync pin base...
[09/04 07:07:13   921s] WARNING   IMPCK-6323           1  The placement of %s was moved by %g micr...
[09/04 07:07:13   921s] WARNING   IMPCK-6351           2  Clock %s has not been routed yet. Wire r...
[09/04 07:07:13   921s] WARNING   IMPCK-719            1  No clock tree has been synthesized.      
[09/04 07:07:13   921s] WARNING   IMPCK-209            2  Clock %s has been synthesized. Type 'man...
[09/04 07:07:13   921s] WARNING   IMPCK-767            4  Find clock buffer %s in the clock tree.  
[09/04 07:07:13   921s] WARNING   IMPCK-813            6  Cannot find NanoRoute license. Give up r...
[09/04 07:07:13   921s] WARNING   IMPCK-7004           2  Option '%s' for command '%s' is obsolete...
[09/04 07:07:13   921s] WARNING   IMPCK-8086          18  The command %s is obsolete and will be r...
[09/04 07:07:13   921s] WARNING   IMPCK-7111           4  Find no downstream free points to minimi...
[09/04 07:07:13   921s] WARNING   IMPVL-159         2472  Pin '%s' of cell '%s' is defined in LEF ...
[09/04 07:07:13   921s] WARNING   IMPDC-2614          84  Cannot invoke the command -siAware true ...
[09/04 07:07:13   921s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[09/04 07:07:13   921s] WARNING   IMPESI-617           4  Multithread is not support in command de...
[09/04 07:07:13   921s] WARNING   IMPVFG-103           2  VERIFY GEOMETRY issue this message when ...
[09/04 07:07:13   921s] WARNING   IMPPP-557           12  A single-layer VIARULE GENERATE for turn...
[09/04 07:07:13   921s] ERROR     IMPLIC-90            7  This command %sdoes not have the necessa...
[09/04 07:07:13   921s] WARNING   IMPSP-9025           6  No scan chain specified/traced.          
[09/04 07:07:13   921s] WARNING   IMPSP-5213           4  Option -fitGap is set to true when one s...
[09/04 07:07:13   921s] WARNING   IMPSP-9042           3  Scan chains were not defined, -ignoreSca...
[09/04 07:07:13   921s] WARNING   IMPSP-607           48  Placement file has location for inst %s ...
[09/04 07:07:13   921s] WARNING   IMPSP-5219          28  There is no any metal geometry in filler...
[09/04 07:07:13   921s] WARNING   IMPSP-9057           4  Fillers being added in a FIXED mode to t...
[09/04 07:07:13   921s] ERROR     IMPSP-9099           6  Scan chains exist in this design but are...
[09/04 07:07:13   921s] WARNING   IMPCTE-290         192  Could not locate cell %s in any library ...
[09/04 07:07:13   921s] WARNING   IMPTCM-77           37  Option "%s" for command %s is obsolete a...
[09/04 07:07:13   921s] ERROR     IMPIMEX-10004       15  %s                                       
[09/04 07:07:13   921s] *** Message Summary: 3265 warning(s), 154 error(s)
[09/04 07:07:13   921s] 
[09/04 07:07:13   921s] --- Ending "Innovus" (totcpu=0:15:17, real=1:09:26, mem=1284.1M) ---
