// Seed: 4246166726
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output wire  id_3,
    input  uwire id_4,
    output uwire id_5
);
  always @(*) id_3 = id_1;
endmodule
module module_1 (
    input wire module_1,
    output supply0 id_1,
    output uwire id_2,
    input wand id_3,
    input supply0 id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri id_7,
    output wire id_8,
    input wor id_9,
    output uwire id_10
);
  assign id_8 = id_4;
  wire id_12;
  wire id_13;
  assign id_10 = 1;
  module_0(
      id_5, id_4, id_9, id_8, id_6, id_2
  );
endmodule
