
Error-[DBG_UCLI_DEP] Option -ucli/-gui is deprecated
  The option '-ucli/-gui' can only be used in conjunction with '-R' and 
  '-debug*'.

                         Chronologic VCS (TM)
       Version R-2020.12-SP1_Full64 -- Thu Jun  9 13:43:54 2022

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Parsing design file 'rtl/pc.v'
Parsing design file 'rtl/mux2.v'
Parsing design file 'rtl/mux2_5b.v'
Parsing design file 'rtl/mux3.v'
Parsing design file 'rtl/add.v'
Parsing design file 'rtl/alu.v'
Parsing design file 'rtl/decoder.v'
Parsing design file 'rtl/Ctrl1.v'
Parsing design file 'rtl/Ctrl2.v'
Parsing design file 'rtl/vreg_file_x.v'
Parsing design file 'rtl/vreg_file_y.v'
Parsing design file 'rtl/vreg_file_z.v'
Parsing design file 'rtl/vreg_file_w.v'
Parsing design file 'rtl/data_mem_1.v'
Parsing design file 'rtl/inst_mem.v'
Parsing design file 'rtl/vmips_top.v'
Parsing design file 'rtl/vmips_tb.v'
Top Level Modules:
       vmips_tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module mux2
recompiling module mux3
recompiling module alu
recompiling module vreg_file_x
recompiling module vreg_file_y
recompiling module vreg_file_z
recompiling module vreg_file_w
recompiling module data_mem_1
recompiling module vmips_top
recompiling module vmips_tb
All of 10 modules done
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys/vcs/vcs_vR/R-2020.12-SP1/linux64/lib -L/usr/synopsys/vcs/vcs_vR/R-2020.12-SP1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _225251_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/synopsys/vcs/vcs_vR/R-2020.12-SP1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /usr/synopsys/vcs/vcs_vR/R-2020.12-SP1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .483 seconds to compile + .444 seconds to elab + .260 seconds to link
