# Post 01

SystemVerilog introduction: [post link](https://bitvector.dev/systemverilog-get-started-introduction/) (in Mandarin Chinese)
