#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jul 16 21:26:04 2025
# Process ID         : 18708
# Current directory  : C:/Vivado_projects/Vivado/ram_rom
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent26492 C:\Vivado_projects\Vivado\ram_rom\ram_rom.xpr
# Log file           : C:/Vivado_projects/Vivado/ram_rom/vivado.log
# Journal file       : C:/Vivado_projects/Vivado/ram_rom\vivado.jou
# Running On         : Jyotsna
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16802 MB
# Swap memory        : 1073 MB
# Total Virtual      : 17876 MB
# Available Virtual  : 3917 MB
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_projects/Vivado/ram_rom/ram_rom.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rom_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source rom_testbench.tcl
close_sim
