Warning (10268): Verilog HDL information at clockDivider.v(17): always construct contains both blocking and non-blocking assignments File: F:/FPGADesign/Project2/Source/clockDivider.v Line: 17
