/*
 * Generated by Bluespec Compiler, version 2024.01-20-g9a97f9d0 (build 9a97f9d0)
 * 
 * On Fri Aug 16 18:13:33 CST 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkTbCFFunctional.h"
#include "imported_BDPI_functions.h"


/* String declarations */
static std::string const __str_literal_3("\tDequeued %0d", 13u);
static std::string const __str_literal_12("\tERROR: Reached maximum cycle count!", 36u);
static std::string const __str_literal_4("\tERROR: should have dequeued %0d", 32u);
static std::string const __str_literal_7("\tERROR: test fifo is empty but reference fifo is not.",
					 53u);
static std::string const __str_literal_5("\tERROR: test fifo is full but reference fifo is not.",
					 52u);
static std::string const __str_literal_8("\tERROR: test fifo is not empty but reference fifo is.",
					 53u);
static std::string const __str_literal_6("\tERROR: test fifo is not full but reference fifo is.",
					 52u);
static std::string const __str_literal_2("\tEnqueued %0d", 13u);
static std::string const __str_literal_9("\tError: fifo.first = %0d but ref_fifo.first = %0d.",
					 50u);
static std::string const __str_literal_10("\tFinished Test", 14u);
static std::string const __str_literal_11("\tOutput count = %0d", 19u);
static std::string const __str_literal_1("= cycle %0d ====================", 32u);


/* Constructor */
MOD_mkTbCFFunctional::MOD_mkTbCFFunctional(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_fifo_clear_ehr_ehrReg(simHdl, "fifo_clear_ehr_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_clear_ehr_ignored_wires_0(simHdl, "fifo_clear_ehr_ignored_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_clear_ehr_ignored_wires_1(simHdl, "fifo_clear_ehr_ignored_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_clear_ehr_virtual_reg_0(simHdl, "fifo_clear_ehr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_clear_ehr_virtual_reg_1(simHdl, "fifo_clear_ehr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_clear_ehr_wires_0(simHdl, "fifo_clear_ehr_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_clear_ehr_wires_1(simHdl, "fifo_clear_ehr_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_data_0(simHdl, "fifo_data_0", this, 8u),
    INST_fifo_data_1(simHdl, "fifo_data_1", this, 8u),
    INST_fifo_data_2(simHdl, "fifo_data_2", this, 8u),
    INST_fifo_deqP(simHdl, "fifo_deqP", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_deq_ehr_ehrReg(simHdl, "fifo_deq_ehr_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_deq_ehr_ignored_wires_0(simHdl, "fifo_deq_ehr_ignored_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_deq_ehr_ignored_wires_1(simHdl, "fifo_deq_ehr_ignored_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_deq_ehr_virtual_reg_0(simHdl, "fifo_deq_ehr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_deq_ehr_virtual_reg_1(simHdl, "fifo_deq_ehr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_deq_ehr_wires_0(simHdl, "fifo_deq_ehr_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_deq_ehr_wires_1(simHdl, "fifo_deq_ehr_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_empty(simHdl, "fifo_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_fifo_enqP(simHdl, "fifo_enqP", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_enq_ehr_ehrReg(simHdl, "fifo_enq_ehr_ehrReg", this, 9u, 170u, (tUInt8)0u),
    INST_fifo_enq_ehr_ignored_wires_0(simHdl, "fifo_enq_ehr_ignored_wires_0", this, 9u, (tUInt8)0u),
    INST_fifo_enq_ehr_ignored_wires_1(simHdl, "fifo_enq_ehr_ignored_wires_1", this, 9u, (tUInt8)0u),
    INST_fifo_enq_ehr_virtual_reg_0(simHdl, "fifo_enq_ehr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_enq_ehr_virtual_reg_1(simHdl, "fifo_enq_ehr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_enq_ehr_wires_0(simHdl, "fifo_enq_ehr_wires_0", this, 9u, (tUInt8)0u),
    INST_fifo_enq_ehr_wires_1(simHdl, "fifo_enq_ehr_wires_1", this, 9u, (tUInt8)0u),
    INST_fifo_full(simHdl, "fifo_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_cycle(simHdl, "m_cycle", this, 32u, 0u, (tUInt8)0u),
    INST_m_input_count(simHdl, "m_input_count", this, 32u, 0u, (tUInt8)0u),
    INST_m_output_count(simHdl, "m_output_count", this, 32u, 0u, (tUInt8)0u),
    INST_m_randomA_ignore(simHdl, "m_randomA_ignore", this, 2u, (tUInt8)0u),
    INST_m_randomA_initialized(simHdl, "m_randomA_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomA_zaz(simHdl, "m_randomA_zaz", this, 2u, (tUInt8)0u),
    INST_m_randomB_ignore(simHdl, "m_randomB_ignore", this, 2u, (tUInt8)0u),
    INST_m_randomB_initialized(simHdl, "m_randomB_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomB_zaz(simHdl, "m_randomB_zaz", this, 2u, (tUInt8)0u),
    INST_m_randomC_ignore(simHdl, "m_randomC_ignore", this, 4u, (tUInt8)0u),
    INST_m_randomC_initialized(simHdl, "m_randomC_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomC_zaz(simHdl, "m_randomC_zaz", this, 4u, (tUInt8)0u),
    INST_m_randomData_ignore(simHdl, "m_randomData_ignore", this, 8u, (tUInt8)0u),
    INST_m_randomData_initialized(simHdl, "m_randomData_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomData_zaz(simHdl, "m_randomData_zaz", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg(simHdl, "m_ref_fifo_ehrReg", this, 9u, 170u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_1(simHdl, "m_ref_fifo_ehrReg_1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_2(simHdl, "m_ref_fifo_ehrReg_2", this, 8u, (tUInt8)170u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_3(simHdl, "m_ref_fifo_ehrReg_3", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_4(simHdl, "m_ref_fifo_ehrReg_4", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0(simHdl, "m_ref_fifo_ignored_wires_0", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_1(simHdl, "m_ref_fifo_ignored_wires_0_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_2(simHdl, "m_ref_fifo_ignored_wires_0_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_3(simHdl, "m_ref_fifo_ignored_wires_0_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_4(simHdl, "m_ref_fifo_ignored_wires_0_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1(simHdl, "m_ref_fifo_ignored_wires_1", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_1(simHdl, "m_ref_fifo_ignored_wires_1_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_2(simHdl, "m_ref_fifo_ignored_wires_1_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_3(simHdl, "m_ref_fifo_ignored_wires_1_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_4(simHdl, "m_ref_fifo_ignored_wires_1_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_2(simHdl, "m_ref_fifo_ignored_wires_2", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_2_1(simHdl, "m_ref_fifo_ignored_wires_2_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_ref_noncf_fifo(simHdl, "m_ref_fifo_ref_noncf_fifo", this, 8u, 3u, (tUInt8)1u, 0u),
    INST_m_ref_fifo_virtual_reg_0(simHdl, "m_ref_fifo_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_1(simHdl, "m_ref_fifo_virtual_reg_0_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_2(simHdl, "m_ref_fifo_virtual_reg_0_2", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_3(simHdl, "m_ref_fifo_virtual_reg_0_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_4(simHdl, "m_ref_fifo_virtual_reg_0_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1(simHdl, "m_ref_fifo_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_1(simHdl, "m_ref_fifo_virtual_reg_1_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_2(simHdl, "m_ref_fifo_virtual_reg_1_2", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_3(simHdl, "m_ref_fifo_virtual_reg_1_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_4(simHdl, "m_ref_fifo_virtual_reg_1_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_2(simHdl, "m_ref_fifo_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_2_1(simHdl, "m_ref_fifo_virtual_reg_2_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0(simHdl, "m_ref_fifo_wires_0", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_1(simHdl, "m_ref_fifo_wires_0_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_2(simHdl, "m_ref_fifo_wires_0_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_3(simHdl, "m_ref_fifo_wires_0_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_4(simHdl, "m_ref_fifo_wires_0_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1(simHdl, "m_ref_fifo_wires_1", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_1(simHdl, "m_ref_fifo_wires_1_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_2(simHdl, "m_ref_fifo_wires_1_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_3(simHdl, "m_ref_fifo_wires_1_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_4(simHdl, "m_ref_fifo_wires_1_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_2(simHdl, "m_ref_fifo_wires_2", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_wires_2_1(simHdl, "m_ref_fifo_wires_2_1", this, 2u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_v__h14992(2863311530u),
    DEF_v__h14615(2863311530u),
    DEF_v__h14241(2863311530u),
    DEF_v__h13865(2863311530u)
{
  symbol_count = 182u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTbCFFunctional::init_symbols_0()
{
  init_symbol(&symbols[0u],
	      "CAN_FIRE_RL_fifo_canocalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_canocalize,
	      1u);
  init_symbol(&symbols[1u],
	      "CAN_FIRE_RL_fifo_clear_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_clear_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[2u],
	      "CAN_FIRE_RL_fifo_deq_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_deq_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[3u],
	      "CAN_FIRE_RL_fifo_enq_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_enq_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[4u],
	      "CAN_FIRE_RL_m_check_fifos_first",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_first,
	      1u);
  init_symbol(&symbols[5u],
	      "CAN_FIRE_RL_m_check_fifos_not_empty",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_not_empty,
	      1u);
  init_symbol(&symbols[6u],
	      "CAN_FIRE_RL_m_check_fifos_not_full",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_not_full,
	      1u);
  init_symbol(&symbols[7u],
	      "CAN_FIRE_RL_m_check_outputs",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_outputs,
	      1u);
  init_symbol(&symbols[8u], "CAN_FIRE_RL_m_cycle_inc", SYM_DEF, &DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
  init_symbol(&symbols[9u], "CAN_FIRE_RL_m_cycle_print", SYM_DEF, &DEF_CAN_FIRE_RL_m_cycle_print, 1u);
  init_symbol(&symbols[10u],
	      "CAN_FIRE_RL_m_feed_inputs",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_feed_inputs,
	      1u);
  init_symbol(&symbols[11u], "CAN_FIRE_RL_m_init", SYM_DEF, &DEF_CAN_FIRE_RL_m_init, 1u);
  init_symbol(&symbols[12u],
	      "CAN_FIRE_RL_m_randomA_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomA_every,
	      1u);
  init_symbol(&symbols[13u],
	      "CAN_FIRE_RL_m_randomA_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomA_every_1,
	      1u);
  init_symbol(&symbols[14u],
	      "CAN_FIRE_RL_m_randomB_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomB_every,
	      1u);
  init_symbol(&symbols[15u],
	      "CAN_FIRE_RL_m_randomB_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomB_every_1,
	      1u);
  init_symbol(&symbols[16u],
	      "CAN_FIRE_RL_m_randomC_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomC_every,
	      1u);
  init_symbol(&symbols[17u],
	      "CAN_FIRE_RL_m_randomC_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomC_every_1,
	      1u);
  init_symbol(&symbols[18u],
	      "CAN_FIRE_RL_m_randomData_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomData_every,
	      1u);
  init_symbol(&symbols[19u],
	      "CAN_FIRE_RL_m_randomData_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomData_every_1,
	      1u);
  init_symbol(&symbols[20u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[21u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1,
	      1u);
  init_symbol(&symbols[22u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_2",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2,
	      1u);
  init_symbol(&symbols[23u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_3",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3,
	      1u);
  init_symbol(&symbols[24u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_4",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4,
	      1u);
  init_symbol(&symbols[25u],
	      "CAN_FIRE_RL_m_ref_fifo_post_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize,
	      1u);
  init_symbol(&symbols[26u],
	      "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one,
	      1u);
  init_symbol(&symbols[27u],
	      "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two,
	      1u);
  init_symbol(&symbols[28u], "CAN_FIRE_RL_m_stop_tb", SYM_DEF, &DEF_CAN_FIRE_RL_m_stop_tb, 1u);
  init_symbol(&symbols[29u], "fifo_clear_ehr_ehrReg", SYM_MODULE, &INST_fifo_clear_ehr_ehrReg);
  init_symbol(&symbols[30u],
	      "fifo_clear_ehr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_clear_ehr_ignored_wires_0);
  init_symbol(&symbols[31u],
	      "fifo_clear_ehr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_clear_ehr_ignored_wires_1);
  init_symbol(&symbols[32u],
	      "fifo_clear_ehr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_fifo_clear_ehr_virtual_reg_0);
  init_symbol(&symbols[33u],
	      "fifo_clear_ehr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_fifo_clear_ehr_virtual_reg_1);
  init_symbol(&symbols[34u], "fifo_clear_ehr_wires_0", SYM_MODULE, &INST_fifo_clear_ehr_wires_0);
  init_symbol(&symbols[35u], "fifo_clear_ehr_wires_1", SYM_MODULE, &INST_fifo_clear_ehr_wires_1);
  init_symbol(&symbols[36u], "fifo_data_0", SYM_MODULE, &INST_fifo_data_0);
  init_symbol(&symbols[37u], "fifo_data_1", SYM_MODULE, &INST_fifo_data_1);
  init_symbol(&symbols[38u], "fifo_data_2", SYM_MODULE, &INST_fifo_data_2);
  init_symbol(&symbols[39u], "fifo_deq_ehr_ehrReg", SYM_MODULE, &INST_fifo_deq_ehr_ehrReg);
  init_symbol(&symbols[40u],
	      "fifo_deq_ehr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_deq_ehr_ignored_wires_0);
  init_symbol(&symbols[41u],
	      "fifo_deq_ehr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_deq_ehr_ignored_wires_1);
  init_symbol(&symbols[42u],
	      "fifo_deq_ehr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_fifo_deq_ehr_virtual_reg_0);
  init_symbol(&symbols[43u],
	      "fifo_deq_ehr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_fifo_deq_ehr_virtual_reg_1);
  init_symbol(&symbols[44u], "fifo_deq_ehr_wires_0", SYM_MODULE, &INST_fifo_deq_ehr_wires_0);
  init_symbol(&symbols[45u], "fifo_deq_ehr_wires_1", SYM_MODULE, &INST_fifo_deq_ehr_wires_1);
  init_symbol(&symbols[46u], "fifo_deqP", SYM_MODULE, &INST_fifo_deqP);
  init_symbol(&symbols[47u], "fifo_empty", SYM_MODULE, &INST_fifo_empty);
  init_symbol(&symbols[48u], "fifo_empty__h4604", SYM_DEF, &DEF_fifo_empty__h4604, 1u);
  init_symbol(&symbols[49u], "fifo_enq_ehr_ehrReg", SYM_MODULE, &INST_fifo_enq_ehr_ehrReg);
  init_symbol(&symbols[50u],
	      "fifo_enq_ehr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_enq_ehr_ignored_wires_0);
  init_symbol(&symbols[51u],
	      "fifo_enq_ehr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_enq_ehr_ignored_wires_1);
  init_symbol(&symbols[52u],
	      "fifo_enq_ehr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_fifo_enq_ehr_virtual_reg_0);
  init_symbol(&symbols[53u],
	      "fifo_enq_ehr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_fifo_enq_ehr_virtual_reg_1);
  init_symbol(&symbols[54u], "fifo_enq_ehr_wires_0", SYM_MODULE, &INST_fifo_enq_ehr_wires_0);
  init_symbol(&symbols[55u], "fifo_enq_ehr_wires_1", SYM_MODULE, &INST_fifo_enq_ehr_wires_1);
  init_symbol(&symbols[56u], "fifo_enqP", SYM_MODULE, &INST_fifo_enqP);
  init_symbol(&symbols[57u], "fifo_full", SYM_MODULE, &INST_fifo_full);
  init_symbol(&symbols[58u], "fifo_full__h3990", SYM_DEF, &DEF_fifo_full__h3990, 1u);
  init_symbol(&symbols[59u], "m_cycle", SYM_MODULE, &INST_m_cycle);
  init_symbol(&symbols[60u], "m_input_count", SYM_MODULE, &INST_m_input_count);
  init_symbol(&symbols[61u], "m_output_count", SYM_MODULE, &INST_m_output_count);
  init_symbol(&symbols[62u], "m_randomA_ignore", SYM_MODULE, &INST_m_randomA_ignore);
  init_symbol(&symbols[63u], "m_randomA_initialized", SYM_MODULE, &INST_m_randomA_initialized);
  init_symbol(&symbols[64u], "m_randomA_zaz", SYM_MODULE, &INST_m_randomA_zaz);
  init_symbol(&symbols[65u], "m_randomB_ignore", SYM_MODULE, &INST_m_randomB_ignore);
  init_symbol(&symbols[66u], "m_randomB_initialized", SYM_MODULE, &INST_m_randomB_initialized);
  init_symbol(&symbols[67u], "m_randomB_zaz", SYM_MODULE, &INST_m_randomB_zaz);
  init_symbol(&symbols[68u], "m_randomC_ignore", SYM_MODULE, &INST_m_randomC_ignore);
  init_symbol(&symbols[69u], "m_randomC_initialized", SYM_MODULE, &INST_m_randomC_initialized);
  init_symbol(&symbols[70u], "m_randomC_zaz", SYM_MODULE, &INST_m_randomC_zaz);
  init_symbol(&symbols[71u], "m_randomData_ignore", SYM_MODULE, &INST_m_randomData_ignore);
  init_symbol(&symbols[72u], "m_randomData_initialized", SYM_MODULE, &INST_m_randomData_initialized);
  init_symbol(&symbols[73u], "m_randomData_zaz", SYM_MODULE, &INST_m_randomData_zaz);
  init_symbol(&symbols[74u], "m_ref_fifo_ehrReg", SYM_MODULE, &INST_m_ref_fifo_ehrReg);
  init_symbol(&symbols[75u], "m_ref_fifo_ehrReg_1", SYM_MODULE, &INST_m_ref_fifo_ehrReg_1);
  init_symbol(&symbols[76u], "m_ref_fifo_ehrReg_2", SYM_MODULE, &INST_m_ref_fifo_ehrReg_2);
  init_symbol(&symbols[77u], "m_ref_fifo_ehrReg_3", SYM_MODULE, &INST_m_ref_fifo_ehrReg_3);
  init_symbol(&symbols[78u],
	      "m_ref_fifo_ehrReg_3__h10140",
	      SYM_DEF,
	      &DEF_m_ref_fifo_ehrReg_3__h10140,
	      1u);
  init_symbol(&symbols[79u], "m_ref_fifo_ehrReg_4", SYM_MODULE, &INST_m_ref_fifo_ehrReg_4);
  init_symbol(&symbols[80u],
	      "m_ref_fifo_ehrReg_4__h10969",
	      SYM_DEF,
	      &DEF_m_ref_fifo_ehrReg_4__h10969,
	      1u);
  init_symbol(&symbols[81u],
	      "m_ref_fifo_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0);
  init_symbol(&symbols[82u],
	      "m_ref_fifo_ignored_wires_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_1);
  init_symbol(&symbols[83u],
	      "m_ref_fifo_ignored_wires_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_2);
  init_symbol(&symbols[84u],
	      "m_ref_fifo_ignored_wires_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_3);
  init_symbol(&symbols[85u],
	      "m_ref_fifo_ignored_wires_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_4);
  init_symbol(&symbols[86u],
	      "m_ref_fifo_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1);
  init_symbol(&symbols[87u],
	      "m_ref_fifo_ignored_wires_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_1);
  init_symbol(&symbols[88u],
	      "m_ref_fifo_ignored_wires_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_2);
  init_symbol(&symbols[89u],
	      "m_ref_fifo_ignored_wires_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_3);
  init_symbol(&symbols[90u],
	      "m_ref_fifo_ignored_wires_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_4);
  init_symbol(&symbols[91u],
	      "m_ref_fifo_ignored_wires_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_2);
  init_symbol(&symbols[92u],
	      "m_ref_fifo_ignored_wires_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_2_1);
  init_symbol(&symbols[93u],
	      "m_ref_fifo_ref_noncf_fifo",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ref_noncf_fifo);
  init_symbol(&symbols[94u], "m_ref_fifo_virtual_reg_0", SYM_MODULE, &INST_m_ref_fifo_virtual_reg_0);
  init_symbol(&symbols[95u],
	      "m_ref_fifo_virtual_reg_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_1);
  init_symbol(&symbols[96u],
	      "m_ref_fifo_virtual_reg_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_2);
  init_symbol(&symbols[97u],
	      "m_ref_fifo_virtual_reg_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_3);
  init_symbol(&symbols[98u],
	      "m_ref_fifo_virtual_reg_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_4);
  init_symbol(&symbols[99u], "m_ref_fifo_virtual_reg_1", SYM_MODULE, &INST_m_ref_fifo_virtual_reg_1);
  init_symbol(&symbols[100u],
	      "m_ref_fifo_virtual_reg_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_1);
  init_symbol(&symbols[101u],
	      "m_ref_fifo_virtual_reg_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_2);
  init_symbol(&symbols[102u],
	      "m_ref_fifo_virtual_reg_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_3);
  init_symbol(&symbols[103u],
	      "m_ref_fifo_virtual_reg_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_4);
  init_symbol(&symbols[104u], "m_ref_fifo_virtual_reg_2", SYM_MODULE, &INST_m_ref_fifo_virtual_reg_2);
  init_symbol(&symbols[105u],
	      "m_ref_fifo_virtual_reg_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_2_1);
  init_symbol(&symbols[106u], "m_ref_fifo_wires_0", SYM_MODULE, &INST_m_ref_fifo_wires_0);
  init_symbol(&symbols[107u], "m_ref_fifo_wires_0_1", SYM_MODULE, &INST_m_ref_fifo_wires_0_1);
  init_symbol(&symbols[108u], "m_ref_fifo_wires_0_2", SYM_MODULE, &INST_m_ref_fifo_wires_0_2);
  init_symbol(&symbols[109u], "m_ref_fifo_wires_0_3", SYM_MODULE, &INST_m_ref_fifo_wires_0_3);
  init_symbol(&symbols[110u], "m_ref_fifo_wires_0_4", SYM_MODULE, &INST_m_ref_fifo_wires_0_4);
  init_symbol(&symbols[111u], "m_ref_fifo_wires_1", SYM_MODULE, &INST_m_ref_fifo_wires_1);
  init_symbol(&symbols[112u], "m_ref_fifo_wires_1_1", SYM_MODULE, &INST_m_ref_fifo_wires_1_1);
  init_symbol(&symbols[113u], "m_ref_fifo_wires_1_2", SYM_MODULE, &INST_m_ref_fifo_wires_1_2);
  init_symbol(&symbols[114u], "m_ref_fifo_wires_1_3", SYM_MODULE, &INST_m_ref_fifo_wires_1_3);
  init_symbol(&symbols[115u], "m_ref_fifo_wires_1_4", SYM_MODULE, &INST_m_ref_fifo_wires_1_4);
  init_symbol(&symbols[116u], "m_ref_fifo_wires_2", SYM_MODULE, &INST_m_ref_fifo_wires_2);
  init_symbol(&symbols[117u], "m_ref_fifo_wires_2_1", SYM_MODULE, &INST_m_ref_fifo_wires_2_1);
  init_symbol(&symbols[118u], "RL_fifo_canocalize", SYM_RULE);
  init_symbol(&symbols[119u], "RL_fifo_clear_ehr_canonicalize", SYM_RULE);
  init_symbol(&symbols[120u], "RL_fifo_deq_ehr_canonicalize", SYM_RULE);
  init_symbol(&symbols[121u], "RL_fifo_enq_ehr_canonicalize", SYM_RULE);
  init_symbol(&symbols[122u], "RL_m_check_fifos_first", SYM_RULE);
  init_symbol(&symbols[123u], "RL_m_check_fifos_not_empty", SYM_RULE);
  init_symbol(&symbols[124u], "RL_m_check_fifos_not_full", SYM_RULE);
  init_symbol(&symbols[125u], "RL_m_check_outputs", SYM_RULE);
  init_symbol(&symbols[126u], "RL_m_cycle_inc", SYM_RULE);
  init_symbol(&symbols[127u], "RL_m_cycle_print", SYM_RULE);
  init_symbol(&symbols[128u], "RL_m_feed_inputs", SYM_RULE);
  init_symbol(&symbols[129u], "RL_m_init", SYM_RULE);
  init_symbol(&symbols[130u], "RL_m_randomA_every", SYM_RULE);
  init_symbol(&symbols[131u], "RL_m_randomA_every_1", SYM_RULE);
  init_symbol(&symbols[132u], "RL_m_randomB_every", SYM_RULE);
  init_symbol(&symbols[133u], "RL_m_randomB_every_1", SYM_RULE);
  init_symbol(&symbols[134u], "RL_m_randomC_every", SYM_RULE);
  init_symbol(&symbols[135u], "RL_m_randomC_every_1", SYM_RULE);
  init_symbol(&symbols[136u], "RL_m_randomData_every", SYM_RULE);
  init_symbol(&symbols[137u], "RL_m_randomData_every_1", SYM_RULE);
  init_symbol(&symbols[138u], "RL_m_ref_fifo_canonicalize", SYM_RULE);
  init_symbol(&symbols[139u], "RL_m_ref_fifo_canonicalize_1", SYM_RULE);
  init_symbol(&symbols[140u], "RL_m_ref_fifo_canonicalize_2", SYM_RULE);
  init_symbol(&symbols[141u], "RL_m_ref_fifo_canonicalize_3", SYM_RULE);
  init_symbol(&symbols[142u], "RL_m_ref_fifo_canonicalize_4", SYM_RULE);
  init_symbol(&symbols[143u], "RL_m_ref_fifo_post_canonicalize", SYM_RULE);
  init_symbol(&symbols[144u], "RL_m_ref_fifo_pre_canonicalize_one", SYM_RULE);
  init_symbol(&symbols[145u], "RL_m_ref_fifo_pre_canonicalize_two", SYM_RULE);
  init_symbol(&symbols[146u], "RL_m_stop_tb", SYM_RULE);
  init_symbol(&symbols[147u], "v__h13938", SYM_DEF, &DEF_v__h13938, 2u);
  init_symbol(&symbols[148u], "v__h14314", SYM_DEF, &DEF_v__h14314, 2u);
  init_symbol(&symbols[149u],
	      "WILL_FIRE_RL_fifo_canocalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_canocalize,
	      1u);
  init_symbol(&symbols[150u],
	      "WILL_FIRE_RL_fifo_clear_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_clear_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[151u],
	      "WILL_FIRE_RL_fifo_deq_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_deq_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[152u],
	      "WILL_FIRE_RL_fifo_enq_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_enq_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[153u],
	      "WILL_FIRE_RL_m_check_fifos_first",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_first,
	      1u);
  init_symbol(&symbols[154u],
	      "WILL_FIRE_RL_m_check_fifos_not_empty",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_not_empty,
	      1u);
  init_symbol(&symbols[155u],
	      "WILL_FIRE_RL_m_check_fifos_not_full",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_not_full,
	      1u);
  init_symbol(&symbols[156u],
	      "WILL_FIRE_RL_m_check_outputs",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_outputs,
	      1u);
  init_symbol(&symbols[157u], "WILL_FIRE_RL_m_cycle_inc", SYM_DEF, &DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
  init_symbol(&symbols[158u],
	      "WILL_FIRE_RL_m_cycle_print",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_cycle_print,
	      1u);
  init_symbol(&symbols[159u],
	      "WILL_FIRE_RL_m_feed_inputs",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_feed_inputs,
	      1u);
  init_symbol(&symbols[160u], "WILL_FIRE_RL_m_init", SYM_DEF, &DEF_WILL_FIRE_RL_m_init, 1u);
  init_symbol(&symbols[161u],
	      "WILL_FIRE_RL_m_randomA_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomA_every,
	      1u);
  init_symbol(&symbols[162u],
	      "WILL_FIRE_RL_m_randomA_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomA_every_1,
	      1u);
  init_symbol(&symbols[163u],
	      "WILL_FIRE_RL_m_randomB_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomB_every,
	      1u);
  init_symbol(&symbols[164u],
	      "WILL_FIRE_RL_m_randomB_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomB_every_1,
	      1u);
  init_symbol(&symbols[165u],
	      "WILL_FIRE_RL_m_randomC_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomC_every,
	      1u);
  init_symbol(&symbols[166u],
	      "WILL_FIRE_RL_m_randomC_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomC_every_1,
	      1u);
  init_symbol(&symbols[167u],
	      "WILL_FIRE_RL_m_randomData_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomData_every,
	      1u);
  init_symbol(&symbols[168u],
	      "WILL_FIRE_RL_m_randomData_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomData_every_1,
	      1u);
  init_symbol(&symbols[169u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[170u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1,
	      1u);
  init_symbol(&symbols[171u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2,
	      1u);
  init_symbol(&symbols[172u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_3",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3,
	      1u);
  init_symbol(&symbols[173u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_4",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4,
	      1u);
  init_symbol(&symbols[174u],
	      "WILL_FIRE_RL_m_ref_fifo_post_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize,
	      1u);
  init_symbol(&symbols[175u],
	      "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one,
	      1u);
  init_symbol(&symbols[176u],
	      "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two,
	      1u);
  init_symbol(&symbols[177u], "WILL_FIRE_RL_m_stop_tb", SYM_DEF, &DEF_WILL_FIRE_RL_m_stop_tb, 1u);
  init_symbol(&symbols[178u], "x__h16877", SYM_DEF, &DEF_x__h16877, 32u);
  init_symbol(&symbols[179u], "x__h17024", SYM_DEF, &DEF_x__h17024, 32u);
  init_symbol(&symbols[180u], "x_wget__h13808", SYM_DEF, &DEF_x_wget__h13808, 2u);
  init_symbol(&symbols[181u], "x_wget__h14184", SYM_DEF, &DEF_x_wget__h14184, 2u);
}


/* Rule actions */

void MOD_mkTbCFFunctional::RL_fifo_enq_ehr_canonicalize()
{
  tUInt32 DEF_IF_fifo_enq_ehr_wires_1_whas_THEN_fifo_enq_ehr_ETC___d7;
  DEF_fifo_enq_ehr_wires_0_wget____d4 = INST_fifo_enq_ehr_wires_0.METH_wget();
  DEF_fifo_enq_ehr_ehrReg___d5 = INST_fifo_enq_ehr_ehrReg.METH_read();
  DEF_fifo_enq_ehr_wires_0_whas____d3 = INST_fifo_enq_ehr_wires_0.METH_whas();
  DEF_IF_fifo_enq_ehr_wires_0_whas_THEN_fifo_enq_ehr_ETC___d6 = DEF_fifo_enq_ehr_wires_0_whas____d3 ? DEF_fifo_enq_ehr_wires_0_wget____d4 : DEF_fifo_enq_ehr_ehrReg___d5;
  DEF_IF_fifo_enq_ehr_wires_1_whas_THEN_fifo_enq_ehr_ETC___d7 = INST_fifo_enq_ehr_wires_1.METH_whas() ? INST_fifo_enq_ehr_wires_1.METH_wget() : DEF_IF_fifo_enq_ehr_wires_0_whas_THEN_fifo_enq_ehr_ETC___d6;
  INST_fifo_enq_ehr_ehrReg.METH_write(DEF_IF_fifo_enq_ehr_wires_1_whas_THEN_fifo_enq_ehr_ETC___d7);
}

void MOD_mkTbCFFunctional::RL_fifo_deq_ehr_canonicalize()
{
  tUInt8 DEF_IF_fifo_deq_ehr_wires_1_whas_THEN_fifo_deq_ehr_ETC___d14;
  DEF_fifo_deq_ehr_wires_0_wget____d11 = INST_fifo_deq_ehr_wires_0.METH_wget();
  DEF_fifo_deq_ehr_ehrReg___d12 = INST_fifo_deq_ehr_ehrReg.METH_read();
  DEF_fifo_deq_ehr_wires_0_whas____d10 = INST_fifo_deq_ehr_wires_0.METH_whas();
  DEF_IF_fifo_deq_ehr_wires_0_whas__0_THEN_fifo_deq__ETC___d13 = DEF_fifo_deq_ehr_wires_0_whas____d10 ? DEF_fifo_deq_ehr_wires_0_wget____d11 : DEF_fifo_deq_ehr_ehrReg___d12;
  DEF_IF_fifo_deq_ehr_wires_1_whas_THEN_fifo_deq_ehr_ETC___d14 = INST_fifo_deq_ehr_wires_1.METH_whas() ? INST_fifo_deq_ehr_wires_1.METH_wget() : DEF_IF_fifo_deq_ehr_wires_0_whas__0_THEN_fifo_deq__ETC___d13;
  INST_fifo_deq_ehr_ehrReg.METH_write(DEF_IF_fifo_deq_ehr_wires_1_whas_THEN_fifo_deq_ehr_ETC___d14);
}

void MOD_mkTbCFFunctional::RL_fifo_clear_ehr_canonicalize()
{
  tUInt8 DEF_IF_fifo_clear_ehr_wires_1_whas__5_THEN_fifo_cl_ETC___d21;
  DEF_fifo_clear_ehr_wires_0_wget____d18 = INST_fifo_clear_ehr_wires_0.METH_wget();
  DEF_fifo_clear_ehr_ehrReg___d19 = INST_fifo_clear_ehr_ehrReg.METH_read();
  DEF_fifo_clear_ehr_wires_0_whas____d17 = INST_fifo_clear_ehr_wires_0.METH_whas();
  DEF_IF_fifo_clear_ehr_wires_0_whas__7_THEN_fifo_cl_ETC___d20 = DEF_fifo_clear_ehr_wires_0_whas____d17 ? DEF_fifo_clear_ehr_wires_0_wget____d18 : DEF_fifo_clear_ehr_ehrReg___d19;
  DEF_IF_fifo_clear_ehr_wires_1_whas__5_THEN_fifo_cl_ETC___d21 = INST_fifo_clear_ehr_wires_1.METH_whas() ? INST_fifo_clear_ehr_wires_1.METH_wget() : DEF_IF_fifo_clear_ehr_wires_0_whas__7_THEN_fifo_cl_ETC___d20;
  INST_fifo_clear_ehr_ehrReg.METH_write(DEF_IF_fifo_clear_ehr_wires_1_whas__5_THEN_fifo_cl_ETC___d21);
}

void MOD_mkTbCFFunctional::RL_fifo_canocalize()
{
  tUInt8 DEF_fifo_enqP_8_EQ_2_9_AND_fifo_clear_ehr_virtual__ETC___d99;
  tUInt8 DEF_fifo_clear_ehr_virtual_reg_1_read__2_OR_IF_fif_ETC___d86;
  tUInt8 DEF_fifo_enqP_8_EQ_0_7_AND_fifo_clear_ehr_virtual__ETC___d89;
  tUInt8 DEF_fifo_clear_ehr_virtual_reg_1_read__2_OR_IF_fif_ETC___d88;
  tUInt8 DEF_fifo_enqP_8_EQ_1_7_AND_fifo_clear_ehr_virtual__ETC___d98;
  tUInt8 DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d68;
  tUInt8 DEF_fifo_enqP_8_EQ_2___d39;
  tUInt8 DEF_enqP_next__h3704;
  tUInt8 DEF_fifo_enqP_8_PLUS_1___d41;
  tUInt8 DEF_IF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3__ETC___d42;
  tUInt8 DEF_fifo_deqP_3_EQ_2___d54;
  tUInt8 DEF_deqP_next__h3705;
  tUInt8 DEF_fifo_deqP_3_PLUS_1___d56;
  tUInt8 DEF_IF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3__ETC___d57;
  tUInt8 DEF_x__h4168;
  tUInt8 DEF_fifo_clear_ehr_ehrReg_9_BIT_1___d25;
  tUInt8 DEF_fifo_clear_ehr_wires_0_wget__8_BIT_1___d24;
  tUInt8 DEF_fifo_deq_ehr_wires_0_wget__1_BIT_1___d45;
  tUInt8 DEF_fifo_deq_ehr_ehrReg_2_BIT_1___d46;
  tUInt8 DEF_fifo_enq_ehr_ehrReg_BIT_8___d31;
  tUInt8 DEF_fifo_enq_ehr_wires_0_wget_BIT_8___d30;
  tUInt8 DEF_x__h1305;
  tUInt8 DEF_x__h1306;
  tUInt8 DEF_fifo_clear_ehr_virtual_reg_1_read____d22;
  tUInt8 DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d27;
  tUInt8 DEF_NOT_fifo_enq_ehr_virtual_reg_1_read__8_9_AND_I_ETC___d36;
  tUInt8 DEF_NOT_fifo_deq_ehr_virtual_reg_1_read__3_4_AND_I_ETC___d51;
  tUInt8 DEF_fifo_enq_ehr_virtual_reg_1_read____d28;
  tUInt8 DEF_fifo_enq_ehr_virtual_reg_1_read__8_OR_IF_fifo__ETC___d67;
  tUInt8 DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d62;
  tUInt8 DEF_fifo_deq_ehr_virtual_reg_1_read____d43;
  tUInt8 DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d75;
  tUInt8 DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d37;
  tUInt8 DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d52;
  tUInt8 DEF_x__h4974;
  tUInt8 DEF_fifo_clear_ehr_virtual_reg_1_read__2_OR_IF_fif_ETC___d79;
  DEF_fifo_empty__h4604 = INST_fifo_empty.METH_read();
  DEF_fifo_full__h3990 = INST_fifo_full.METH_read();
  DEF_x__h4974 = INST_fifo_enqP.METH_read();
  DEF_fifo_deq_ehr_virtual_reg_1_read____d43 = INST_fifo_deq_ehr_virtual_reg_1.METH_read();
  DEF_fifo_enq_ehr_virtual_reg_1_read____d28 = INST_fifo_enq_ehr_virtual_reg_1.METH_read();
  DEF_x__h16059 = INST_fifo_deqP.METH_read();
  DEF_fifo_enq_ehr_wires_0_wget____d4 = INST_fifo_enq_ehr_wires_0.METH_wget();
  DEF_fifo_enq_ehr_ehrReg___d5 = INST_fifo_enq_ehr_ehrReg.METH_read();
  DEF_fifo_clear_ehr_wires_0_wget____d18 = INST_fifo_clear_ehr_wires_0.METH_wget();
  DEF_fifo_clear_ehr_ehrReg___d19 = INST_fifo_clear_ehr_ehrReg.METH_read();
  DEF_fifo_deq_ehr_wires_0_wget____d11 = INST_fifo_deq_ehr_wires_0.METH_wget();
  DEF_fifo_deq_ehr_ehrReg___d12 = INST_fifo_deq_ehr_ehrReg.METH_read();
  DEF_fifo_clear_ehr_virtual_reg_1_read____d22 = INST_fifo_clear_ehr_virtual_reg_1.METH_read();
  DEF_fifo_clear_ehr_wires_0_whas____d17 = INST_fifo_clear_ehr_wires_0.METH_whas();
  DEF_fifo_deq_ehr_wires_0_whas____d10 = INST_fifo_deq_ehr_wires_0.METH_whas();
  DEF_fifo_enq_ehr_wires_0_whas____d3 = INST_fifo_enq_ehr_wires_0.METH_whas();
  DEF_x__h1306 = (tUInt8)((tUInt8)255u & DEF_fifo_enq_ehr_wires_0_wget____d4);
  DEF_x__h1305 = (tUInt8)((tUInt8)255u & DEF_fifo_enq_ehr_ehrReg___d5);
  DEF_fifo_enq_ehr_wires_0_wget_BIT_8___d30 = (tUInt8)(DEF_fifo_enq_ehr_wires_0_wget____d4 >> 8u);
  DEF_fifo_deq_ehr_ehrReg_2_BIT_1___d46 = (tUInt8)(DEF_fifo_deq_ehr_ehrReg___d12 >> 1u);
  DEF_fifo_enq_ehr_ehrReg_BIT_8___d31 = (tUInt8)(DEF_fifo_enq_ehr_ehrReg___d5 >> 8u);
  DEF_fifo_enq_ehr_virtual_reg_1_read__8_OR_IF_fifo__ETC___d67 = (DEF_fifo_enq_ehr_virtual_reg_1_read____d28 || (DEF_fifo_enq_ehr_wires_0_whas____d3 ? !DEF_fifo_enq_ehr_wires_0_wget_BIT_8___d30 : !DEF_fifo_enq_ehr_ehrReg_BIT_8___d31)) || DEF_fifo_full__h3990;
  DEF_fifo_deq_ehr_wires_0_wget__1_BIT_1___d45 = (tUInt8)(DEF_fifo_deq_ehr_wires_0_wget____d11 >> 1u);
  DEF_fifo_clear_ehr_wires_0_wget__8_BIT_1___d24 = (tUInt8)(DEF_fifo_clear_ehr_wires_0_wget____d18 >> 1u);
  DEF_fifo_clear_ehr_ehrReg_9_BIT_1___d25 = (tUInt8)(DEF_fifo_clear_ehr_ehrReg___d19 >> 1u);
  DEF_fifo_clear_ehr_virtual_reg_1_read__2_OR_IF_fif_ETC___d79 = DEF_fifo_clear_ehr_virtual_reg_1_read____d22 || (DEF_fifo_clear_ehr_wires_0_whas____d17 ? !DEF_fifo_clear_ehr_wires_0_wget__8_BIT_1___d24 : !DEF_fifo_clear_ehr_ehrReg_9_BIT_1___d25);
  DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d27 = !DEF_fifo_clear_ehr_virtual_reg_1_read____d22 && (DEF_fifo_clear_ehr_wires_0_whas____d17 ? DEF_fifo_clear_ehr_wires_0_wget__8_BIT_1___d24 : DEF_fifo_clear_ehr_ehrReg_9_BIT_1___d25);
  DEF_IF_fifo_enq_ehr_wires_0_whas_THEN_fifo_enq_ehr_ETC___d6 = DEF_fifo_enq_ehr_wires_0_whas____d3 ? DEF_fifo_enq_ehr_wires_0_wget____d4 : DEF_fifo_enq_ehr_ehrReg___d5;
  DEF_x__h4168 = DEF_fifo_enq_ehr_wires_0_whas____d3 ? DEF_x__h1306 : DEF_x__h1305;
  DEF_fifo_deqP_3_PLUS_1___d56 = (tUInt8)3u & (DEF_x__h16059 + (tUInt8)1u);
  DEF_fifo_deqP_3_EQ_2___d54 = DEF_x__h16059 == (tUInt8)2u;
  DEF_IF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3__ETC___d57 = DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d27 || DEF_fifo_deqP_3_EQ_2___d54 ? (tUInt8)0u : DEF_fifo_deqP_3_PLUS_1___d56;
  DEF_deqP_next__h3705 = DEF_fifo_deqP_3_EQ_2___d54 ? (tUInt8)0u : DEF_fifo_deqP_3_PLUS_1___d56;
  DEF_fifo_enqP_8_PLUS_1___d41 = (tUInt8)3u & (DEF_x__h4974 + (tUInt8)1u);
  DEF_fifo_enqP_8_EQ_2___d39 = DEF_x__h4974 == (tUInt8)2u;
  DEF_IF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3__ETC___d42 = DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d27 || DEF_fifo_enqP_8_EQ_2___d39 ? (tUInt8)0u : DEF_fifo_enqP_8_PLUS_1___d41;
  DEF_enqP_next__h3704 = DEF_fifo_enqP_8_EQ_2___d39 ? (tUInt8)0u : DEF_fifo_enqP_8_PLUS_1___d41;
  DEF_IF_fifo_clear_ehr_wires_0_whas__7_THEN_fifo_cl_ETC___d20 = DEF_fifo_clear_ehr_wires_0_whas____d17 ? DEF_fifo_clear_ehr_wires_0_wget____d18 : DEF_fifo_clear_ehr_ehrReg___d19;
  DEF_IF_fifo_deq_ehr_wires_0_whas__0_THEN_fifo_deq__ETC___d13 = DEF_fifo_deq_ehr_wires_0_whas____d10 ? DEF_fifo_deq_ehr_wires_0_wget____d11 : DEF_fifo_deq_ehr_ehrReg___d12;
  DEF_NOT_fifo_empty_9___d50 = !DEF_fifo_empty__h4604;
  DEF_NOT_fifo_deq_ehr_virtual_reg_1_read__3_4_AND_I_ETC___d51 = (!DEF_fifo_deq_ehr_virtual_reg_1_read____d43 && (DEF_fifo_deq_ehr_wires_0_whas____d10 ? DEF_fifo_deq_ehr_wires_0_wget__1_BIT_1___d45 : DEF_fifo_deq_ehr_ehrReg_2_BIT_1___d46)) && DEF_NOT_fifo_empty_9___d50;
  DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d52 = DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d27 || DEF_NOT_fifo_deq_ehr_virtual_reg_1_read__3_4_AND_I_ETC___d51;
  DEF_NOT_fifo_full_4___d35 = !DEF_fifo_full__h3990;
  DEF_NOT_fifo_enq_ehr_virtual_reg_1_read__8_9_AND_I_ETC___d36 = (!DEF_fifo_enq_ehr_virtual_reg_1_read____d28 && (DEF_fifo_enq_ehr_wires_0_whas____d3 ? DEF_fifo_enq_ehr_wires_0_wget_BIT_8___d30 : DEF_fifo_enq_ehr_ehrReg_BIT_8___d31)) && DEF_NOT_fifo_full_4___d35;
  DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d37 = DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d27 || DEF_NOT_fifo_enq_ehr_virtual_reg_1_read__8_9_AND_I_ETC___d36;
  DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d75 = DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d27 || ((DEF_NOT_fifo_enq_ehr_virtual_reg_1_read__8_9_AND_I_ETC___d36 && (DEF_NOT_fifo_deq_ehr_virtual_reg_1_read__3_4_AND_I_ETC___d51 || DEF_enqP_next__h3704 == DEF_x__h16059)) || (DEF_fifo_enq_ehr_virtual_reg_1_read__8_OR_IF_fifo__ETC___d67 && DEF_NOT_fifo_deq_ehr_virtual_reg_1_read__3_4_AND_I_ETC___d51));
  DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d62 = DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d27 || (DEF_NOT_fifo_enq_ehr_virtual_reg_1_read__8_9_AND_I_ETC___d36 || (DEF_NOT_fifo_deq_ehr_virtual_reg_1_read__3_4_AND_I_ETC___d51 && DEF_x__h4974 == DEF_deqP_next__h3705));
  DEF__0_CONCAT_DONTCARE___d100 = 170u;
  DEF__0_CONCAT_DONTCARE___d101 = (tUInt8)0u;
  DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d68 = DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d27 || DEF_fifo_enq_ehr_virtual_reg_1_read__8_OR_IF_fifo__ETC___d67;
  DEF_fifo_clear_ehr_virtual_reg_1_read__2_OR_IF_fif_ETC___d88 = DEF_fifo_clear_ehr_virtual_reg_1_read__2_OR_IF_fif_ETC___d79 && DEF_NOT_fifo_enq_ehr_virtual_reg_1_read__8_9_AND_I_ETC___d36;
  DEF_fifo_enqP_8_EQ_1_7_AND_fifo_clear_ehr_virtual__ETC___d98 = DEF_x__h4974 == (tUInt8)1u && DEF_fifo_clear_ehr_virtual_reg_1_read__2_OR_IF_fif_ETC___d88;
  DEF_fifo_enqP_8_EQ_0_7_AND_fifo_clear_ehr_virtual__ETC___d89 = DEF_x__h4974 == (tUInt8)0u && DEF_fifo_clear_ehr_virtual_reg_1_read__2_OR_IF_fif_ETC___d88;
  DEF_fifo_clear_ehr_virtual_reg_1_read__2_OR_IF_fif_ETC___d86 = DEF_fifo_clear_ehr_virtual_reg_1_read__2_OR_IF_fif_ETC___d79 && (DEF_NOT_fifo_enq_ehr_virtual_reg_1_read__8_9_AND_I_ETC___d36 && ((DEF_fifo_deq_ehr_virtual_reg_1_read____d43 || (DEF_fifo_deq_ehr_wires_0_whas____d10 ? !DEF_fifo_deq_ehr_wires_0_wget__1_BIT_1___d45 : !DEF_fifo_deq_ehr_ehrReg_2_BIT_1___d46)) || DEF_fifo_empty__h4604));
  DEF_fifo_enqP_8_EQ_2_9_AND_fifo_clear_ehr_virtual__ETC___d99 = DEF_fifo_enqP_8_EQ_2___d39 && DEF_fifo_clear_ehr_virtual_reg_1_read__2_OR_IF_fif_ETC___d88;
  if (DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d37)
    INST_fifo_enqP.METH_write(DEF_IF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3__ETC___d42);
  if (DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d52)
    INST_fifo_deqP.METH_write(DEF_IF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3__ETC___d57);
  if (DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d62)
    INST_fifo_empty.METH_write(DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d68);
  if (DEF_NOT_fifo_clear_ehr_virtual_reg_1_read__2_3_AND_ETC___d75)
    INST_fifo_full.METH_write(DEF_fifo_clear_ehr_virtual_reg_1_read__2_OR_IF_fif_ETC___d86);
  if (DEF_fifo_enqP_8_EQ_0_7_AND_fifo_clear_ehr_virtual__ETC___d89)
    INST_fifo_data_0.METH_write(DEF_x__h4168);
  if (DEF_fifo_enqP_8_EQ_2_9_AND_fifo_clear_ehr_virtual__ETC___d99)
    INST_fifo_data_2.METH_write(DEF_x__h4168);
  if (DEF_fifo_enqP_8_EQ_1_7_AND_fifo_clear_ehr_virtual__ETC___d98)
    INST_fifo_data_1.METH_write(DEF_x__h4168);
  INST_fifo_enq_ehr_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d100);
  INST_fifo_enq_ehr_ignored_wires_1.METH_wset(DEF_IF_fifo_enq_ehr_wires_0_whas_THEN_fifo_enq_ehr_ETC___d6);
  INST_fifo_enq_ehr_virtual_reg_1.METH_write((tUInt8)0u);
  INST_fifo_deq_ehr_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d101);
  INST_fifo_deq_ehr_ignored_wires_1.METH_wset(DEF_IF_fifo_deq_ehr_wires_0_whas__0_THEN_fifo_deq__ETC___d13);
  INST_fifo_deq_ehr_virtual_reg_1.METH_write((tUInt8)0u);
  INST_fifo_clear_ehr_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d101);
  INST_fifo_clear_ehr_ignored_wires_1.METH_wset(DEF_IF_fifo_clear_ehr_wires_0_whas__7_THEN_fifo_cl_ETC___d20);
  INST_fifo_clear_ehr_virtual_reg_1.METH_write((tUInt8)0u);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_canonicalize()
{
  tUInt32 DEF_IF_m_ref_fifo_wires_2_whas__02_THEN_m_ref_fifo_ETC___d111;
  DEF_m_ref_fifo_wires_0_wget____d107 = INST_m_ref_fifo_wires_0.METH_wget();
  DEF_m_ref_fifo_ehrReg___d108 = INST_m_ref_fifo_ehrReg.METH_read();
  DEF_m_ref_fifo_wires_0_whas____d106 = INST_m_ref_fifo_wires_0.METH_whas();
  DEF_IF_m_ref_fifo_wires_0_whas__06_THEN_m_ref_fifo_ETC___d109 = DEF_m_ref_fifo_wires_0_whas____d106 ? DEF_m_ref_fifo_wires_0_wget____d107 : DEF_m_ref_fifo_ehrReg___d108;
  DEF_IF_m_ref_fifo_wires_2_whas__02_THEN_m_ref_fifo_ETC___d111 = INST_m_ref_fifo_wires_2.METH_whas() ? INST_m_ref_fifo_wires_2.METH_wget() : (INST_m_ref_fifo_wires_1.METH_whas() ? INST_m_ref_fifo_wires_1.METH_wget() : DEF_IF_m_ref_fifo_wires_0_whas__06_THEN_m_ref_fifo_ETC___d109);
  INST_m_ref_fifo_ehrReg.METH_write(DEF_IF_m_ref_fifo_wires_2_whas__02_THEN_m_ref_fifo_ETC___d111);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_canonicalize_1()
{
  tUInt8 DEF_IF_m_ref_fifo_wires_2_1_whas__12_THEN_m_ref_fi_ETC___d121;
  DEF_m_ref_fifo_wires_0_1_wget____d117 = INST_m_ref_fifo_wires_0_1.METH_wget();
  DEF_m_ref_fifo_ehrReg_1___d118 = INST_m_ref_fifo_ehrReg_1.METH_read();
  DEF_m_ref_fifo_wires_0_1_whas____d116 = INST_m_ref_fifo_wires_0_1.METH_whas();
  DEF_IF_m_ref_fifo_wires_0_1_whas__16_THEN_m_ref_fi_ETC___d119 = DEF_m_ref_fifo_wires_0_1_whas____d116 ? DEF_m_ref_fifo_wires_0_1_wget____d117 : DEF_m_ref_fifo_ehrReg_1___d118;
  DEF_IF_m_ref_fifo_wires_2_1_whas__12_THEN_m_ref_fi_ETC___d121 = INST_m_ref_fifo_wires_2_1.METH_whas() ? INST_m_ref_fifo_wires_2_1.METH_wget() : (INST_m_ref_fifo_wires_1_1.METH_whas() ? INST_m_ref_fifo_wires_1_1.METH_wget() : DEF_IF_m_ref_fifo_wires_0_1_whas__16_THEN_m_ref_fi_ETC___d119);
  INST_m_ref_fifo_ehrReg_1.METH_write(DEF_IF_m_ref_fifo_wires_2_1_whas__12_THEN_m_ref_fi_ETC___d121);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_canonicalize_2()
{
  tUInt8 DEF_x__h9189;
  tUInt8 DEF_x_wget__h8777;
  DEF_x_wget__h8777 = INST_m_ref_fifo_wires_1_2.METH_wget();
  DEF_x_wget__h8728 = INST_m_ref_fifo_wires_0_2.METH_wget();
  DEF_def__h16392 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF_def__h9216 = INST_m_ref_fifo_wires_0_2.METH_whas() ? DEF_x_wget__h8728 : DEF_def__h16392;
  DEF_x__h9189 = INST_m_ref_fifo_wires_1_2.METH_whas() ? DEF_x_wget__h8777 : DEF_def__h9216;
  INST_m_ref_fifo_ehrReg_2.METH_write(DEF_x__h9189);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_canonicalize_3()
{
  tUInt8 DEF_IF_m_ref_fifo_wires_1_3_whas__29_THEN_m_ref_fi_ETC___d135;
  DEF_m_ref_fifo_ehrReg_3__h10140 = INST_m_ref_fifo_ehrReg_3.METH_read();
  DEF_IF_m_ref_fifo_wires_0_3_whas__31_THEN_m_ref_fi_ETC___d134 = INST_m_ref_fifo_wires_0_3.METH_whas() ? INST_m_ref_fifo_wires_0_3.METH_wget() : DEF_m_ref_fifo_ehrReg_3__h10140;
  DEF_IF_m_ref_fifo_wires_1_3_whas__29_THEN_m_ref_fi_ETC___d135 = INST_m_ref_fifo_wires_1_3.METH_whas() ? INST_m_ref_fifo_wires_1_3.METH_wget() : DEF_IF_m_ref_fifo_wires_0_3_whas__31_THEN_m_ref_fi_ETC___d134;
  INST_m_ref_fifo_ehrReg_3.METH_write(DEF_IF_m_ref_fifo_wires_1_3_whas__29_THEN_m_ref_fi_ETC___d135);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_canonicalize_4()
{
  tUInt8 DEF_IF_m_ref_fifo_wires_1_4_whas__36_THEN_m_ref_fi_ETC___d142;
  DEF_m_ref_fifo_ehrReg_4__h10969 = INST_m_ref_fifo_ehrReg_4.METH_read();
  DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141 = INST_m_ref_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_ehrReg_4__h10969;
  DEF_IF_m_ref_fifo_wires_1_4_whas__36_THEN_m_ref_fi_ETC___d142 = INST_m_ref_fifo_wires_1_4.METH_whas() ? INST_m_ref_fifo_wires_1_4.METH_wget() : DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141;
  INST_m_ref_fifo_ehrReg_4.METH_write(DEF_IF_m_ref_fifo_wires_1_4_whas__36_THEN_m_ref_fi_ETC___d142);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_pre_canonicalize_one()
{
  tUInt8 DEF_m_ref_fifo_ref_noncf_fifo_notFull____d143;
  tUInt8 DEF_m_ref_fifo_ref_noncf_fifo_notEmpty____d144;
  DEF_m_ref_fifo_ehrReg_4__h10969 = INST_m_ref_fifo_ehrReg_4.METH_read();
  DEF_m_ref_fifo_ehrReg_3__h10140 = INST_m_ref_fifo_ehrReg_3.METH_read();
  DEF_m_ref_fifo_ref_noncf_fifo_notEmpty____d144 = INST_m_ref_fifo_ref_noncf_fifo.METH_notEmpty();
  DEF_m_ref_fifo_ref_noncf_fifo_notFull____d143 = INST_m_ref_fifo_ref_noncf_fifo.METH_notFull();
  INST_m_ref_fifo_wires_0_3.METH_wset(DEF_m_ref_fifo_ref_noncf_fifo_notFull____d143);
  INST_m_ref_fifo_ignored_wires_0_3.METH_wset(DEF_m_ref_fifo_ehrReg_3__h10140);
  INST_m_ref_fifo_virtual_reg_0_3.METH_write((tUInt8)0u);
  INST_m_ref_fifo_wires_0_4.METH_wset(DEF_m_ref_fifo_ref_noncf_fifo_notEmpty____d144);
  INST_m_ref_fifo_ignored_wires_0_4.METH_wset(DEF_m_ref_fifo_ehrReg_4__h10969);
  INST_m_ref_fifo_virtual_reg_0_4.METH_write((tUInt8)0u);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_pre_canonicalize_two()
{
  tUInt8 DEF_x__h11853;
  DEF_def__h16392 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF_x__h11853 = INST_m_ref_fifo_ref_noncf_fifo.METH_first();
  INST_m_ref_fifo_wires_0_2.METH_wset(DEF_x__h11853);
  INST_m_ref_fifo_ignored_wires_0_2.METH_wset(DEF_def__h16392);
  INST_m_ref_fifo_virtual_reg_0_2.METH_write((tUInt8)0u);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_post_canonicalize()
{
  tUInt8 DEF_NOT_m_ref_fifo_virtual_reg_2_read__47_69_AND_N_ETC___d173;
  tUInt8 DEF_NOT_m_ref_fifo_virtual_reg_2_1_read__58_81_AND_ETC___d185;
  tUInt8 DEF_x__h12481;
  tUInt8 DEF_x__h7226;
  tUInt8 DEF_x__h7225;
  DEF_m_ref_fifo_virtual_reg_2_read____d147 = INST_m_ref_fifo_virtual_reg_2.METH_read();
  DEF_m_ref_fifo_virtual_reg_1_read____d148 = INST_m_ref_fifo_virtual_reg_1.METH_read();
  DEF_m_ref_fifo_wires_0_wget____d107 = INST_m_ref_fifo_wires_0.METH_wget();
  DEF_m_ref_fifo_ehrReg___d108 = INST_m_ref_fifo_ehrReg.METH_read();
  DEF_m_ref_fifo_wires_0_1_wget____d117 = INST_m_ref_fifo_wires_0_1.METH_wget();
  DEF_m_ref_fifo_ehrReg_1___d118 = INST_m_ref_fifo_ehrReg_1.METH_read();
  DEF_m_ref_fifo_virtual_reg_2_1_read____d158 = INST_m_ref_fifo_virtual_reg_2_1.METH_read();
  DEF_m_ref_fifo_virtual_reg_1_1_read____d159 = INST_m_ref_fifo_virtual_reg_1_1.METH_read();
  DEF_m_ref_fifo_wires_0_1_whas____d116 = INST_m_ref_fifo_wires_0_1.METH_whas();
  DEF_m_ref_fifo_wires_0_whas____d106 = INST_m_ref_fifo_wires_0.METH_whas();
  DEF_x__h7225 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_ehrReg___d108);
  DEF_x__h7226 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_wires_0_wget____d107);
  DEF_m_ref_fifo_ehrReg_08_BIT_8___d151 = (tUInt8)(DEF_m_ref_fifo_ehrReg___d108 >> 8u);
  DEF_m_ref_fifo_wires_0_wget__07_BIT_8___d149 = (tUInt8)(DEF_m_ref_fifo_wires_0_wget____d107 >> 8u);
  DEF_m_ref_fifo_ehrReg_1_18_BIT_1___d162 = (tUInt8)(DEF_m_ref_fifo_ehrReg_1___d118 >> 1u);
  DEF_m_ref_fifo_wires_0_1_wget__17_BIT_1___d160 = (tUInt8)(DEF_m_ref_fifo_wires_0_1_wget____d117 >> 1u);
  DEF_IF_m_ref_fifo_wires_0_whas__06_THEN_m_ref_fifo_ETC___d109 = DEF_m_ref_fifo_wires_0_whas____d106 ? DEF_m_ref_fifo_wires_0_wget____d107 : DEF_m_ref_fifo_ehrReg___d108;
  DEF_x__h12481 = DEF_m_ref_fifo_wires_0_whas____d106 ? DEF_x__h7226 : DEF_x__h7225;
  DEF_IF_m_ref_fifo_wires_0_1_whas__16_THEN_m_ref_fi_ETC___d119 = DEF_m_ref_fifo_wires_0_1_whas____d116 ? DEF_m_ref_fifo_wires_0_1_wget____d117 : DEF_m_ref_fifo_ehrReg_1___d118;
  DEF__0_CONCAT_DONTCARE___d100 = 170u;
  DEF__0_CONCAT_DONTCARE___d101 = (tUInt8)0u;
  DEF_NOT_m_ref_fifo_virtual_reg_2_1_read__58_81_AND_ETC___d185 = !DEF_m_ref_fifo_virtual_reg_2_1_read____d158 && (!DEF_m_ref_fifo_virtual_reg_1_1_read____d159 && (DEF_m_ref_fifo_wires_0_1_whas____d116 ? DEF_m_ref_fifo_wires_0_1_wget__17_BIT_1___d160 : DEF_m_ref_fifo_ehrReg_1_18_BIT_1___d162));
  DEF_NOT_m_ref_fifo_virtual_reg_2_read__47_69_AND_N_ETC___d173 = !DEF_m_ref_fifo_virtual_reg_2_read____d147 && (!DEF_m_ref_fifo_virtual_reg_1_read____d148 && (DEF_m_ref_fifo_wires_0_whas____d106 ? DEF_m_ref_fifo_wires_0_wget__07_BIT_8___d149 : DEF_m_ref_fifo_ehrReg_08_BIT_8___d151));
  if (DEF_NOT_m_ref_fifo_virtual_reg_2_read__47_69_AND_N_ETC___d173)
    INST_m_ref_fifo_ref_noncf_fifo.METH_enq(DEF_x__h12481);
  if (DEF_NOT_m_ref_fifo_virtual_reg_2_1_read__58_81_AND_ETC___d185)
    INST_m_ref_fifo_ref_noncf_fifo.METH_deq();
  INST_m_ref_fifo_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d100);
  INST_m_ref_fifo_ignored_wires_1.METH_wset(DEF_IF_m_ref_fifo_wires_0_whas__06_THEN_m_ref_fifo_ETC___d109);
  INST_m_ref_fifo_virtual_reg_1.METH_write((tUInt8)0u);
  INST_m_ref_fifo_wires_1_1.METH_wset(DEF__0_CONCAT_DONTCARE___d101);
  INST_m_ref_fifo_virtual_reg_1_1.METH_write((tUInt8)0u);
  INST_m_ref_fifo_ignored_wires_1_1.METH_wset(DEF_IF_m_ref_fifo_wires_0_1_whas__16_THEN_m_ref_fi_ETC___d119);
}

void MOD_mkTbCFFunctional::RL_m_randomA_every()
{
  tUInt8 DEF_new_value__h13907;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h13865 = rand32();
  DEF_new_value__h13907 = (tUInt8)((tUInt8)3u & DEF_v__h13865);
  INST_m_randomA_zaz.METH_wset(DEF_new_value__h13907);
}

void MOD_mkTbCFFunctional::RL_m_randomA_every_1()
{
  DEF_x_wget__h13808 = INST_m_randomA_zaz.METH_wget();
  DEF_v__h13938 = INST_m_randomA_zaz.METH_whas() ? DEF_x_wget__h13808 : (tUInt8)0u;
  INST_m_randomA_ignore.METH_wset(DEF_v__h13938);
}

void MOD_mkTbCFFunctional::RL_m_randomB_every()
{
  tUInt8 DEF_new_value__h14283;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h14241 = rand32();
  DEF_new_value__h14283 = (tUInt8)((tUInt8)3u & DEF_v__h14241);
  INST_m_randomB_zaz.METH_wset(DEF_new_value__h14283);
}

void MOD_mkTbCFFunctional::RL_m_randomB_every_1()
{
  DEF_x_wget__h14184 = INST_m_randomB_zaz.METH_wget();
  DEF_v__h14314 = INST_m_randomB_zaz.METH_whas() ? DEF_x_wget__h14184 : (tUInt8)0u;
  INST_m_randomB_ignore.METH_wset(DEF_v__h14314);
}

void MOD_mkTbCFFunctional::RL_m_randomC_every()
{
  tUInt8 DEF_new_value__h14657;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h14615 = rand32();
  DEF_new_value__h14657 = (tUInt8)((tUInt8)15u & DEF_v__h14615);
  INST_m_randomC_zaz.METH_wset(DEF_new_value__h14657);
}

void MOD_mkTbCFFunctional::RL_m_randomC_every_1()
{
  tUInt8 DEF_v__h14688;
  tUInt8 DEF_x_wget__h14558;
  DEF_x_wget__h14558 = INST_m_randomC_zaz.METH_wget();
  DEF_v__h14688 = INST_m_randomC_zaz.METH_whas() ? DEF_x_wget__h14558 : (tUInt8)0u;
  INST_m_randomC_ignore.METH_wset(DEF_v__h14688);
}

void MOD_mkTbCFFunctional::RL_m_randomData_every()
{
  tUInt8 DEF_new_value__h15034;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h14992 = rand32();
  DEF_new_value__h15034 = (tUInt8)((tUInt8)255u & DEF_v__h14992);
  INST_m_randomData_zaz.METH_wset(DEF_new_value__h15034);
}

void MOD_mkTbCFFunctional::RL_m_randomData_every_1()
{
  DEF_x_wget__h14935 = INST_m_randomData_zaz.METH_wget();
  DEF_v__h15065 = INST_m_randomData_zaz.METH_whas() ? DEF_x_wget__h14935 : (tUInt8)0u;
  INST_m_randomData_ignore.METH_wset(DEF_v__h15065);
}

void MOD_mkTbCFFunctional::RL_m_cycle_print()
{
  DEF_x__h17024 = INST_m_cycle.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_x__h17024);
}

void MOD_mkTbCFFunctional::RL_m_init()
{
  INST_m_randomA_initialized.METH_write((tUInt8)1u);
  INST_m_randomB_initialized.METH_write((tUInt8)1u);
  INST_m_randomC_initialized.METH_write((tUInt8)1u);
  INST_m_randomData_initialized.METH_write((tUInt8)1u);
}

void MOD_mkTbCFFunctional::RL_m_feed_inputs()
{
  tUInt32 DEF_x__h15789;
  tUInt8 DEF_NOT_IF_m_randomA_zaz_whas__90_THEN_m_randomA_z_ETC___d227;
  tUInt32 DEF__1_CONCAT_IF_m_randomData_zaz_whas__11_THEN_m_r_ETC___d228;
  DEF_x__h16877 = INST_m_input_count.METH_read();
  DEF_fifo_enq_ehr_ehrReg___d5 = INST_fifo_enq_ehr_ehrReg.METH_read();
  DEF_m_ref_fifo_ehrReg___d108 = INST_m_ref_fifo_ehrReg.METH_read();
  DEF_x_wget__h14935 = INST_m_randomData_zaz.METH_wget();
  DEF_x_wget__h13808 = INST_m_randomA_zaz.METH_wget();
  DEF_v__h15065 = INST_m_randomData_zaz.METH_whas() ? DEF_x_wget__h14935 : (tUInt8)0u;
  DEF_v__h13938 = INST_m_randomA_zaz.METH_whas() ? DEF_x_wget__h13808 : (tUInt8)0u;
  DEF_IF_m_randomA_zaz_whas__90_THEN_m_randomA_zaz_w_ETC___d216 = DEF_v__h13938 == (tUInt8)0u;
  DEF__1_CONCAT_IF_m_randomData_zaz_whas__11_THEN_m_r_ETC___d228 = 511u & ((((tUInt32)((tUInt8)1u)) << 8u) | (tUInt32)(DEF_v__h15065));
  DEF_NOT_IF_m_randomA_zaz_whas__90_THEN_m_randomA_z_ETC___d227 = !DEF_IF_m_randomA_zaz_whas__90_THEN_m_randomA_zaz_w_ETC___d216;
  DEF_x__h15789 = DEF_x__h16877 + 1u;
  if (DEF_NOT_IF_m_randomA_zaz_whas__90_THEN_m_randomA_z_ETC___d227)
    INST_fifo_enq_ehr_wires_0.METH_wset(DEF__1_CONCAT_IF_m_randomData_zaz_whas__11_THEN_m_r_ETC___d228);
  if (DEF_NOT_IF_m_randomA_zaz_whas__90_THEN_m_randomA_z_ETC___d227)
    INST_fifo_enq_ehr_ignored_wires_0.METH_wset(DEF_fifo_enq_ehr_ehrReg___d5);
  if (DEF_NOT_IF_m_randomA_zaz_whas__90_THEN_m_randomA_z_ETC___d227)
    INST_fifo_enq_ehr_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__90_THEN_m_randomA_z_ETC___d227)
    INST_m_ref_fifo_wires_0.METH_wset(DEF__1_CONCAT_IF_m_randomData_zaz_whas__11_THEN_m_r_ETC___d228);
  if (DEF_NOT_IF_m_randomA_zaz_whas__90_THEN_m_randomA_z_ETC___d227)
    INST_m_ref_fifo_ignored_wires_0.METH_wset(DEF_m_ref_fifo_ehrReg___d108);
  if (DEF_NOT_IF_m_randomA_zaz_whas__90_THEN_m_randomA_z_ETC___d227)
    INST_m_ref_fifo_virtual_reg_0.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_IF_m_randomA_zaz_whas__90_THEN_m_randomA_z_ETC___d227)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_2, DEF_v__h15065);
  if (DEF_NOT_IF_m_randomA_zaz_whas__90_THEN_m_randomA_z_ETC___d227)
    INST_m_input_count.METH_write(DEF_x__h15789);
}

void MOD_mkTbCFFunctional::RL_m_check_outputs()
{
  tUInt32 DEF_x__h16505;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d237;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d247;
  DEF_x__h16059 = INST_fifo_deqP.METH_read();
  DEF_x__h16509 = INST_m_output_count.METH_read();
  DEF_x_wget__h8728 = INST_m_ref_fifo_wires_0_2.METH_wget();
  DEF_def__h16392 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF__read__h230 = INST_fifo_data_2.METH_read();
  DEF__read__h178 = INST_fifo_data_0.METH_read();
  DEF__read__h204 = INST_fifo_data_1.METH_read();
  DEF_fifo_deq_ehr_ehrReg___d12 = INST_fifo_deq_ehr_ehrReg.METH_read();
  DEF_x_wget__h14184 = INST_m_randomB_zaz.METH_wget();
  DEF_m_ref_fifo_ehrReg_1___d118 = INST_m_ref_fifo_ehrReg_1.METH_read();
  switch (DEF_x__h16059) {
  case (tUInt8)0u:
    DEF_y__h16794 = DEF__read__h178;
    break;
  case (tUInt8)1u:
    DEF_y__h16794 = DEF__read__h204;
    break;
  case (tUInt8)2u:
    DEF_y__h16794 = DEF__read__h230;
    break;
  default:
    DEF_y__h16794 = (tUInt8)170u;
  }
  DEF_def__h9216 = INST_m_ref_fifo_wires_0_2.METH_whas() ? DEF_x_wget__h8728 : DEF_def__h16392;
  DEF_x_first__h13507 = INST_m_ref_fifo_virtual_reg_1_2.METH_read() ? (tUInt8)0u : DEF_def__h9216;
  DEF_v__h14314 = INST_m_randomB_zaz.METH_whas() ? DEF_x_wget__h14184 : (tUInt8)0u;
  DEF_IF_m_randomB_zaz_whas__97_THEN_m_randomB_zaz_w_ETC___d230 = DEF_v__h14314 == (tUInt8)0u;
  DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d237 = !DEF_IF_m_randomB_zaz_whas__97_THEN_m_randomB_zaz_w_ETC___d230;
  DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d247 = DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d237 && !(DEF_y__h16794 == DEF_x_first__h13507);
  DEF_x__h16505 = DEF_x__h16509 + 1u;
  if (DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d237)
    INST_fifo_deq_ehr_wires_0.METH_wset((tUInt8)2u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d237)
    INST_fifo_deq_ehr_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d237)
    INST_fifo_deq_ehr_ignored_wires_0.METH_wset(DEF_fifo_deq_ehr_ehrReg___d12);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d237)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_3, DEF_y__h16794);
  if (DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d237)
    INST_m_ref_fifo_wires_0_1.METH_wset((tUInt8)2u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d237)
    INST_m_ref_fifo_ignored_wires_0_1.METH_wset(DEF_m_ref_fifo_ehrReg_1___d118);
  if (DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d237)
    INST_m_ref_fifo_virtual_reg_0_1.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d247)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_4, DEF_x_first__h13507);
    if (DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d247)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_NOT_IF_m_randomB_zaz_whas__97_THEN_m_randomB_z_ETC___d237)
    INST_m_output_count.METH_write(DEF_x__h16505);
}

void MOD_mkTbCFFunctional::RL_m_check_fifos_not_full()
{
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_ETC___d252;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_ETC___d251;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_ETC___d253;
  DEF_fifo_full__h3990 = INST_fifo_full.METH_read();
  DEF_m_ref_fifo_ehrReg_3__h10140 = INST_m_ref_fifo_ehrReg_3.METH_read();
  DEF_IF_m_ref_fifo_wires_0_3_whas__31_THEN_m_ref_fi_ETC___d134 = INST_m_ref_fifo_wires_0_3.METH_whas() ? INST_m_ref_fifo_wires_0_3.METH_wget() : DEF_m_ref_fifo_ehrReg_3__h10140;
  DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_AND_ETC___d219 = !INST_m_ref_fifo_virtual_reg_1_3.METH_read() && DEF_IF_m_ref_fifo_wires_0_3_whas__31_THEN_m_ref_fi_ETC___d134;
  DEF_NOT_fifo_full_4___d35 = !DEF_fifo_full__h3990;
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_ETC___d251 = !(DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_AND_ETC___d219 == DEF_NOT_fifo_full_4___d35);
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_ETC___d253 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_ETC___d251 && DEF_NOT_fifo_full_4___d35;
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_ETC___d252 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_ETC___d251 && DEF_fifo_full__h3990;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_ETC___d252)
      dollar_display(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_ETC___d252)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_ETC___d253)
      dollar_display(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_ETC___d253)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbCFFunctional::RL_m_check_fifos_not_empty()
{
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_ETC___d256;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_ETC___d255;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_ETC___d257;
  DEF_fifo_empty__h4604 = INST_fifo_empty.METH_read();
  DEF_m_ref_fifo_ehrReg_4__h10969 = INST_m_ref_fifo_ehrReg_4.METH_read();
  DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141 = INST_m_ref_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_ehrReg_4__h10969;
  DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d233 = !INST_m_ref_fifo_virtual_reg_1_4.METH_read() && DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141;
  DEF_NOT_fifo_empty_9___d50 = !DEF_fifo_empty__h4604;
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_ETC___d255 = !(DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d233 == DEF_NOT_fifo_empty_9___d50);
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_ETC___d257 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_ETC___d255 && DEF_NOT_fifo_empty_9___d50;
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_ETC___d256 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_ETC___d255 && DEF_fifo_empty__h4604;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_ETC___d256)
      dollar_display(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_ETC___d256)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_ETC___d257)
      dollar_display(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_ETC___d257)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbCFFunctional::RL_m_check_fifos_first()
{
  tUInt8 DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d261;
  DEF_fifo_empty__h4604 = INST_fifo_empty.METH_read();
  DEF_x__h16059 = INST_fifo_deqP.METH_read();
  DEF_x_wget__h8728 = INST_m_ref_fifo_wires_0_2.METH_wget();
  DEF_def__h16392 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF__read__h230 = INST_fifo_data_2.METH_read();
  DEF__read__h204 = INST_fifo_data_1.METH_read();
  DEF__read__h178 = INST_fifo_data_0.METH_read();
  DEF_m_ref_fifo_ehrReg_4__h10969 = INST_m_ref_fifo_ehrReg_4.METH_read();
  switch (DEF_x__h16059) {
  case (tUInt8)0u:
    DEF_y__h16794 = DEF__read__h178;
    break;
  case (tUInt8)1u:
    DEF_y__h16794 = DEF__read__h204;
    break;
  case (tUInt8)2u:
    DEF_y__h16794 = DEF__read__h230;
    break;
  default:
    DEF_y__h16794 = (tUInt8)170u;
  }
  DEF_def__h9216 = INST_m_ref_fifo_wires_0_2.METH_whas() ? DEF_x_wget__h8728 : DEF_def__h16392;
  DEF_x_first__h13507 = INST_m_ref_fifo_virtual_reg_1_2.METH_read() ? (tUInt8)0u : DEF_def__h9216;
  DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141 = INST_m_ref_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_ehrReg_4__h10969;
  DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d233 = !INST_m_ref_fifo_virtual_reg_1_4.METH_read() && DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141;
  DEF_NOT_fifo_empty_9___d50 = !DEF_fifo_empty__h4604;
  DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d261 = (DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d233 && DEF_NOT_fifo_empty_9___d50) && !(DEF_x_first__h13507 == DEF_y__h16794);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d261)
      dollar_display(sim_hdl, this, "s,8,8", &__str_literal_9, DEF_y__h16794, DEF_x_first__h13507);
    if (DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d261)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbCFFunctional::RL_m_stop_tb()
{
  tUInt8 DEF_NOT_m_input_count_24_EQ_1024_62___d265;
  DEF_x__h16509 = INST_m_output_count.METH_read();
  DEF_x__h16877 = INST_m_input_count.METH_read();
  DEF_m_input_count_24_EQ_1024___d262 = DEF_x__h16877 == 1024u;
  DEF_NOT_m_input_count_24_EQ_1024_62___d265 = !DEF_m_input_count_24_EQ_1024___d262;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_m_input_count_24_EQ_1024___d262)
      dollar_display(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_m_input_count_24_EQ_1024___d262)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_11, DEF_x__h16509);
    if (DEF_NOT_m_input_count_24_EQ_1024_62___d265)
      dollar_display(sim_hdl, this, "s", &__str_literal_12);
    dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbCFFunctional::RL_m_cycle_inc()
{
  tUInt32 DEF_x__h17019;
  DEF_x__h17024 = INST_m_cycle.METH_read();
  DEF_x__h17019 = DEF_x__h17024 + 1u;
  INST_m_cycle.METH_write(DEF_x__h17019);
}


/* Methods */


/* Reset routines */

void MOD_mkTbCFFunctional::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_m_ref_fifo_ref_noncf_fifo.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_4.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_3.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_2.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_1.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg.reset_RST(ARG_rst_in);
  INST_m_randomData_initialized.reset_RST(ARG_rst_in);
  INST_m_randomC_initialized.reset_RST(ARG_rst_in);
  INST_m_randomB_initialized.reset_RST(ARG_rst_in);
  INST_m_randomA_initialized.reset_RST(ARG_rst_in);
  INST_m_output_count.reset_RST(ARG_rst_in);
  INST_m_input_count.reset_RST(ARG_rst_in);
  INST_m_cycle.reset_RST(ARG_rst_in);
  INST_fifo_full.reset_RST(ARG_rst_in);
  INST_fifo_enq_ehr_ehrReg.reset_RST(ARG_rst_in);
  INST_fifo_enqP.reset_RST(ARG_rst_in);
  INST_fifo_empty.reset_RST(ARG_rst_in);
  INST_fifo_deq_ehr_ehrReg.reset_RST(ARG_rst_in);
  INST_fifo_deqP.reset_RST(ARG_rst_in);
  INST_fifo_clear_ehr_ehrReg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTbCFFunctional::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTbCFFunctional::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_fifo_clear_ehr_ehrReg.dump_state(indent + 2u);
  INST_fifo_clear_ehr_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_clear_ehr_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_clear_ehr_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_clear_ehr_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_clear_ehr_wires_0.dump_state(indent + 2u);
  INST_fifo_clear_ehr_wires_1.dump_state(indent + 2u);
  INST_fifo_data_0.dump_state(indent + 2u);
  INST_fifo_data_1.dump_state(indent + 2u);
  INST_fifo_data_2.dump_state(indent + 2u);
  INST_fifo_deqP.dump_state(indent + 2u);
  INST_fifo_deq_ehr_ehrReg.dump_state(indent + 2u);
  INST_fifo_deq_ehr_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_deq_ehr_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_deq_ehr_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_deq_ehr_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_deq_ehr_wires_0.dump_state(indent + 2u);
  INST_fifo_deq_ehr_wires_1.dump_state(indent + 2u);
  INST_fifo_empty.dump_state(indent + 2u);
  INST_fifo_enqP.dump_state(indent + 2u);
  INST_fifo_enq_ehr_ehrReg.dump_state(indent + 2u);
  INST_fifo_enq_ehr_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_enq_ehr_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_enq_ehr_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_enq_ehr_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_enq_ehr_wires_0.dump_state(indent + 2u);
  INST_fifo_enq_ehr_wires_1.dump_state(indent + 2u);
  INST_fifo_full.dump_state(indent + 2u);
  INST_m_cycle.dump_state(indent + 2u);
  INST_m_input_count.dump_state(indent + 2u);
  INST_m_output_count.dump_state(indent + 2u);
  INST_m_randomA_ignore.dump_state(indent + 2u);
  INST_m_randomA_initialized.dump_state(indent + 2u);
  INST_m_randomA_zaz.dump_state(indent + 2u);
  INST_m_randomB_ignore.dump_state(indent + 2u);
  INST_m_randomB_initialized.dump_state(indent + 2u);
  INST_m_randomB_zaz.dump_state(indent + 2u);
  INST_m_randomC_ignore.dump_state(indent + 2u);
  INST_m_randomC_initialized.dump_state(indent + 2u);
  INST_m_randomC_zaz.dump_state(indent + 2u);
  INST_m_randomData_ignore.dump_state(indent + 2u);
  INST_m_randomData_initialized.dump_state(indent + 2u);
  INST_m_randomData_zaz.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_3.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_4.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_2_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ref_noncf_fifo.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_2_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_2_1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTbCFFunctional::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 209u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_canocalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_clear_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_deq_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_enq_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_first", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_not_empty", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_not_full", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_outputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_cycle_inc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_cycle_print", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_feed_inputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_init", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomA_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomA_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomB_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomB_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomC_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomC_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomData_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomData_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_post_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_stop_tb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_clear_ehr_wires_0_whas__7_THEN_fifo_cl_ETC___d20", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_deq_ehr_wires_0_whas__0_THEN_fifo_deq__ETC___d13", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_enq_ehr_wires_0_whas_THEN_fifo_enq_ehr_ETC___d6", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_randomA_zaz_whas__90_THEN_m_randomA_zaz_w_ETC___d216", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_randomB_zaz_whas__97_THEN_m_randomB_zaz_w_ETC___d230", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_1_whas__16_THEN_m_ref_fi_ETC___d119", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_3_whas__31_THEN_m_ref_fi_ETC___d134", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_whas__06_THEN_m_ref_fifo_ETC___d109", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fifo_empty_9___d50", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fifo_full_4___d35", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_AND_ETC___d219", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d233", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_canocalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_clear_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_deq_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_enq_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_first", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_not_empty", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_not_full", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_outputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_cycle_inc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_cycle_print", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_feed_inputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_init", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomA_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomA_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomB_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomB_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomC_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomC_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomData_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomData_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_post_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_stop_tb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d100", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d101", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h178", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h204", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h230", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h16392", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h9216", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_clear_ehr_ehrReg___d19", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_clear_ehr_wires_0_wget____d18", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_clear_ehr_wires_0_whas____d17", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_deq_ehr_ehrReg___d12", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_deq_ehr_wires_0_wget____d11", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_deq_ehr_wires_0_whas____d10", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_empty__h4604", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_enq_ehr_ehrReg___d5", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_enq_ehr_wires_0_wget____d4", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_enq_ehr_wires_0_whas____d3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_full__h3990", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_input_count_24_EQ_1024___d262", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_08_BIT_8___d151", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_1_18_BIT_1___d162", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_1___d118", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_3__h10140", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_4__h10969", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg___d108", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_1_1_read____d159", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_1_read____d148", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_2_1_read____d158", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_2_read____d147", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_1_wget__17_BIT_1___d160", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_1_wget____d117", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_1_whas____d116", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_wget__07_BIT_8___d149", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_wget____d107", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_whas____d106", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h13865", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h13938", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14241", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14314", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14615", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14992", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h15065", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16059", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16509", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16877", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h17024", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h13507", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h13808", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h14184", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h14935", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h8728", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h16794", 8u);
  num = INST_fifo_clear_ehr_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_clear_ehr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_clear_ehr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_clear_ehr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_clear_ehr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_clear_ehr_wires_0.dump_VCD_defs(num);
  num = INST_fifo_clear_ehr_wires_1.dump_VCD_defs(num);
  num = INST_fifo_data_0.dump_VCD_defs(num);
  num = INST_fifo_data_1.dump_VCD_defs(num);
  num = INST_fifo_data_2.dump_VCD_defs(num);
  num = INST_fifo_deqP.dump_VCD_defs(num);
  num = INST_fifo_deq_ehr_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_deq_ehr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_deq_ehr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_deq_ehr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_deq_ehr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_deq_ehr_wires_0.dump_VCD_defs(num);
  num = INST_fifo_deq_ehr_wires_1.dump_VCD_defs(num);
  num = INST_fifo_empty.dump_VCD_defs(num);
  num = INST_fifo_enqP.dump_VCD_defs(num);
  num = INST_fifo_enq_ehr_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_enq_ehr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_enq_ehr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_enq_ehr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_enq_ehr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_enq_ehr_wires_0.dump_VCD_defs(num);
  num = INST_fifo_enq_ehr_wires_1.dump_VCD_defs(num);
  num = INST_fifo_full.dump_VCD_defs(num);
  num = INST_m_cycle.dump_VCD_defs(num);
  num = INST_m_input_count.dump_VCD_defs(num);
  num = INST_m_output_count.dump_VCD_defs(num);
  num = INST_m_randomA_ignore.dump_VCD_defs(num);
  num = INST_m_randomA_initialized.dump_VCD_defs(num);
  num = INST_m_randomA_zaz.dump_VCD_defs(num);
  num = INST_m_randomB_ignore.dump_VCD_defs(num);
  num = INST_m_randomB_initialized.dump_VCD_defs(num);
  num = INST_m_randomB_zaz.dump_VCD_defs(num);
  num = INST_m_randomC_ignore.dump_VCD_defs(num);
  num = INST_m_randomC_initialized.dump_VCD_defs(num);
  num = INST_m_randomC_zaz.dump_VCD_defs(num);
  num = INST_m_randomData_ignore.dump_VCD_defs(num);
  num = INST_m_randomData_initialized.dump_VCD_defs(num);
  num = INST_m_randomData_zaz.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_2_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ref_noncf_fifo.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_2_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_2_1.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTbCFFunctional::dump_VCD(tVCDDumpType dt,
				    unsigned int levels,
				    MOD_mkTbCFFunctional &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTbCFFunctional::vcd_defs(tVCDDumpType dt, MOD_mkTbCFFunctional &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_fifo_canocalize) != DEF_CAN_FIRE_RL_fifo_canocalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_canocalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_canocalize = DEF_CAN_FIRE_RL_fifo_canocalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_clear_ehr_canonicalize) != DEF_CAN_FIRE_RL_fifo_clear_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_clear_ehr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_clear_ehr_canonicalize = DEF_CAN_FIRE_RL_fifo_clear_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_deq_ehr_canonicalize) != DEF_CAN_FIRE_RL_fifo_deq_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_deq_ehr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_deq_ehr_canonicalize = DEF_CAN_FIRE_RL_fifo_deq_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_enq_ehr_canonicalize) != DEF_CAN_FIRE_RL_fifo_enq_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_enq_ehr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_enq_ehr_canonicalize = DEF_CAN_FIRE_RL_fifo_enq_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_first) != DEF_CAN_FIRE_RL_m_check_fifos_first)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_first, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_first = DEF_CAN_FIRE_RL_m_check_fifos_first;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty) != DEF_CAN_FIRE_RL_m_check_fifos_not_empty)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_not_empty, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty = DEF_CAN_FIRE_RL_m_check_fifos_not_empty;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full) != DEF_CAN_FIRE_RL_m_check_fifos_not_full)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_not_full, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full = DEF_CAN_FIRE_RL_m_check_fifos_not_full;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_outputs) != DEF_CAN_FIRE_RL_m_check_outputs)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_outputs, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_outputs = DEF_CAN_FIRE_RL_m_check_outputs;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_cycle_inc) != DEF_CAN_FIRE_RL_m_cycle_inc)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
	backing.DEF_CAN_FIRE_RL_m_cycle_inc = DEF_CAN_FIRE_RL_m_cycle_inc;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_cycle_print) != DEF_CAN_FIRE_RL_m_cycle_print)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_cycle_print, 1u);
	backing.DEF_CAN_FIRE_RL_m_cycle_print = DEF_CAN_FIRE_RL_m_cycle_print;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_feed_inputs) != DEF_CAN_FIRE_RL_m_feed_inputs)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
	backing.DEF_CAN_FIRE_RL_m_feed_inputs = DEF_CAN_FIRE_RL_m_feed_inputs;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_init) != DEF_CAN_FIRE_RL_m_init)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_init, 1u);
	backing.DEF_CAN_FIRE_RL_m_init = DEF_CAN_FIRE_RL_m_init;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomA_every) != DEF_CAN_FIRE_RL_m_randomA_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomA_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomA_every = DEF_CAN_FIRE_RL_m_randomA_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomA_every_1) != DEF_CAN_FIRE_RL_m_randomA_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomA_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomA_every_1 = DEF_CAN_FIRE_RL_m_randomA_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomB_every) != DEF_CAN_FIRE_RL_m_randomB_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomB_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomB_every = DEF_CAN_FIRE_RL_m_randomB_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomB_every_1) != DEF_CAN_FIRE_RL_m_randomB_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomB_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomB_every_1 = DEF_CAN_FIRE_RL_m_randomB_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomC_every) != DEF_CAN_FIRE_RL_m_randomC_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomC_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomC_every = DEF_CAN_FIRE_RL_m_randomC_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomC_every_1) != DEF_CAN_FIRE_RL_m_randomC_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomC_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomC_every_1 = DEF_CAN_FIRE_RL_m_randomC_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomData_every) != DEF_CAN_FIRE_RL_m_randomData_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomData_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomData_every = DEF_CAN_FIRE_RL_m_randomData_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomData_every_1) != DEF_CAN_FIRE_RL_m_randomData_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomData_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomData_every_1 = DEF_CAN_FIRE_RL_m_randomData_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one) != DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two) != DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_stop_tb) != DEF_CAN_FIRE_RL_m_stop_tb)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_stop_tb, 1u);
	backing.DEF_CAN_FIRE_RL_m_stop_tb = DEF_CAN_FIRE_RL_m_stop_tb;
      }
      ++num;
      if ((backing.DEF_IF_fifo_clear_ehr_wires_0_whas__7_THEN_fifo_cl_ETC___d20) != DEF_IF_fifo_clear_ehr_wires_0_whas__7_THEN_fifo_cl_ETC___d20)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_clear_ehr_wires_0_whas__7_THEN_fifo_cl_ETC___d20, 2u);
	backing.DEF_IF_fifo_clear_ehr_wires_0_whas__7_THEN_fifo_cl_ETC___d20 = DEF_IF_fifo_clear_ehr_wires_0_whas__7_THEN_fifo_cl_ETC___d20;
      }
      ++num;
      if ((backing.DEF_IF_fifo_deq_ehr_wires_0_whas__0_THEN_fifo_deq__ETC___d13) != DEF_IF_fifo_deq_ehr_wires_0_whas__0_THEN_fifo_deq__ETC___d13)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_deq_ehr_wires_0_whas__0_THEN_fifo_deq__ETC___d13, 2u);
	backing.DEF_IF_fifo_deq_ehr_wires_0_whas__0_THEN_fifo_deq__ETC___d13 = DEF_IF_fifo_deq_ehr_wires_0_whas__0_THEN_fifo_deq__ETC___d13;
      }
      ++num;
      if ((backing.DEF_IF_fifo_enq_ehr_wires_0_whas_THEN_fifo_enq_ehr_ETC___d6) != DEF_IF_fifo_enq_ehr_wires_0_whas_THEN_fifo_enq_ehr_ETC___d6)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_enq_ehr_wires_0_whas_THEN_fifo_enq_ehr_ETC___d6, 9u);
	backing.DEF_IF_fifo_enq_ehr_wires_0_whas_THEN_fifo_enq_ehr_ETC___d6 = DEF_IF_fifo_enq_ehr_wires_0_whas_THEN_fifo_enq_ehr_ETC___d6;
      }
      ++num;
      if ((backing.DEF_IF_m_randomA_zaz_whas__90_THEN_m_randomA_zaz_w_ETC___d216) != DEF_IF_m_randomA_zaz_whas__90_THEN_m_randomA_zaz_w_ETC___d216)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_randomA_zaz_whas__90_THEN_m_randomA_zaz_w_ETC___d216, 1u);
	backing.DEF_IF_m_randomA_zaz_whas__90_THEN_m_randomA_zaz_w_ETC___d216 = DEF_IF_m_randomA_zaz_whas__90_THEN_m_randomA_zaz_w_ETC___d216;
      }
      ++num;
      if ((backing.DEF_IF_m_randomB_zaz_whas__97_THEN_m_randomB_zaz_w_ETC___d230) != DEF_IF_m_randomB_zaz_whas__97_THEN_m_randomB_zaz_w_ETC___d230)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_randomB_zaz_whas__97_THEN_m_randomB_zaz_w_ETC___d230, 1u);
	backing.DEF_IF_m_randomB_zaz_whas__97_THEN_m_randomB_zaz_w_ETC___d230 = DEF_IF_m_randomB_zaz_whas__97_THEN_m_randomB_zaz_w_ETC___d230;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_1_whas__16_THEN_m_ref_fi_ETC___d119) != DEF_IF_m_ref_fifo_wires_0_1_whas__16_THEN_m_ref_fi_ETC___d119)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_1_whas__16_THEN_m_ref_fi_ETC___d119, 2u);
	backing.DEF_IF_m_ref_fifo_wires_0_1_whas__16_THEN_m_ref_fi_ETC___d119 = DEF_IF_m_ref_fifo_wires_0_1_whas__16_THEN_m_ref_fi_ETC___d119;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_3_whas__31_THEN_m_ref_fi_ETC___d134) != DEF_IF_m_ref_fifo_wires_0_3_whas__31_THEN_m_ref_fi_ETC___d134)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_3_whas__31_THEN_m_ref_fi_ETC___d134, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_3_whas__31_THEN_m_ref_fi_ETC___d134 = DEF_IF_m_ref_fifo_wires_0_3_whas__31_THEN_m_ref_fi_ETC___d134;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141) != DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141 = DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_whas__06_THEN_m_ref_fifo_ETC___d109) != DEF_IF_m_ref_fifo_wires_0_whas__06_THEN_m_ref_fifo_ETC___d109)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_whas__06_THEN_m_ref_fifo_ETC___d109, 9u);
	backing.DEF_IF_m_ref_fifo_wires_0_whas__06_THEN_m_ref_fifo_ETC___d109 = DEF_IF_m_ref_fifo_wires_0_whas__06_THEN_m_ref_fifo_ETC___d109;
      }
      ++num;
      if ((backing.DEF_NOT_fifo_empty_9___d50) != DEF_NOT_fifo_empty_9___d50)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fifo_empty_9___d50, 1u);
	backing.DEF_NOT_fifo_empty_9___d50 = DEF_NOT_fifo_empty_9___d50;
      }
      ++num;
      if ((backing.DEF_NOT_fifo_full_4___d35) != DEF_NOT_fifo_full_4___d35)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fifo_full_4___d35, 1u);
	backing.DEF_NOT_fifo_full_4___d35 = DEF_NOT_fifo_full_4___d35;
      }
      ++num;
      if ((backing.DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_AND_ETC___d219) != DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_AND_ETC___d219)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_AND_ETC___d219, 1u);
	backing.DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_AND_ETC___d219 = DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_AND_ETC___d219;
      }
      ++num;
      if ((backing.DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d233) != DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d233)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d233, 1u);
	backing.DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d233 = DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d233;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_canocalize) != DEF_WILL_FIRE_RL_fifo_canocalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_canocalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_canocalize = DEF_WILL_FIRE_RL_fifo_canocalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_clear_ehr_canonicalize) != DEF_WILL_FIRE_RL_fifo_clear_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_clear_ehr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_clear_ehr_canonicalize = DEF_WILL_FIRE_RL_fifo_clear_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_deq_ehr_canonicalize) != DEF_WILL_FIRE_RL_fifo_deq_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_deq_ehr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_deq_ehr_canonicalize = DEF_WILL_FIRE_RL_fifo_deq_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_enq_ehr_canonicalize) != DEF_WILL_FIRE_RL_fifo_enq_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_enq_ehr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_enq_ehr_canonicalize = DEF_WILL_FIRE_RL_fifo_enq_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_first) != DEF_WILL_FIRE_RL_m_check_fifos_first)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_first, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_first = DEF_WILL_FIRE_RL_m_check_fifos_first;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty) != DEF_WILL_FIRE_RL_m_check_fifos_not_empty)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_not_empty, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty = DEF_WILL_FIRE_RL_m_check_fifos_not_empty;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full) != DEF_WILL_FIRE_RL_m_check_fifos_not_full)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_not_full, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full = DEF_WILL_FIRE_RL_m_check_fifos_not_full;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_outputs) != DEF_WILL_FIRE_RL_m_check_outputs)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_outputs, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_outputs = DEF_WILL_FIRE_RL_m_check_outputs;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_cycle_inc) != DEF_WILL_FIRE_RL_m_cycle_inc)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
	backing.DEF_WILL_FIRE_RL_m_cycle_inc = DEF_WILL_FIRE_RL_m_cycle_inc;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_cycle_print) != DEF_WILL_FIRE_RL_m_cycle_print)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_cycle_print, 1u);
	backing.DEF_WILL_FIRE_RL_m_cycle_print = DEF_WILL_FIRE_RL_m_cycle_print;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_feed_inputs) != DEF_WILL_FIRE_RL_m_feed_inputs)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_feed_inputs, 1u);
	backing.DEF_WILL_FIRE_RL_m_feed_inputs = DEF_WILL_FIRE_RL_m_feed_inputs;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_init) != DEF_WILL_FIRE_RL_m_init)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_init, 1u);
	backing.DEF_WILL_FIRE_RL_m_init = DEF_WILL_FIRE_RL_m_init;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomA_every) != DEF_WILL_FIRE_RL_m_randomA_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomA_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomA_every = DEF_WILL_FIRE_RL_m_randomA_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomA_every_1) != DEF_WILL_FIRE_RL_m_randomA_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomA_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomA_every_1 = DEF_WILL_FIRE_RL_m_randomA_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomB_every) != DEF_WILL_FIRE_RL_m_randomB_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomB_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomB_every = DEF_WILL_FIRE_RL_m_randomB_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomB_every_1) != DEF_WILL_FIRE_RL_m_randomB_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomB_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomB_every_1 = DEF_WILL_FIRE_RL_m_randomB_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomC_every) != DEF_WILL_FIRE_RL_m_randomC_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomC_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomC_every = DEF_WILL_FIRE_RL_m_randomC_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomC_every_1) != DEF_WILL_FIRE_RL_m_randomC_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomC_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomC_every_1 = DEF_WILL_FIRE_RL_m_randomC_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomData_every) != DEF_WILL_FIRE_RL_m_randomData_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomData_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomData_every = DEF_WILL_FIRE_RL_m_randomData_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomData_every_1) != DEF_WILL_FIRE_RL_m_randomData_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomData_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomData_every_1 = DEF_WILL_FIRE_RL_m_randomData_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one) != DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two) != DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_stop_tb) != DEF_WILL_FIRE_RL_m_stop_tb)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_stop_tb, 1u);
	backing.DEF_WILL_FIRE_RL_m_stop_tb = DEF_WILL_FIRE_RL_m_stop_tb;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d100) != DEF__0_CONCAT_DONTCARE___d100)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d100, 9u);
	backing.DEF__0_CONCAT_DONTCARE___d100 = DEF__0_CONCAT_DONTCARE___d100;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d101) != DEF__0_CONCAT_DONTCARE___d101)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d101, 2u);
	backing.DEF__0_CONCAT_DONTCARE___d101 = DEF__0_CONCAT_DONTCARE___d101;
      }
      ++num;
      if ((backing.DEF__read__h178) != DEF__read__h178)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h178, 8u);
	backing.DEF__read__h178 = DEF__read__h178;
      }
      ++num;
      if ((backing.DEF__read__h204) != DEF__read__h204)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h204, 8u);
	backing.DEF__read__h204 = DEF__read__h204;
      }
      ++num;
      if ((backing.DEF__read__h230) != DEF__read__h230)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h230, 8u);
	backing.DEF__read__h230 = DEF__read__h230;
      }
      ++num;
      if ((backing.DEF_def__h16392) != DEF_def__h16392)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h16392, 8u);
	backing.DEF_def__h16392 = DEF_def__h16392;
      }
      ++num;
      if ((backing.DEF_def__h9216) != DEF_def__h9216)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h9216, 8u);
	backing.DEF_def__h9216 = DEF_def__h9216;
      }
      ++num;
      if ((backing.DEF_fifo_clear_ehr_ehrReg___d19) != DEF_fifo_clear_ehr_ehrReg___d19)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_clear_ehr_ehrReg___d19, 2u);
	backing.DEF_fifo_clear_ehr_ehrReg___d19 = DEF_fifo_clear_ehr_ehrReg___d19;
      }
      ++num;
      if ((backing.DEF_fifo_clear_ehr_wires_0_wget____d18) != DEF_fifo_clear_ehr_wires_0_wget____d18)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_clear_ehr_wires_0_wget____d18, 2u);
	backing.DEF_fifo_clear_ehr_wires_0_wget____d18 = DEF_fifo_clear_ehr_wires_0_wget____d18;
      }
      ++num;
      if ((backing.DEF_fifo_clear_ehr_wires_0_whas____d17) != DEF_fifo_clear_ehr_wires_0_whas____d17)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_clear_ehr_wires_0_whas____d17, 1u);
	backing.DEF_fifo_clear_ehr_wires_0_whas____d17 = DEF_fifo_clear_ehr_wires_0_whas____d17;
      }
      ++num;
      if ((backing.DEF_fifo_deq_ehr_ehrReg___d12) != DEF_fifo_deq_ehr_ehrReg___d12)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_deq_ehr_ehrReg___d12, 2u);
	backing.DEF_fifo_deq_ehr_ehrReg___d12 = DEF_fifo_deq_ehr_ehrReg___d12;
      }
      ++num;
      if ((backing.DEF_fifo_deq_ehr_wires_0_wget____d11) != DEF_fifo_deq_ehr_wires_0_wget____d11)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_deq_ehr_wires_0_wget____d11, 2u);
	backing.DEF_fifo_deq_ehr_wires_0_wget____d11 = DEF_fifo_deq_ehr_wires_0_wget____d11;
      }
      ++num;
      if ((backing.DEF_fifo_deq_ehr_wires_0_whas____d10) != DEF_fifo_deq_ehr_wires_0_whas____d10)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_deq_ehr_wires_0_whas____d10, 1u);
	backing.DEF_fifo_deq_ehr_wires_0_whas____d10 = DEF_fifo_deq_ehr_wires_0_whas____d10;
      }
      ++num;
      if ((backing.DEF_fifo_empty__h4604) != DEF_fifo_empty__h4604)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_empty__h4604, 1u);
	backing.DEF_fifo_empty__h4604 = DEF_fifo_empty__h4604;
      }
      ++num;
      if ((backing.DEF_fifo_enq_ehr_ehrReg___d5) != DEF_fifo_enq_ehr_ehrReg___d5)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_enq_ehr_ehrReg___d5, 9u);
	backing.DEF_fifo_enq_ehr_ehrReg___d5 = DEF_fifo_enq_ehr_ehrReg___d5;
      }
      ++num;
      if ((backing.DEF_fifo_enq_ehr_wires_0_wget____d4) != DEF_fifo_enq_ehr_wires_0_wget____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_enq_ehr_wires_0_wget____d4, 9u);
	backing.DEF_fifo_enq_ehr_wires_0_wget____d4 = DEF_fifo_enq_ehr_wires_0_wget____d4;
      }
      ++num;
      if ((backing.DEF_fifo_enq_ehr_wires_0_whas____d3) != DEF_fifo_enq_ehr_wires_0_whas____d3)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_enq_ehr_wires_0_whas____d3, 1u);
	backing.DEF_fifo_enq_ehr_wires_0_whas____d3 = DEF_fifo_enq_ehr_wires_0_whas____d3;
      }
      ++num;
      if ((backing.DEF_fifo_full__h3990) != DEF_fifo_full__h3990)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_full__h3990, 1u);
	backing.DEF_fifo_full__h3990 = DEF_fifo_full__h3990;
      }
      ++num;
      if ((backing.DEF_m_input_count_24_EQ_1024___d262) != DEF_m_input_count_24_EQ_1024___d262)
      {
	vcd_write_val(sim_hdl, num, DEF_m_input_count_24_EQ_1024___d262, 1u);
	backing.DEF_m_input_count_24_EQ_1024___d262 = DEF_m_input_count_24_EQ_1024___d262;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_08_BIT_8___d151) != DEF_m_ref_fifo_ehrReg_08_BIT_8___d151)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_08_BIT_8___d151, 1u);
	backing.DEF_m_ref_fifo_ehrReg_08_BIT_8___d151 = DEF_m_ref_fifo_ehrReg_08_BIT_8___d151;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_1_18_BIT_1___d162) != DEF_m_ref_fifo_ehrReg_1_18_BIT_1___d162)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_1_18_BIT_1___d162, 1u);
	backing.DEF_m_ref_fifo_ehrReg_1_18_BIT_1___d162 = DEF_m_ref_fifo_ehrReg_1_18_BIT_1___d162;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_1___d118) != DEF_m_ref_fifo_ehrReg_1___d118)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_1___d118, 2u);
	backing.DEF_m_ref_fifo_ehrReg_1___d118 = DEF_m_ref_fifo_ehrReg_1___d118;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_3__h10140) != DEF_m_ref_fifo_ehrReg_3__h10140)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_3__h10140, 1u);
	backing.DEF_m_ref_fifo_ehrReg_3__h10140 = DEF_m_ref_fifo_ehrReg_3__h10140;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_4__h10969) != DEF_m_ref_fifo_ehrReg_4__h10969)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_4__h10969, 1u);
	backing.DEF_m_ref_fifo_ehrReg_4__h10969 = DEF_m_ref_fifo_ehrReg_4__h10969;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg___d108) != DEF_m_ref_fifo_ehrReg___d108)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg___d108, 9u);
	backing.DEF_m_ref_fifo_ehrReg___d108 = DEF_m_ref_fifo_ehrReg___d108;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_1_1_read____d159) != DEF_m_ref_fifo_virtual_reg_1_1_read____d159)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_1_1_read____d159, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_1_1_read____d159 = DEF_m_ref_fifo_virtual_reg_1_1_read____d159;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_1_read____d148) != DEF_m_ref_fifo_virtual_reg_1_read____d148)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_1_read____d148, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_1_read____d148 = DEF_m_ref_fifo_virtual_reg_1_read____d148;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_2_1_read____d158) != DEF_m_ref_fifo_virtual_reg_2_1_read____d158)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_2_1_read____d158, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_2_1_read____d158 = DEF_m_ref_fifo_virtual_reg_2_1_read____d158;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_2_read____d147) != DEF_m_ref_fifo_virtual_reg_2_read____d147)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_2_read____d147, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_2_read____d147 = DEF_m_ref_fifo_virtual_reg_2_read____d147;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_1_wget__17_BIT_1___d160) != DEF_m_ref_fifo_wires_0_1_wget__17_BIT_1___d160)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_1_wget__17_BIT_1___d160, 1u);
	backing.DEF_m_ref_fifo_wires_0_1_wget__17_BIT_1___d160 = DEF_m_ref_fifo_wires_0_1_wget__17_BIT_1___d160;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_1_wget____d117) != DEF_m_ref_fifo_wires_0_1_wget____d117)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_1_wget____d117, 2u);
	backing.DEF_m_ref_fifo_wires_0_1_wget____d117 = DEF_m_ref_fifo_wires_0_1_wget____d117;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_1_whas____d116) != DEF_m_ref_fifo_wires_0_1_whas____d116)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_1_whas____d116, 1u);
	backing.DEF_m_ref_fifo_wires_0_1_whas____d116 = DEF_m_ref_fifo_wires_0_1_whas____d116;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_wget__07_BIT_8___d149) != DEF_m_ref_fifo_wires_0_wget__07_BIT_8___d149)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_wget__07_BIT_8___d149, 1u);
	backing.DEF_m_ref_fifo_wires_0_wget__07_BIT_8___d149 = DEF_m_ref_fifo_wires_0_wget__07_BIT_8___d149;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_wget____d107) != DEF_m_ref_fifo_wires_0_wget____d107)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_wget____d107, 9u);
	backing.DEF_m_ref_fifo_wires_0_wget____d107 = DEF_m_ref_fifo_wires_0_wget____d107;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_whas____d106) != DEF_m_ref_fifo_wires_0_whas____d106)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_whas____d106, 1u);
	backing.DEF_m_ref_fifo_wires_0_whas____d106 = DEF_m_ref_fifo_wires_0_whas____d106;
      }
      ++num;
      if ((backing.DEF_v__h13865) != DEF_v__h13865)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h13865, 32u);
	backing.DEF_v__h13865 = DEF_v__h13865;
      }
      ++num;
      if ((backing.DEF_v__h13938) != DEF_v__h13938)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h13938, 2u);
	backing.DEF_v__h13938 = DEF_v__h13938;
      }
      ++num;
      if ((backing.DEF_v__h14241) != DEF_v__h14241)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14241, 32u);
	backing.DEF_v__h14241 = DEF_v__h14241;
      }
      ++num;
      if ((backing.DEF_v__h14314) != DEF_v__h14314)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14314, 2u);
	backing.DEF_v__h14314 = DEF_v__h14314;
      }
      ++num;
      if ((backing.DEF_v__h14615) != DEF_v__h14615)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14615, 32u);
	backing.DEF_v__h14615 = DEF_v__h14615;
      }
      ++num;
      if ((backing.DEF_v__h14992) != DEF_v__h14992)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14992, 32u);
	backing.DEF_v__h14992 = DEF_v__h14992;
      }
      ++num;
      if ((backing.DEF_v__h15065) != DEF_v__h15065)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h15065, 8u);
	backing.DEF_v__h15065 = DEF_v__h15065;
      }
      ++num;
      if ((backing.DEF_x__h16059) != DEF_x__h16059)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16059, 2u);
	backing.DEF_x__h16059 = DEF_x__h16059;
      }
      ++num;
      if ((backing.DEF_x__h16509) != DEF_x__h16509)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16509, 32u);
	backing.DEF_x__h16509 = DEF_x__h16509;
      }
      ++num;
      if ((backing.DEF_x__h16877) != DEF_x__h16877)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16877, 32u);
	backing.DEF_x__h16877 = DEF_x__h16877;
      }
      ++num;
      if ((backing.DEF_x__h17024) != DEF_x__h17024)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h17024, 32u);
	backing.DEF_x__h17024 = DEF_x__h17024;
      }
      ++num;
      if ((backing.DEF_x_first__h13507) != DEF_x_first__h13507)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h13507, 8u);
	backing.DEF_x_first__h13507 = DEF_x_first__h13507;
      }
      ++num;
      if ((backing.DEF_x_wget__h13808) != DEF_x_wget__h13808)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h13808, 2u);
	backing.DEF_x_wget__h13808 = DEF_x_wget__h13808;
      }
      ++num;
      if ((backing.DEF_x_wget__h14184) != DEF_x_wget__h14184)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h14184, 2u);
	backing.DEF_x_wget__h14184 = DEF_x_wget__h14184;
      }
      ++num;
      if ((backing.DEF_x_wget__h14935) != DEF_x_wget__h14935)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h14935, 8u);
	backing.DEF_x_wget__h14935 = DEF_x_wget__h14935;
      }
      ++num;
      if ((backing.DEF_x_wget__h8728) != DEF_x_wget__h8728)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h8728, 8u);
	backing.DEF_x_wget__h8728 = DEF_x_wget__h8728;
      }
      ++num;
      if ((backing.DEF_y__h16794) != DEF_y__h16794)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h16794, 8u);
	backing.DEF_y__h16794 = DEF_y__h16794;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_canocalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_canocalize = DEF_CAN_FIRE_RL_fifo_canocalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_clear_ehr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_clear_ehr_canonicalize = DEF_CAN_FIRE_RL_fifo_clear_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_deq_ehr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_deq_ehr_canonicalize = DEF_CAN_FIRE_RL_fifo_deq_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_enq_ehr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_enq_ehr_canonicalize = DEF_CAN_FIRE_RL_fifo_enq_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_first, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_first = DEF_CAN_FIRE_RL_m_check_fifos_first;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_not_empty, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty = DEF_CAN_FIRE_RL_m_check_fifos_not_empty;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_not_full, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full = DEF_CAN_FIRE_RL_m_check_fifos_not_full;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_outputs, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_outputs = DEF_CAN_FIRE_RL_m_check_outputs;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
      backing.DEF_CAN_FIRE_RL_m_cycle_inc = DEF_CAN_FIRE_RL_m_cycle_inc;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_cycle_print, 1u);
      backing.DEF_CAN_FIRE_RL_m_cycle_print = DEF_CAN_FIRE_RL_m_cycle_print;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
      backing.DEF_CAN_FIRE_RL_m_feed_inputs = DEF_CAN_FIRE_RL_m_feed_inputs;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_init, 1u);
      backing.DEF_CAN_FIRE_RL_m_init = DEF_CAN_FIRE_RL_m_init;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomA_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomA_every = DEF_CAN_FIRE_RL_m_randomA_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomA_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomA_every_1 = DEF_CAN_FIRE_RL_m_randomA_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomB_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomB_every = DEF_CAN_FIRE_RL_m_randomB_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomB_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomB_every_1 = DEF_CAN_FIRE_RL_m_randomB_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomC_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomC_every = DEF_CAN_FIRE_RL_m_randomC_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomC_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomC_every_1 = DEF_CAN_FIRE_RL_m_randomC_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomData_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomData_every = DEF_CAN_FIRE_RL_m_randomData_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomData_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomData_every_1 = DEF_CAN_FIRE_RL_m_randomData_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_stop_tb, 1u);
      backing.DEF_CAN_FIRE_RL_m_stop_tb = DEF_CAN_FIRE_RL_m_stop_tb;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_clear_ehr_wires_0_whas__7_THEN_fifo_cl_ETC___d20, 2u);
      backing.DEF_IF_fifo_clear_ehr_wires_0_whas__7_THEN_fifo_cl_ETC___d20 = DEF_IF_fifo_clear_ehr_wires_0_whas__7_THEN_fifo_cl_ETC___d20;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_deq_ehr_wires_0_whas__0_THEN_fifo_deq__ETC___d13, 2u);
      backing.DEF_IF_fifo_deq_ehr_wires_0_whas__0_THEN_fifo_deq__ETC___d13 = DEF_IF_fifo_deq_ehr_wires_0_whas__0_THEN_fifo_deq__ETC___d13;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_enq_ehr_wires_0_whas_THEN_fifo_enq_ehr_ETC___d6, 9u);
      backing.DEF_IF_fifo_enq_ehr_wires_0_whas_THEN_fifo_enq_ehr_ETC___d6 = DEF_IF_fifo_enq_ehr_wires_0_whas_THEN_fifo_enq_ehr_ETC___d6;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_randomA_zaz_whas__90_THEN_m_randomA_zaz_w_ETC___d216, 1u);
      backing.DEF_IF_m_randomA_zaz_whas__90_THEN_m_randomA_zaz_w_ETC___d216 = DEF_IF_m_randomA_zaz_whas__90_THEN_m_randomA_zaz_w_ETC___d216;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_randomB_zaz_whas__97_THEN_m_randomB_zaz_w_ETC___d230, 1u);
      backing.DEF_IF_m_randomB_zaz_whas__97_THEN_m_randomB_zaz_w_ETC___d230 = DEF_IF_m_randomB_zaz_whas__97_THEN_m_randomB_zaz_w_ETC___d230;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_1_whas__16_THEN_m_ref_fi_ETC___d119, 2u);
      backing.DEF_IF_m_ref_fifo_wires_0_1_whas__16_THEN_m_ref_fi_ETC___d119 = DEF_IF_m_ref_fifo_wires_0_1_whas__16_THEN_m_ref_fi_ETC___d119;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_3_whas__31_THEN_m_ref_fi_ETC___d134, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_3_whas__31_THEN_m_ref_fi_ETC___d134 = DEF_IF_m_ref_fifo_wires_0_3_whas__31_THEN_m_ref_fi_ETC___d134;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141 = DEF_IF_m_ref_fifo_wires_0_4_whas__38_THEN_m_ref_fi_ETC___d141;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_whas__06_THEN_m_ref_fifo_ETC___d109, 9u);
      backing.DEF_IF_m_ref_fifo_wires_0_whas__06_THEN_m_ref_fifo_ETC___d109 = DEF_IF_m_ref_fifo_wires_0_whas__06_THEN_m_ref_fifo_ETC___d109;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fifo_empty_9___d50, 1u);
      backing.DEF_NOT_fifo_empty_9___d50 = DEF_NOT_fifo_empty_9___d50;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fifo_full_4___d35, 1u);
      backing.DEF_NOT_fifo_full_4___d35 = DEF_NOT_fifo_full_4___d35;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_AND_ETC___d219, 1u);
      backing.DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_AND_ETC___d219 = DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__17_18_AND_ETC___d219;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d233, 1u);
      backing.DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d233 = DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__31_32_AND_ETC___d233;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_canocalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_canocalize = DEF_WILL_FIRE_RL_fifo_canocalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_clear_ehr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_clear_ehr_canonicalize = DEF_WILL_FIRE_RL_fifo_clear_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_deq_ehr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_deq_ehr_canonicalize = DEF_WILL_FIRE_RL_fifo_deq_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_enq_ehr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_enq_ehr_canonicalize = DEF_WILL_FIRE_RL_fifo_enq_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_first, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_first = DEF_WILL_FIRE_RL_m_check_fifos_first;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_not_empty, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty = DEF_WILL_FIRE_RL_m_check_fifos_not_empty;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_not_full, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full = DEF_WILL_FIRE_RL_m_check_fifos_not_full;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_outputs, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_outputs = DEF_WILL_FIRE_RL_m_check_outputs;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
      backing.DEF_WILL_FIRE_RL_m_cycle_inc = DEF_WILL_FIRE_RL_m_cycle_inc;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_cycle_print, 1u);
      backing.DEF_WILL_FIRE_RL_m_cycle_print = DEF_WILL_FIRE_RL_m_cycle_print;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_feed_inputs, 1u);
      backing.DEF_WILL_FIRE_RL_m_feed_inputs = DEF_WILL_FIRE_RL_m_feed_inputs;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_init, 1u);
      backing.DEF_WILL_FIRE_RL_m_init = DEF_WILL_FIRE_RL_m_init;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomA_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomA_every = DEF_WILL_FIRE_RL_m_randomA_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomA_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomA_every_1 = DEF_WILL_FIRE_RL_m_randomA_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomB_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomB_every = DEF_WILL_FIRE_RL_m_randomB_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomB_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomB_every_1 = DEF_WILL_FIRE_RL_m_randomB_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomC_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomC_every = DEF_WILL_FIRE_RL_m_randomC_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomC_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomC_every_1 = DEF_WILL_FIRE_RL_m_randomC_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomData_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomData_every = DEF_WILL_FIRE_RL_m_randomData_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomData_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomData_every_1 = DEF_WILL_FIRE_RL_m_randomData_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_stop_tb, 1u);
      backing.DEF_WILL_FIRE_RL_m_stop_tb = DEF_WILL_FIRE_RL_m_stop_tb;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d100, 9u);
      backing.DEF__0_CONCAT_DONTCARE___d100 = DEF__0_CONCAT_DONTCARE___d100;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d101, 2u);
      backing.DEF__0_CONCAT_DONTCARE___d101 = DEF__0_CONCAT_DONTCARE___d101;
      vcd_write_val(sim_hdl, num++, DEF__read__h178, 8u);
      backing.DEF__read__h178 = DEF__read__h178;
      vcd_write_val(sim_hdl, num++, DEF__read__h204, 8u);
      backing.DEF__read__h204 = DEF__read__h204;
      vcd_write_val(sim_hdl, num++, DEF__read__h230, 8u);
      backing.DEF__read__h230 = DEF__read__h230;
      vcd_write_val(sim_hdl, num++, DEF_def__h16392, 8u);
      backing.DEF_def__h16392 = DEF_def__h16392;
      vcd_write_val(sim_hdl, num++, DEF_def__h9216, 8u);
      backing.DEF_def__h9216 = DEF_def__h9216;
      vcd_write_val(sim_hdl, num++, DEF_fifo_clear_ehr_ehrReg___d19, 2u);
      backing.DEF_fifo_clear_ehr_ehrReg___d19 = DEF_fifo_clear_ehr_ehrReg___d19;
      vcd_write_val(sim_hdl, num++, DEF_fifo_clear_ehr_wires_0_wget____d18, 2u);
      backing.DEF_fifo_clear_ehr_wires_0_wget____d18 = DEF_fifo_clear_ehr_wires_0_wget____d18;
      vcd_write_val(sim_hdl, num++, DEF_fifo_clear_ehr_wires_0_whas____d17, 1u);
      backing.DEF_fifo_clear_ehr_wires_0_whas____d17 = DEF_fifo_clear_ehr_wires_0_whas____d17;
      vcd_write_val(sim_hdl, num++, DEF_fifo_deq_ehr_ehrReg___d12, 2u);
      backing.DEF_fifo_deq_ehr_ehrReg___d12 = DEF_fifo_deq_ehr_ehrReg___d12;
      vcd_write_val(sim_hdl, num++, DEF_fifo_deq_ehr_wires_0_wget____d11, 2u);
      backing.DEF_fifo_deq_ehr_wires_0_wget____d11 = DEF_fifo_deq_ehr_wires_0_wget____d11;
      vcd_write_val(sim_hdl, num++, DEF_fifo_deq_ehr_wires_0_whas____d10, 1u);
      backing.DEF_fifo_deq_ehr_wires_0_whas____d10 = DEF_fifo_deq_ehr_wires_0_whas____d10;
      vcd_write_val(sim_hdl, num++, DEF_fifo_empty__h4604, 1u);
      backing.DEF_fifo_empty__h4604 = DEF_fifo_empty__h4604;
      vcd_write_val(sim_hdl, num++, DEF_fifo_enq_ehr_ehrReg___d5, 9u);
      backing.DEF_fifo_enq_ehr_ehrReg___d5 = DEF_fifo_enq_ehr_ehrReg___d5;
      vcd_write_val(sim_hdl, num++, DEF_fifo_enq_ehr_wires_0_wget____d4, 9u);
      backing.DEF_fifo_enq_ehr_wires_0_wget____d4 = DEF_fifo_enq_ehr_wires_0_wget____d4;
      vcd_write_val(sim_hdl, num++, DEF_fifo_enq_ehr_wires_0_whas____d3, 1u);
      backing.DEF_fifo_enq_ehr_wires_0_whas____d3 = DEF_fifo_enq_ehr_wires_0_whas____d3;
      vcd_write_val(sim_hdl, num++, DEF_fifo_full__h3990, 1u);
      backing.DEF_fifo_full__h3990 = DEF_fifo_full__h3990;
      vcd_write_val(sim_hdl, num++, DEF_m_input_count_24_EQ_1024___d262, 1u);
      backing.DEF_m_input_count_24_EQ_1024___d262 = DEF_m_input_count_24_EQ_1024___d262;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_08_BIT_8___d151, 1u);
      backing.DEF_m_ref_fifo_ehrReg_08_BIT_8___d151 = DEF_m_ref_fifo_ehrReg_08_BIT_8___d151;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_1_18_BIT_1___d162, 1u);
      backing.DEF_m_ref_fifo_ehrReg_1_18_BIT_1___d162 = DEF_m_ref_fifo_ehrReg_1_18_BIT_1___d162;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_1___d118, 2u);
      backing.DEF_m_ref_fifo_ehrReg_1___d118 = DEF_m_ref_fifo_ehrReg_1___d118;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_3__h10140, 1u);
      backing.DEF_m_ref_fifo_ehrReg_3__h10140 = DEF_m_ref_fifo_ehrReg_3__h10140;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_4__h10969, 1u);
      backing.DEF_m_ref_fifo_ehrReg_4__h10969 = DEF_m_ref_fifo_ehrReg_4__h10969;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg___d108, 9u);
      backing.DEF_m_ref_fifo_ehrReg___d108 = DEF_m_ref_fifo_ehrReg___d108;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_1_1_read____d159, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_1_1_read____d159 = DEF_m_ref_fifo_virtual_reg_1_1_read____d159;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_1_read____d148, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_1_read____d148 = DEF_m_ref_fifo_virtual_reg_1_read____d148;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_2_1_read____d158, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_2_1_read____d158 = DEF_m_ref_fifo_virtual_reg_2_1_read____d158;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_2_read____d147, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_2_read____d147 = DEF_m_ref_fifo_virtual_reg_2_read____d147;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_1_wget__17_BIT_1___d160, 1u);
      backing.DEF_m_ref_fifo_wires_0_1_wget__17_BIT_1___d160 = DEF_m_ref_fifo_wires_0_1_wget__17_BIT_1___d160;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_1_wget____d117, 2u);
      backing.DEF_m_ref_fifo_wires_0_1_wget____d117 = DEF_m_ref_fifo_wires_0_1_wget____d117;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_1_whas____d116, 1u);
      backing.DEF_m_ref_fifo_wires_0_1_whas____d116 = DEF_m_ref_fifo_wires_0_1_whas____d116;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_wget__07_BIT_8___d149, 1u);
      backing.DEF_m_ref_fifo_wires_0_wget__07_BIT_8___d149 = DEF_m_ref_fifo_wires_0_wget__07_BIT_8___d149;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_wget____d107, 9u);
      backing.DEF_m_ref_fifo_wires_0_wget____d107 = DEF_m_ref_fifo_wires_0_wget____d107;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_whas____d106, 1u);
      backing.DEF_m_ref_fifo_wires_0_whas____d106 = DEF_m_ref_fifo_wires_0_whas____d106;
      vcd_write_val(sim_hdl, num++, DEF_v__h13865, 32u);
      backing.DEF_v__h13865 = DEF_v__h13865;
      vcd_write_val(sim_hdl, num++, DEF_v__h13938, 2u);
      backing.DEF_v__h13938 = DEF_v__h13938;
      vcd_write_val(sim_hdl, num++, DEF_v__h14241, 32u);
      backing.DEF_v__h14241 = DEF_v__h14241;
      vcd_write_val(sim_hdl, num++, DEF_v__h14314, 2u);
      backing.DEF_v__h14314 = DEF_v__h14314;
      vcd_write_val(sim_hdl, num++, DEF_v__h14615, 32u);
      backing.DEF_v__h14615 = DEF_v__h14615;
      vcd_write_val(sim_hdl, num++, DEF_v__h14992, 32u);
      backing.DEF_v__h14992 = DEF_v__h14992;
      vcd_write_val(sim_hdl, num++, DEF_v__h15065, 8u);
      backing.DEF_v__h15065 = DEF_v__h15065;
      vcd_write_val(sim_hdl, num++, DEF_x__h16059, 2u);
      backing.DEF_x__h16059 = DEF_x__h16059;
      vcd_write_val(sim_hdl, num++, DEF_x__h16509, 32u);
      backing.DEF_x__h16509 = DEF_x__h16509;
      vcd_write_val(sim_hdl, num++, DEF_x__h16877, 32u);
      backing.DEF_x__h16877 = DEF_x__h16877;
      vcd_write_val(sim_hdl, num++, DEF_x__h17024, 32u);
      backing.DEF_x__h17024 = DEF_x__h17024;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h13507, 8u);
      backing.DEF_x_first__h13507 = DEF_x_first__h13507;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h13808, 2u);
      backing.DEF_x_wget__h13808 = DEF_x_wget__h13808;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h14184, 2u);
      backing.DEF_x_wget__h14184 = DEF_x_wget__h14184;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h14935, 8u);
      backing.DEF_x_wget__h14935 = DEF_x_wget__h14935;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h8728, 8u);
      backing.DEF_x_wget__h8728 = DEF_x_wget__h8728;
      vcd_write_val(sim_hdl, num++, DEF_y__h16794, 8u);
      backing.DEF_y__h16794 = DEF_y__h16794;
    }
}

void MOD_mkTbCFFunctional::vcd_prims(tVCDDumpType dt, MOD_mkTbCFFunctional &backing)
{
  INST_fifo_clear_ehr_ehrReg.dump_VCD(dt, backing.INST_fifo_clear_ehr_ehrReg);
  INST_fifo_clear_ehr_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_clear_ehr_ignored_wires_0);
  INST_fifo_clear_ehr_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_clear_ehr_ignored_wires_1);
  INST_fifo_clear_ehr_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_clear_ehr_virtual_reg_0);
  INST_fifo_clear_ehr_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_clear_ehr_virtual_reg_1);
  INST_fifo_clear_ehr_wires_0.dump_VCD(dt, backing.INST_fifo_clear_ehr_wires_0);
  INST_fifo_clear_ehr_wires_1.dump_VCD(dt, backing.INST_fifo_clear_ehr_wires_1);
  INST_fifo_data_0.dump_VCD(dt, backing.INST_fifo_data_0);
  INST_fifo_data_1.dump_VCD(dt, backing.INST_fifo_data_1);
  INST_fifo_data_2.dump_VCD(dt, backing.INST_fifo_data_2);
  INST_fifo_deqP.dump_VCD(dt, backing.INST_fifo_deqP);
  INST_fifo_deq_ehr_ehrReg.dump_VCD(dt, backing.INST_fifo_deq_ehr_ehrReg);
  INST_fifo_deq_ehr_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_deq_ehr_ignored_wires_0);
  INST_fifo_deq_ehr_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_deq_ehr_ignored_wires_1);
  INST_fifo_deq_ehr_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_deq_ehr_virtual_reg_0);
  INST_fifo_deq_ehr_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_deq_ehr_virtual_reg_1);
  INST_fifo_deq_ehr_wires_0.dump_VCD(dt, backing.INST_fifo_deq_ehr_wires_0);
  INST_fifo_deq_ehr_wires_1.dump_VCD(dt, backing.INST_fifo_deq_ehr_wires_1);
  INST_fifo_empty.dump_VCD(dt, backing.INST_fifo_empty);
  INST_fifo_enqP.dump_VCD(dt, backing.INST_fifo_enqP);
  INST_fifo_enq_ehr_ehrReg.dump_VCD(dt, backing.INST_fifo_enq_ehr_ehrReg);
  INST_fifo_enq_ehr_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_enq_ehr_ignored_wires_0);
  INST_fifo_enq_ehr_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_enq_ehr_ignored_wires_1);
  INST_fifo_enq_ehr_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_enq_ehr_virtual_reg_0);
  INST_fifo_enq_ehr_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_enq_ehr_virtual_reg_1);
  INST_fifo_enq_ehr_wires_0.dump_VCD(dt, backing.INST_fifo_enq_ehr_wires_0);
  INST_fifo_enq_ehr_wires_1.dump_VCD(dt, backing.INST_fifo_enq_ehr_wires_1);
  INST_fifo_full.dump_VCD(dt, backing.INST_fifo_full);
  INST_m_cycle.dump_VCD(dt, backing.INST_m_cycle);
  INST_m_input_count.dump_VCD(dt, backing.INST_m_input_count);
  INST_m_output_count.dump_VCD(dt, backing.INST_m_output_count);
  INST_m_randomA_ignore.dump_VCD(dt, backing.INST_m_randomA_ignore);
  INST_m_randomA_initialized.dump_VCD(dt, backing.INST_m_randomA_initialized);
  INST_m_randomA_zaz.dump_VCD(dt, backing.INST_m_randomA_zaz);
  INST_m_randomB_ignore.dump_VCD(dt, backing.INST_m_randomB_ignore);
  INST_m_randomB_initialized.dump_VCD(dt, backing.INST_m_randomB_initialized);
  INST_m_randomB_zaz.dump_VCD(dt, backing.INST_m_randomB_zaz);
  INST_m_randomC_ignore.dump_VCD(dt, backing.INST_m_randomC_ignore);
  INST_m_randomC_initialized.dump_VCD(dt, backing.INST_m_randomC_initialized);
  INST_m_randomC_zaz.dump_VCD(dt, backing.INST_m_randomC_zaz);
  INST_m_randomData_ignore.dump_VCD(dt, backing.INST_m_randomData_ignore);
  INST_m_randomData_initialized.dump_VCD(dt, backing.INST_m_randomData_initialized);
  INST_m_randomData_zaz.dump_VCD(dt, backing.INST_m_randomData_zaz);
  INST_m_ref_fifo_ehrReg.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg);
  INST_m_ref_fifo_ehrReg_1.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_1);
  INST_m_ref_fifo_ehrReg_2.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_2);
  INST_m_ref_fifo_ehrReg_3.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_3);
  INST_m_ref_fifo_ehrReg_4.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_4);
  INST_m_ref_fifo_ignored_wires_0.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0);
  INST_m_ref_fifo_ignored_wires_0_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_1);
  INST_m_ref_fifo_ignored_wires_0_2.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_2);
  INST_m_ref_fifo_ignored_wires_0_3.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_3);
  INST_m_ref_fifo_ignored_wires_0_4.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_4);
  INST_m_ref_fifo_ignored_wires_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1);
  INST_m_ref_fifo_ignored_wires_1_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_1);
  INST_m_ref_fifo_ignored_wires_1_2.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_2);
  INST_m_ref_fifo_ignored_wires_1_3.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_3);
  INST_m_ref_fifo_ignored_wires_1_4.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_4);
  INST_m_ref_fifo_ignored_wires_2.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_2);
  INST_m_ref_fifo_ignored_wires_2_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_2_1);
  INST_m_ref_fifo_ref_noncf_fifo.dump_VCD(dt, backing.INST_m_ref_fifo_ref_noncf_fifo);
  INST_m_ref_fifo_virtual_reg_0.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0);
  INST_m_ref_fifo_virtual_reg_0_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_1);
  INST_m_ref_fifo_virtual_reg_0_2.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_2);
  INST_m_ref_fifo_virtual_reg_0_3.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_3);
  INST_m_ref_fifo_virtual_reg_0_4.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_4);
  INST_m_ref_fifo_virtual_reg_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1);
  INST_m_ref_fifo_virtual_reg_1_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_1);
  INST_m_ref_fifo_virtual_reg_1_2.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_2);
  INST_m_ref_fifo_virtual_reg_1_3.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_3);
  INST_m_ref_fifo_virtual_reg_1_4.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_4);
  INST_m_ref_fifo_virtual_reg_2.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_2);
  INST_m_ref_fifo_virtual_reg_2_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_2_1);
  INST_m_ref_fifo_wires_0.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0);
  INST_m_ref_fifo_wires_0_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_1);
  INST_m_ref_fifo_wires_0_2.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_2);
  INST_m_ref_fifo_wires_0_3.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_3);
  INST_m_ref_fifo_wires_0_4.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_4);
  INST_m_ref_fifo_wires_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1);
  INST_m_ref_fifo_wires_1_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_1);
  INST_m_ref_fifo_wires_1_2.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_2);
  INST_m_ref_fifo_wires_1_3.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_3);
  INST_m_ref_fifo_wires_1_4.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_4);
  INST_m_ref_fifo_wires_2.dump_VCD(dt, backing.INST_m_ref_fifo_wires_2);
  INST_m_ref_fifo_wires_2_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_2_1);
}
