{"sha": "85644414f92af929ab88c7a06e6d131df09a3e3c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODU2NDQ0MTRmOTJhZjkyOWFiODhjN2EwNmU2ZDEzMWRmMDlhM2UzYw==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1993-12-10T11:03:23Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1993-12-10T11:03:23Z"}, "message": "(modsi3): Rework to operate correctly for both POWER and PowerPC.\n\nFrom-SVN: r6198", "tree": {"sha": "1dc6a1c4d62b7da8a48c5e491466b108a6e8469e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1dc6a1c4d62b7da8a48c5e491466b108a6e8469e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/85644414f92af929ab88c7a06e6d131df09a3e3c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/85644414f92af929ab88c7a06e6d131df09a3e3c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/85644414f92af929ab88c7a06e6d131df09a3e3c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/85644414f92af929ab88c7a06e6d131df09a3e3c/comments", "author": null, "committer": null, "parents": [{"sha": "34aaacec0ef88f10710110dcfdb294b7a2d40336", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/34aaacec0ef88f10710110dcfdb294b7a2d40336", "html_url": "https://github.com/Rust-GCC/gccrs/commit/34aaacec0ef88f10710110dcfdb294b7a2d40336"}], "stats": {"total": 20, "additions": 10, "deletions": 10}, "files": [{"sha": "55a09c5218fecc87354c0f363a1ce1c8960c0aaf", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 10, "deletions": 10, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/85644414f92af929ab88c7a06e6d131df09a3e3c/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/85644414f92af929ab88c7a06e6d131df09a3e3c/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=85644414f92af929ab88c7a06e6d131df09a3e3c", "patch": "@@ -763,24 +763,24 @@\n }\")\n \n (define_expand \"modsi3\"\n-  [(set (match_dup 3)\n-\t(div:SI (match_operand:SI 1 \"gpc_reg_operand\" \"\")\n-\t\t(match_operand:SI 2 \"reg_or_cint_operand\" \"\")))\n-   (parallel [(set (match_dup 4) (ashift:SI (match_dup 3) (match_dup 5)))\n-\t      (clobber (scratch:SI))])\n-   (set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n-\t(minus:SI (match_dup 1) (match_dup 4)))]\n+  [(use (match_operand:SI 0 \"gpc_reg_operand\" \"\"))\n+   (use (match_operand:SI 1 \"gpc_reg_operand\" \"\"))\n+   (use (match_operand:SI 2 \"reg_or_cint_operand\" \"\"))]\n   \"\"\n   \"\n {\n   int i = exact_log2 (INTVAL (operands[2]));\n+  rtx temp1 = gen_reg_rtx (SImode);\n+  rtx temp2 = gen_reg_rtx (SImode);\n \n   if (GET_CODE (operands[2]) != CONST_INT || i < 0)\n     FAIL;\n \n-  operands[3] = gen_reg_rtx (SImode);\n-  operands[4] = gen_reg_rtx (SImode);\n-  operands[5] = gen_rtx (CONST_INT, VOIDmode, i);\n+  emit_insn (gen_divsi3 (temp1, operands[1], operands[2]));\n+  emit_insn (gen_ashlsi3 (temp2, temp1, GEN_INT (i)));\n+  emit_insn (gen_subsi3 (operands[0], operands[1], temp2));\n+  DONE;\n+\n }\")\n \n (define_insn \"\""}]}