Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aabdff065b124f4090804c890206d193 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_behav xil_defaultlib.dbu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'a' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_more/Multicycle_CPU_more.srcs/sources_1/new/cpu_multicycle.v:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'dpra' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_more/Multicycle_CPU_more.srcs/sources_1/new/cpu_multicycle.v:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dbu_ra' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_more/Multicycle_CPU_more.srcs/sources_1/new/cpu_multicycle.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_more/Multicycle_CPU_more.srcs/sources_1/new/cpu_multicycle.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_256x32
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu_multicycle
Compiling module xil_defaultlib.nixietube
Compiling module xil_defaultlib.dbu
Compiling module xil_defaultlib.dbu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dbu_tb_behav
