{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655192908245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655192908245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 16:48:28 2022 " "Processing started: Tue Jun 14 16:48:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655192908245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655192908245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655192908245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1655192908777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_blk.v 1 1 " "Found 1 design units, including 1 entities, in source file time_blk.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_blk " "Found entity 1: time_blk" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655192908858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655192908858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file led_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_dec " "Found entity 1: led_dec" {  } { { "led_dec.v" "" { Text "C:/altera/Digital_Clock2/led_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655192908862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655192908862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655192908865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655192908865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_Clock " "Found entity 1: Digital_Clock" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655192908870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655192908870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.v" "" { Text "C:/altera/Digital_Clock2/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655192908874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655192908874 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "timer.v " "Can't analyze file -- file timer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1655192908883 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hled_out1 packed Digital_Clock.v(84) " "Verilog HDL Port Declaration warning at Digital_Clock.v(84): data type declaration for \"hled_out1\" declares packed dimensions but the port declaration declaration does not" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 84 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1655192908885 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hled_out1 Digital_Clock.v(15) " "HDL info at Digital_Clock.v(15): see declaration for object \"hled_out1\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655192908885 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hled_out2 packed Digital_Clock.v(85) " "Verilog HDL Port Declaration warning at Digital_Clock.v(85): data type declaration for \"hled_out2\" declares packed dimensions but the port declaration declaration does not" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 85 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1655192908885 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hled_out2 Digital_Clock.v(15) " "HDL info at Digital_Clock.v(15): see declaration for object \"hled_out2\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655192908885 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mled_out1 packed Digital_Clock.v(86) " "Verilog HDL Port Declaration warning at Digital_Clock.v(86): data type declaration for \"mled_out1\" declares packed dimensions but the port declaration declaration does not" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 86 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1655192908885 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mled_out1 Digital_Clock.v(15) " "HDL info at Digital_Clock.v(15): see declaration for object \"mled_out1\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655192908885 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mled_out2 packed Digital_Clock.v(87) " "Verilog HDL Port Declaration warning at Digital_Clock.v(87): data type declaration for \"mled_out2\" declares packed dimensions but the port declaration declaration does not" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 87 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1655192908885 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mled_out2 Digital_Clock.v(15) " "HDL info at Digital_Clock.v(15): see declaration for object \"mled_out2\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655192908885 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "sled_out1 packed Digital_Clock.v(88) " "Verilog HDL Port Declaration warning at Digital_Clock.v(88): data type declaration for \"sled_out1\" declares packed dimensions but the port declaration declaration does not" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 88 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1655192908886 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sled_out1 Digital_Clock.v(15) " "HDL info at Digital_Clock.v(15): see declaration for object \"sled_out1\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655192908886 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "sled_out2 packed Digital_Clock.v(89) " "Verilog HDL Port Declaration warning at Digital_Clock.v(89): data type declaration for \"sled_out2\" declares packed dimensions but the port declaration declaration does not" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 89 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1655192908886 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sled_out2 Digital_Clock.v(15) " "HDL info at Digital_Clock.v(15): see declaration for object \"sled_out2\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655192908886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_Clock " "Elaborating entity \"Digital_Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655192908910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Digital_Clock.v(50) " "Verilog HDL assignment warning at Digital_Clock.v(50): truncated value with size 32 to match size of target (18)" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908911 "|Digital_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Digital_Clock.v(55) " "Verilog HDL assignment warning at Digital_Clock.v(55): truncated value with size 32 to match size of target (18)" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908911 "|Digital_Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:clk_1M_generator " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:clk_1M_generator\"" {  } { { "Digital_Clock.v" "clk_1M_generator" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655192908913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_blk time_blk:time_generator " "Elaborating entity \"time_blk\" for hierarchy \"time_blk:time_generator\"" {  } { { "Digital_Clock.v" "time_generator" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655192908916 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_hur time_blk.v(33) " "Verilog HDL Always Construct warning at time_blk.v(33): inferring latch(es) for variable \"inc_hur\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_min time_blk.v(33) " "Verilog HDL Always Construct warning at time_blk.v(33): inferring latch(es) for variable \"inc_min\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_sec time_blk.v(33) " "Verilog HDL Always Construct warning at time_blk.v(33): inferring latch(es) for variable \"inc_sec\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec_hur time_blk.v(33) " "Verilog HDL Always Construct warning at time_blk.v(33): inferring latch(es) for variable \"dec_hur\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec_min time_blk.v(33) " "Verilog HDL Always Construct warning at time_blk.v(33): inferring latch(es) for variable \"dec_min\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec_sec time_blk.v(33) " "Verilog HDL Always Construct warning at time_blk.v(33): inferring latch(es) for variable \"dec_sec\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 time_blk.v(85) " "Verilog HDL assignment warning at time_blk.v(85): truncated value with size 32 to match size of target (20)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(89) " "Verilog HDL assignment warning at time_blk.v(89): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(92) " "Verilog HDL assignment warning at time_blk.v(92): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(97) " "Verilog HDL assignment warning at time_blk.v(97): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 time_blk.v(120) " "Verilog HDL assignment warning at time_blk.v(120): truncated value with size 32 to match size of target (20)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(122) " "Verilog HDL assignment warning at time_blk.v(122): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(125) " "Verilog HDL assignment warning at time_blk.v(125): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(130) " "Verilog HDL assignment warning at time_blk.v(130): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(153) " "Verilog HDL assignment warning at time_blk.v(153): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(156) " "Verilog HDL assignment warning at time_blk.v(156): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(162) " "Verilog HDL assignment warning at time_blk.v(162): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908918 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(165) " "Verilog HDL assignment warning at time_blk.v(165): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(172) " "Verilog HDL assignment warning at time_blk.v(172): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(181) " "Verilog HDL assignment warning at time_blk.v(181): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(188) " "Verilog HDL assignment warning at time_blk.v(188): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(195) " "Verilog HDL assignment warning at time_blk.v(195): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(202) " "Verilog HDL assignment warning at time_blk.v(202): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(216) " "Verilog HDL assignment warning at time_blk.v(216): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(230) " "Verilog HDL assignment warning at time_blk.v(230): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(244) " "Verilog HDL assignment warning at time_blk.v(244): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec_sec time_blk.v(33) " "Inferred latch for \"dec_sec\" at time_blk.v(33)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec_min time_blk.v(33) " "Inferred latch for \"dec_min\" at time_blk.v(33)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec_hur time_blk.v(33) " "Inferred latch for \"dec_hur\" at time_blk.v(33)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_sec time_blk.v(33) " "Inferred latch for \"inc_sec\" at time_blk.v(33)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_min time_blk.v(33) " "Inferred latch for \"inc_min\" at time_blk.v(33)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_hur time_blk.v(33) " "Inferred latch for \"inc_hur\" at time_blk.v(33)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655192908919 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_default.v 1 1 " "Using design file lcd_default.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Default " "Found entity 1: LCD_Default" {  } { { "lcd_default.v" "" { Text "C:/altera/Digital_Clock2/lcd_default.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655192908928 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655192908928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Default LCD_Default:lcd " "Elaborating entity \"LCD_Default\" for hierarchy \"LCD_Default:lcd\"" {  } { { "Digital_Clock.v" "lcd" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655192908930 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/altera/Digital_Clock2/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655192908941 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655192908941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LCD_Default:lcd\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"LCD_Default:lcd\|Reset_Delay:r0\"" {  } { { "lcd_default.v" "r0" { Text "C:/altera/Digital_Clock2/lcd_default.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655192908942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reset_delay.v(10) " "Verilog HDL assignment warning at reset_delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "reset_delay.v" "" { Text "C:/altera/Digital_Clock2/reset_delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908944 "|Digital_Clock|Reset_Delay:Delay"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_test.v 1 1 " "Using design file lcd_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "lcd_test.v" "" { Text "C:/altera/Digital_Clock2/lcd_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655192908955 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655192908955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_Default:lcd\|LCD_TEST:u5 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_Default:lcd\|LCD_TEST:u5\"" {  } { { "lcd_default.v" "u5" { Text "C:/altera/Digital_Clock2/lcd_default.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655192908957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd_test.v(65) " "Verilog HDL assignment warning at lcd_test.v(65): truncated value with size 32 to match size of target (18)" {  } { { "lcd_test.v" "" { Text "C:/altera/Digital_Clock2/lcd_test.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908958 "|Digital_Clock|LCD_Default:lcd|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_test.v(73) " "Verilog HDL assignment warning at lcd_test.v(73): truncated value with size 32 to match size of target (6)" {  } { { "lcd_test.v" "" { Text "C:/altera/Digital_Clock2/lcd_test.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908958 "|Digital_Clock|LCD_Default:lcd|LCD_TEST:u5"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_controller.v 1 1 " "Using design file lcd_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "lcd_controller.v" "" { Text "C:/altera/Digital_Clock2/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655192908969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655192908969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_Default:lcd\|LCD_TEST:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_Default:lcd\|LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "lcd_test.v" "u0" { Text "C:/altera/Digital_Clock2/lcd_test.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655192908970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_controller.v(66) " "Verilog HDL assignment warning at lcd_controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "lcd_controller.v" "" { Text "C:/altera/Digital_Clock2/lcd_controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908972 "|Digital_Clock|LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:d1 " "Elaborating entity \"divider\" for hierarchy \"divider:d1\"" {  } { { "Digital_Clock.v" "d1" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655192908973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 divider.v(12) " "Verilog HDL assignment warning at divider.v(12): truncated value with size 6 to match size of target (4)" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908974 "|Digital_Clock|divider:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(15) " "Verilog HDL assignment warning at divider.v(15): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908974 "|Digital_Clock|divider:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(18) " "Verilog HDL assignment warning at divider.v(18): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908974 "|Digital_Clock|divider:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(21) " "Verilog HDL assignment warning at divider.v(21): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908974 "|Digital_Clock|divider:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(24) " "Verilog HDL assignment warning at divider.v(24): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908974 "|Digital_Clock|divider:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(27) " "Verilog HDL assignment warning at divider.v(27): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655192908974 "|Digital_Clock|divider:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_dec led_dec:ldh1 " "Elaborating entity \"led_dec\" for hierarchy \"led_dec:ldh1\"" {  } { { "Digital_Clock.v" "ldh1" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655192908978 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1655192909455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "time_blk:time_generator\|dec_hur " "Latch time_blk:time_generator\|dec_hur has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mode\[1\]~reg0 " "Ports ENA and PRE on the latch are fed by the same signal mode\[1\]~reg0" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655192909470 ""}  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655192909470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "time_blk:time_generator\|inc_hur " "Latch time_blk:time_generator\|inc_hur has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mode\[1\]~reg0 " "Ports ENA and PRE on the latch are fed by the same signal mode\[1\]~reg0" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655192909470 ""}  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655192909470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "time_blk:time_generator\|inc_sec " "Latch time_blk:time_generator\|inc_sec has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal mode\[0\]~reg0" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655192909470 ""}  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655192909470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "time_blk:time_generator\|dec_sec " "Latch time_blk:time_generator\|dec_sec has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal mode\[0\]~reg0" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655192909470 ""}  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655192909470 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hled_out1\[1\] GND " "Pin \"hled_out1\[1\]\" is stuck at GND" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655192909639 "|Digital_Clock|hled_out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655192909639 "|Digital_Clock|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655192909639 "|Digital_Clock|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655192909639 "|Digital_Clock|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1655192909639 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1655192910187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655192910434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655192910434 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timer " "No output dependent on input pin \"timer\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655192910575 "|Digital_Clock|timer"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hold1 " "No output dependent on input pin \"hold1\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655192910575 "|Digital_Clock|hold1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1655192910575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "644 " "Implemented 644 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655192910576 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655192910576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "571 " "Implemented 571 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1655192910576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655192910576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655192910608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 16:48:30 2022 " "Processing ended: Tue Jun 14 16:48:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655192910608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655192910608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655192910608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655192910608 ""}
