0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/viv.2018.2/viv.2018.2/viv.2018.2.sim/sim_1/behav/xsim/glbl.v,1642094243,verilog,,,,glbl,,,,,,,,
C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/viv.2018.2/viv.2018.2/viv.2018.2.srcs/sim_1/new/B110_build_from_gates_tb.v,1642094246,verilog,,,,B110_build_from_gates_tb,,,../../../../viv.2018.2.srcs/sim_1/new,,,,,
C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/viv.2018.2/viv.2018.2/viv.2018.2.srcs/sim_1/new/B120_gates_vectors_tb.v,1642094246,verilog,,,,B120_gates_vectors_tb,,,../../../../viv.2018.2.srcs/sim_1/new,,,,,
C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/viv.2018.2/viv.2018.2/viv.2018.2.srcs/sim_1/new/B400_state_machine_tb.v,1642094246,verilog,,,,B400_state_machine_tb,,,../../../../viv.2018.2.srcs/sim_1/new,,,,,
C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/viv.2018.2/viv.2018.2/viv.2018.2.srcs/sources_1/new/B100_build_from_gates.v,1642094246,verilog,,C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/viv.2018.2/viv.2018.2/viv.2018.2.srcs/sim_1/new/B110_build_from_gates_tb.v,,build_from_gates,,,../../../../viv.2018.2.srcs/sim_1/new,,,,,
C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/viv.2018.2/viv.2018.2/viv.2018.2.srcs/sources_1/new/B110_vectors.v,1642094246,verilog,,C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/viv.2018.2/viv.2018.2/viv.2018.2.srcs/sim_1/new/B120_gates_vectors_tb.v,,vectors,,,../../../../viv.2018.2.srcs/sim_1/new,,,,,
C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/viv.2018.2/viv.2018.2/viv.2018.2.srcs/sources_1/new/B330_states.v,1642094246,verilog,,C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/viv.2018.2/viv.2018.2/viv.2018.2.srcs/sim_1/new/B400_state_machine_tb.v,,states,,,../../../../viv.2018.2.srcs/sim_1/new,,,,,
