#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 27 07:47:52 2020
# Process ID: 19052
# Current directory: C:/Users/lucas/Documents/fpga/lab5/lab5_1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13528 C:\Users\lucas\Documents\fpga\lab5\lab5_1_1\lab5_1_1.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab5/lab5_1_1/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab5/lab5_1_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_1_1/lab5_1_1.xpr
update_compile_order -fileset sources_1
add_files -fileset utils_1 -norecurse C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl
set_property STEPS.INIT_DESIGN.TCL.PRE [ get_files C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_1_2/lab5_1_2.xpr
update_compile_order -fileset sources_1
current_project lab5_1_1
current_project lab5_1_2
current_project lab5_1_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sr_latch [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/lucas/Documents/fpga/lab5/lab5_1_1/lab5_1_1.srcs/sources_1/new/sr_latch_tb.v]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_project lab5_1_2
set_property STEPS.INIT_DESIGN.TCL.PRE [ get_files C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
set_property is_enabled false [get_files  C:/Users/lucas/Documents/fpga/lab5/lab5_1_2/lab5_1_2.srcs/sources_1/new/sr_latch_gated_tb.v]
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab5/lab5_1_1/lab5_1_1.runs/impl_1/sr_latch.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
current_project lab5_1_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab5/lab5_1_1/lab5_1_1.runs/impl_1/sr_latch.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property is_enabled true [get_files  C:/Users/lucas/Documents/fpga/lab5/lab5_1_1/lab5_1_1.srcs/sources_1/new/sr_latch_tb.v]
update_compile_order -fileset sources_1
launch_simulation
source sr_latch_tb.tcl
restart
run 160 ns
current_project lab5_1_2
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
add_files -fileset utils_1 -norecurse C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl
set_property STEPS.INIT_DESIGN.TCL.PRE [ get_files C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_project lab5_1_1
close_sim
current_project lab5_1_2
open_hw_manager
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab5/lab5_1_1/lab5_1_1.runs/impl_1/sr_latch.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:\Users\lucas\Documents\fpga\lab5\lab5_1_1\lab5_1_1.runs\impl_1\sr_latch.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab5/lab5_1_2/lab5_1_2.runs/impl_1/sr_latch_gated.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
launch_simulation
source sr_latch_gated.tcl
restart
run 160 ns
set_property is_enabled true [get_files  C:/Users/lucas/Documents/fpga/lab5/lab5_1_2/lab5_1_2.srcs/sources_1/new/sr_latch_gated_tb.v]
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
close_sim
current_project lab5_1_1
close_project
launch_simulation
source sr_latch_gated_tb.tcl
restart
run 160 ns
close_sim
close_project
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_1_3/lab5_1_3.xpr
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/lucas/Documents/fpga/lab5/lab5_1_3/lab5_1_3.srcs/sources_1/new/d_latch_tb.v]
add_files -fileset utils_1 -norecurse C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl
set_property STEPS.WRITE_BITSTREAM.TCL.PRE [ get_files C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_2_1/lab5_2_1.xpr
update_compile_order -fileset sources_1
launch_simulation
source D_ff_behavior_tb.tcl
restart
run 160 ns
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_2_2/lab5_2_2.xpr
update_compile_order -fileset sources_1
launch_simulation
source three_d_latch_tb.tcl
restart
run 50 ns
current_project lab5_1_3
set_property STEPS.OPT_DESIGN.TCL.PRE [ get_files C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab5/lab5_1_3/lab5_1_3.runs/impl_1/d_latch.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab5/lab5_1_3/lab5_1_3.runs/impl_1/d_latch.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property is_enabled true [get_files  C:/Users/lucas/Documents/fpga/lab5/lab5_1_3/lab5_1_3.srcs/sources_1/new/d_latch_tb.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source d_latch_tb.tcl
run 200 ns
restart
run 200 ns
close_sim
close_project
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_2_3/lab5_2_3.xpr
update_compile_order -fileset sources_1
launch_simulation
source D_ff_with_asynch_tb.tcl
restart
restart
run 100 ns
set_property is_enabled false [get_files  C:/Users/lucas/Documents/fpga/lab5/lab5_2_3/lab5_2_3.srcs/sources_1/new/D_ff_with_asynch_tb.v]
add_files -fileset utils_1 -norecurse C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl
set_property STEPS.OPT_DESIGN.TCL.PRE [ get_files C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab5/lab5_2_3/lab5_2_3.runs/impl_1/D_ff_with_asynch.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab5/lab5_2_3/lab5_2_3.runs/impl_1/D_ff_with_asynch.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project lab5_2_1
current_sim simulation_4
close_sim
close_project
current_project lab5_2_2
close_sim
close_project
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_2_4/lab5_2_4.xpr
update_compile_order -fileset sources_1
launch_simulation
source D_ff_synch_tb.tcl
restart
run 300 ns
add_files -fileset utils_1 -norecurse C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl
set_property STEPS.OPT_DESIGN.TCL.PRE [ get_files C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
set_property is_enabled false [get_files  C:/Users/lucas/Documents/fpga/lab5/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_synch_tb.v]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_project C:/Users/lucas/Documents/fpga/lab5/lab5_2_5/lab5_2_5.xpr
update_compile_order -fileset sources_1
current_project lab5_2_4
current_project lab5_2_5
add_files -fileset utils_1 -norecurse C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl
set_property STEPS.INIT_DESIGN.TCL.PRE [ get_files C:/Users/lucas/Documents/fpga/lab5/lab5_prehook.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
current_project lab5_2_4
current_project lab5_2_5
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_project lab5_2_3
current_sim simulation_7
close_sim
open_hw_manager
close_project
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab5/lab5_2_4/lab5_2_4.runs/impl_1/D_ff_synch_reset.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
current_project lab5_2_4
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab5/lab5_2_4/lab5_2_4.runs/impl_1/D_ff_synch_reset.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
close_project
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:\Users\lucas\Documents\fpga\lab5\lab5_2_4\lab5_2_4.runs\impl_1\D_ff_synch_reset.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab5/lab5_2_5/lab5_2_5.runs/impl_1/T_ff_enable_behavior.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
