
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000481    0.244236 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004088    0.036806    0.263285    0.507521 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036806    0.000302    0.507823 v fanout68/A (sg13g2_buf_1)
     4    0.029758    0.161592    0.199800    0.707622 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.161647    0.000788    0.708410 v fanout67/A (sg13g2_buf_1)
     5    0.023246    0.130278    0.232426    0.940836 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.130296    0.001557    0.942393 v _202_/A (sg13g2_xor2_1)
     2    0.009844    0.074713    0.179554    1.121947 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.074716    0.000563    1.122511 v _204_/A (sg13g2_xor2_1)
     1    0.001847    0.038619    0.098552    1.221063 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.038619    0.000070    1.221133 v _297_/D (sg13g2_dfrbpq_1)
                                              1.221133   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000481    0.244236 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.494236   clock uncertainty
                                  0.000000    0.494236   clock reconvergence pessimism
                                 -0.051762    0.442474   library hold time
                                              0.442474   data required time
---------------------------------------------------------------------------------------------
                                              0.442474   data required time
                                             -1.221133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.778659   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000481    0.244236 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004088    0.036806    0.263285    0.507521 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036806    0.000302    0.507823 v fanout68/A (sg13g2_buf_1)
     4    0.029758    0.161592    0.199800    0.707622 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.161647    0.000788    0.708410 v fanout67/A (sg13g2_buf_1)
     5    0.023246    0.130278    0.232426    0.940836 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.130299    0.001647    0.942483 v _201_/A (sg13g2_and2_1)
     1    0.003993    0.038066    0.149024    1.091507 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.038066    0.000158    1.091665 v _207_/B1 (sg13g2_a21oi_1)
     2    0.014442    0.155046    0.141247    1.232912 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.155055    0.000969    1.233881 ^ _208_/B (sg13g2_xor2_1)
     1    0.002605    0.042333    0.125676    1.359558 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.042334    0.000189    1.359747 v _298_/D (sg13g2_dfrbpq_1)
                                              1.359747   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000495    0.244250 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.494250   clock uncertainty
                                  0.000000    0.494250   clock reconvergence pessimism
                                 -0.053258    0.440992   library hold time
                                              0.440992   data required time
---------------------------------------------------------------------------------------------
                                              0.440992   data required time
                                             -1.359747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.918755   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002805    0.027314    0.003231    1.003231 v rst (in)
                                                         rst (net)
                      0.027314    0.000000    1.003231 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149918    1.153149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104532    0.001217    1.154366 v _129_/A (sg13g2_inv_1)
     1    0.005485    0.059442    0.080993    1.235359 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.059442    0.000225    1.235584 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.235584   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000534    0.243929 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.493929   clock uncertainty
                                  0.000000    0.493929   clock reconvergence pessimism
                                 -0.178920    0.315009   library removal time
                                              0.315009   data required time
---------------------------------------------------------------------------------------------
                                              0.315009   data required time
                                             -1.235584   data arrival time
---------------------------------------------------------------------------------------------
                                              0.920575   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000534    0.243929 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.001968    0.032447    0.271790    0.515719 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.032447    0.000073    0.515792 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.018066    0.145858    0.640413    1.156206 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.145867    0.001273    1.157478 ^ fanout77/A (sg13g2_buf_8)
     6    0.034224    0.050583    0.168426    1.325904 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.050616    0.002044    1.327949 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002967    0.053827    0.101818    1.429767 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.053827    0.000193    1.429960 v _294_/D (sg13g2_dfrbpq_1)
                                              1.429960   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000686    0.244081 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.494081   clock uncertainty
                                  0.000000    0.494081   clock reconvergence pessimism
                                 -0.057838    0.436244   library hold time
                                              0.436244   data required time
---------------------------------------------------------------------------------------------
                                              0.436244   data required time
                                             -1.429960   data arrival time
---------------------------------------------------------------------------------------------
                                              0.993717   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000534    0.243929 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.001968    0.032447    0.271790    0.515719 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.032447    0.000073    0.515792 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.018066    0.145858    0.640413    1.156206 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.145867    0.001273    1.157478 ^ fanout77/A (sg13g2_buf_8)
     6    0.034224    0.050583    0.168426    1.325904 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.050583    0.000813    1.326718 ^ _128_/A (sg13g2_inv_2)
     5    0.029887    0.088321    0.092953    1.419671 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.088375    0.001859    1.421530 v _293_/D (sg13g2_dfrbpq_2)
                                              1.421530   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000534    0.243929 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.493929   clock uncertainty
                                  0.000000    0.493929   clock reconvergence pessimism
                                 -0.072011    0.421919   library hold time
                                              0.421919   data required time
---------------------------------------------------------------------------------------------
                                              0.421919   data required time
                                             -1.421530   data arrival time
---------------------------------------------------------------------------------------------
                                              0.999611   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002805    0.027314    0.003231    1.003231 v rst (in)
                                                         rst (net)
                      0.027314    0.000000    1.003231 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149918    1.153149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154540 v fanout78/A (sg13g2_buf_8)
     8    0.035248    0.045758    0.156608    1.311148 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045784    0.001773    1.312921 v _285_/A (sg13g2_inv_1)
     1    0.005183    0.047084    0.057304    1.370225 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.047086    0.000396    1.370621 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.370621   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000686    0.244081 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.494081   clock uncertainty
                                  0.000000    0.494081   clock reconvergence pessimism
                                 -0.174226    0.319856   library removal time
                                              0.319856   data required time
---------------------------------------------------------------------------------------------
                                              0.319856   data required time
                                             -1.370621   data arrival time
---------------------------------------------------------------------------------------------
                                              1.050765   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002805    0.027314    0.003231    1.003231 v rst (in)
                                                         rst (net)
                      0.027314    0.000000    1.003231 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149918    1.153149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154540 v fanout78/A (sg13g2_buf_8)
     8    0.035248    0.045758    0.156608    1.311148 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045869    0.002750    1.313897 v _287_/A (sg13g2_inv_1)
     1    0.005129    0.046785    0.057164    1.371062 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.046785    0.000207    1.371268 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.371268   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000497    0.244253 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.494253   clock uncertainty
                                  0.000000    0.494253   clock reconvergence pessimism
                                 -0.174138    0.320114   library removal time
                                              0.320114   data required time
---------------------------------------------------------------------------------------------
                                              0.320114   data required time
                                             -1.371268   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051154   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002805    0.027314    0.003231    1.003231 v rst (in)
                                                         rst (net)
                      0.027314    0.000000    1.003231 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149918    1.153149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154540 v fanout78/A (sg13g2_buf_8)
     8    0.035248    0.045758    0.156608    1.311148 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045863    0.002707    1.313854 v _290_/A (sg13g2_inv_1)
     1    0.005631    0.049680    0.059522    1.373377 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.049680    0.000229    1.373606 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.373606   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.494266   clock uncertainty
                                  0.000000    0.494266   clock reconvergence pessimism
                                 -0.175173    0.319093   library removal time
                                              0.319093   data required time
---------------------------------------------------------------------------------------------
                                              0.319093   data required time
                                             -1.373606   data arrival time
---------------------------------------------------------------------------------------------
                                              1.054513   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002805    0.027314    0.003231    1.003231 v rst (in)
                                                         rst (net)
                      0.027314    0.000000    1.003231 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149918    1.153149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154540 v fanout78/A (sg13g2_buf_8)
     8    0.035248    0.045758    0.156608    1.311148 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045780    0.001616    1.312764 v _291_/A (sg13g2_inv_1)
     1    0.005779    0.050532    0.060108    1.372872 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.050556    0.000420    1.373292 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.373292   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000485    0.243880 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.493880   clock uncertainty
                                  0.000000    0.493880   clock reconvergence pessimism
                                 -0.175568    0.318312   library removal time
                                              0.318312   data required time
---------------------------------------------------------------------------------------------
                                              0.318312   data required time
                                             -1.373292   data arrival time
---------------------------------------------------------------------------------------------
                                              1.054980   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002805    0.027314    0.003231    1.003231 v rst (in)
                                                         rst (net)
                      0.027314    0.000000    1.003231 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149918    1.153149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154540 v fanout78/A (sg13g2_buf_8)
     8    0.035248    0.045758    0.156608    1.311148 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045851    0.002622    1.313770 v _286_/A (sg13g2_inv_1)
     1    0.005909    0.051303    0.060724    1.374494 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.051328    0.000449    1.374943 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.374943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000644    0.244039 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.494039   clock uncertainty
                                  0.000000    0.494039   clock reconvergence pessimism
                                 -0.175781    0.318258   library removal time
                                              0.318258   data required time
---------------------------------------------------------------------------------------------
                                              0.318258   data required time
                                             -1.374943   data arrival time
---------------------------------------------------------------------------------------------
                                              1.056684   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002805    0.027314    0.003231    1.003231 v rst (in)
                                                         rst (net)
                      0.027314    0.000000    1.003231 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149918    1.153149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154540 v fanout78/A (sg13g2_buf_8)
     8    0.035248    0.045758    0.156608    1.311148 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045819    0.002385    1.313533 v _292_/A (sg13g2_inv_1)
     1    0.006193    0.052972    0.062058    1.375590 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.052978    0.000455    1.376045 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.376045   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000702    0.244097 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.494097   clock uncertainty
                                  0.000000    0.494097   clock reconvergence pessimism
                                 -0.176504    0.317593   library removal time
                                              0.317593   data required time
---------------------------------------------------------------------------------------------
                                              0.317593   data required time
                                             -1.376045   data arrival time
---------------------------------------------------------------------------------------------
                                              1.058452   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002805    0.027314    0.003231    1.003231 v rst (in)
                                                         rst (net)
                      0.027314    0.000000    1.003231 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149918    1.153149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154540 v fanout78/A (sg13g2_buf_8)
     8    0.035248    0.045758    0.156608    1.311148 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045840    0.002543    1.313691 v _289_/A (sg13g2_inv_1)
     1    0.006305    0.053631    0.062594    1.376285 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.053637    0.000452    1.376736 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.376736   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000495    0.244250 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.494250   clock uncertainty
                                  0.000000    0.494250   clock reconvergence pessimism
                                 -0.176788    0.317462   library removal time
                                              0.317462   data required time
---------------------------------------------------------------------------------------------
                                              0.317462   data required time
                                             -1.376736   data arrival time
---------------------------------------------------------------------------------------------
                                              1.059275   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000702    0.244097 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002660    0.035703    0.259506    0.503603 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.035703    0.000150    0.503752 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011461    0.104482    0.606343    1.110095 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.104482    0.000414    1.110509 ^ fanout55/A (sg13g2_buf_8)
     8    0.040576    0.052542    0.153972    1.264482 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.053062    0.003546    1.268028 ^ _195_/B (sg13g2_xor2_1)
     2    0.010415    0.077026    0.141343    1.409371 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.077031    0.000704    1.410075 v _196_/B (sg13g2_xor2_1)
     1    0.002102    0.040285    0.093096    1.503171 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.040285    0.000076    1.503247 v _295_/D (sg13g2_dfrbpq_2)
                                              1.503247   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000644    0.244039 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.494039   clock uncertainty
                                  0.000000    0.494039   clock reconvergence pessimism
                                 -0.052401    0.441638   library hold time
                                              0.441638   data required time
---------------------------------------------------------------------------------------------
                                              0.441638   data required time
                                             -1.503247   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061609   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002805    0.027314    0.003231    1.003231 v rst (in)
                                                         rst (net)
                      0.027314    0.000000    1.003231 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149918    1.153149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154540 v fanout78/A (sg13g2_buf_8)
     8    0.035248    0.045758    0.156608    1.311148 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045892    0.002907    1.314054 v _288_/A (sg13g2_inv_1)
     1    0.006812    0.056632    0.064970    1.379025 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.056640    0.000511    1.379536 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.379536   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000481    0.244236 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.494236   clock uncertainty
                                  0.000000    0.494236   clock reconvergence pessimism
                                 -0.177949    0.316287   library removal time
                                              0.316287   data required time
---------------------------------------------------------------------------------------------
                                              0.316287   data required time
                                             -1.379536   data arrival time
---------------------------------------------------------------------------------------------
                                              1.063249   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000702    0.244097 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002660    0.035703    0.259506    0.503603 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.035703    0.000150    0.503752 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011461    0.104482    0.606343    1.110095 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.104482    0.000414    1.110509 ^ fanout55/A (sg13g2_buf_8)
     8    0.040576    0.052542    0.153972    1.264482 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.052694    0.000974    1.265455 ^ _199_/B (sg13g2_xnor2_1)
     2    0.011635    0.128770    0.153059    1.418514 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.128814    0.000602    1.419116 v _200_/B (sg13g2_xor2_1)
     1    0.003505    0.045845    0.123521    1.542637 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.045845    0.000226    1.542863 v _296_/D (sg13g2_dfrbpq_1)
                                              1.542863   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000497    0.244253 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.494253   clock uncertainty
                                  0.000000    0.494253   clock reconvergence pessimism
                                 -0.054672    0.439580   library hold time
                                              0.439580   data required time
---------------------------------------------------------------------------------------------
                                              0.439580   data required time
                                             -1.542863   data arrival time
---------------------------------------------------------------------------------------------
                                              1.103283   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080320    0.319601    0.563868 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000823    0.564690 v fanout59/A (sg13g2_buf_8)
     8    0.043146    0.049619    0.147407    0.712097 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.050900    0.006058    0.718155 v _182_/B (sg13g2_nand2_1)
     1    0.004978    0.054309    0.068933    0.787087 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.054310    0.000312    0.787399 ^ _217_/A (sg13g2_nor3_1)
     1    0.004715    0.050418    0.071966    0.859366 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.050418    0.000345    0.859711 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003288    0.070559    0.123802    0.983513 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.070559    0.000216    0.983729 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003619    0.060225    0.583314    1.567044 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.060225    0.000140    1.567184 ^ _219_/A (sg13g2_inv_1)
     1    0.001858    0.027401    0.045790    1.612974 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.027401    0.000124    1.613098 v _301_/D (sg13g2_dfrbpq_1)
                                              1.613098   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000702    0.244097 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.494097   clock uncertainty
                                  0.000000    0.494097   clock reconvergence pessimism
                                 -0.047194    0.446902   library hold time
                                              0.446902   data required time
---------------------------------------------------------------------------------------------
                                              0.446902   data required time
                                             -1.613098   data arrival time
---------------------------------------------------------------------------------------------
                                              1.166196   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000644    0.244039 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012190    0.059581    0.296328    0.540367 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.059584    0.000888    0.541255 ^ fanout72/A (sg13g2_buf_8)
     7    0.032789    0.045801    0.124884    0.666140 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.046230    0.004054    0.670194 ^ _140_/B (sg13g2_nor2_2)
     5    0.018833    0.061974    0.076578    0.746772 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.062013    0.000982    0.747754 v _144_/A (sg13g2_nand2_1)
     2    0.008320    0.070580    0.082636    0.830390 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070585    0.000478    0.830868 ^ _212_/B (sg13g2_nor2_1)
     2    0.014433    0.090265    0.107966    0.938835 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.090313    0.001297    0.940132 v _213_/C (sg13g2_nand3_1)
     2    0.010458    0.085934    0.123540    1.063672 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.085945    0.000787    1.064458 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002174    0.047680    0.100198    1.164657 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.047680    0.000140    1.164797 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001796    0.053779    0.590062    1.754858 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.053779    0.000066    1.754925 v _300_/D (sg13g2_dfrbpq_1)
                                              1.754925   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000485    0.243880 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.493880   clock uncertainty
                                  0.000000    0.493880   clock reconvergence pessimism
                                 -0.057818    0.436061   library hold time
                                              0.436061   data required time
---------------------------------------------------------------------------------------------
                                              0.436061   data required time
                                             -1.754925   data arrival time
---------------------------------------------------------------------------------------------
                                              1.318864   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000485    0.243880 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011143    0.070085    0.291418    0.535297 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.070094    0.000805    0.536103 v output2/A (sg13g2_buf_1)
     1    0.006575    0.048896    0.126310    0.662413 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.048897    0.000273    0.662686 v sign (out)
                                              0.662686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.662686   data arrival time
---------------------------------------------------------------------------------------------
                                              1.412686   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000485    0.243880 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011291    0.085139    0.298512    0.542391 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.085142    0.000619    0.543010 ^ _127_/A (sg13g2_inv_1)
     1    0.010528    0.071720    0.094805    0.637815 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.071724    0.000571    0.638386 v output3/A (sg13g2_buf_1)
     1    0.011168    0.071094    0.145628    0.784014 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.071096    0.000462    0.784476 v signB (out)
                                              0.784476   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.784476   data arrival time
---------------------------------------------------------------------------------------------
                                              1.534476   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000481    0.244236 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004088    0.036806    0.263285    0.507521 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036806    0.000302    0.507823 v fanout68/A (sg13g2_buf_1)
     4    0.029758    0.161592    0.199800    0.707622 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.161647    0.000788    0.708410 v fanout67/A (sg13g2_buf_1)
     5    0.023246    0.130278    0.232426    0.940836 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.130299    0.001647    0.942483 v _201_/A (sg13g2_and2_1)
     1    0.003993    0.038066    0.149024    1.091507 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.038066    0.000158    1.091665 v _207_/B1 (sg13g2_a21oi_1)
     2    0.014442    0.155046    0.141247    1.232912 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.155053    0.000829    1.233741 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.005799    0.078359    0.142655    1.376396 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.078360    0.000441    1.376837 v _211_/A (sg13g2_xnor2_1)
     1    0.001812    0.044674    0.106511    1.483347 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.044674    0.000068    1.483415 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001455    0.052169    0.586492    2.069907 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.052169    0.000057    2.069964 v _299_/D (sg13g2_dfrbpq_2)
                                              2.069964   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.494266   clock uncertainty
                                  0.000000    0.494266   clock reconvergence pessimism
                                 -0.057297    0.436969   library hold time
                                              0.436969   data required time
---------------------------------------------------------------------------------------------
                                              0.436969   data required time
                                             -2.069964   data arrival time
---------------------------------------------------------------------------------------------
                                              1.632995   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080320    0.319601    0.563868 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080328    0.000852    0.564720 v fanout57/A (sg13g2_buf_8)
     8    0.033329    0.044114    0.143523    0.708243 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044145    0.001913    0.710156 v _180_/A (sg13g2_nand2_1)
     1    0.002920    0.037057    0.049839    0.759995 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037057    0.000196    0.760191 ^ output24/A (sg13g2_buf_1)
     1    0.011587    0.086077    0.131989    0.892180 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.086088    0.000989    0.893169 ^ sine_out[28] (out)
                                              0.893169   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.893169   data arrival time
---------------------------------------------------------------------------------------------
                                              1.643169   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080320    0.319601    0.563868 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080328    0.000852    0.564720 v fanout57/A (sg13g2_buf_8)
     8    0.033329    0.044114    0.143523    0.708243 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044141    0.001755    0.709998 v _170_/A (sg13g2_nand2_1)
     1    0.003028    0.037658    0.050358    0.760357 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.037658    0.000118    0.760475 ^ output20/A (sg13g2_buf_1)
     1    0.012070    0.089035    0.134476    0.894951 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.089043    0.000908    0.895859 ^ sine_out[24] (out)
                                              0.895859   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.895859   data arrival time
---------------------------------------------------------------------------------------------
                                              1.645859   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000879    0.571981 ^ fanout57/A (sg13g2_buf_8)
     8    0.034212    0.048023    0.146987    0.718968 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.048050    0.001746    0.720715 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004644    0.039123    0.056178    0.776893 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.039125    0.000278    0.777171 v output17/A (sg13g2_buf_1)
     1    0.008461    0.057445    0.118237    0.895408 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.057448    0.000517    0.895925 v sine_out[21] (out)
                                              0.895925   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.895925   data arrival time
---------------------------------------------------------------------------------------------
                                              1.645925   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000879    0.571981 ^ fanout57/A (sg13g2_buf_8)
     8    0.034212    0.048023    0.146987    0.718968 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.048046    0.001566    0.720534 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006262    0.046565    0.062772    0.783306 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.046569    0.000452    0.783758 v output13/A (sg13g2_buf_1)
     1    0.007647    0.053601    0.118871    0.902629 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.053601    0.000200    0.902829 v sine_out[18] (out)
                                              0.902829   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.902829   data arrival time
---------------------------------------------------------------------------------------------
                                              1.652829   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000879    0.571981 ^ fanout57/A (sg13g2_buf_8)
     8    0.034212    0.048023    0.146987    0.718968 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.048050    0.001768    0.720737 ^ _167_/A (sg13g2_nor2_1)
     1    0.006581    0.052428    0.070536    0.791272 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.052430    0.000388    0.791661 v output19/A (sg13g2_buf_1)
     1    0.008811    0.059351    0.126330    0.917990 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.059355    0.000539    0.918529 v sine_out[23] (out)
                                              0.918529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.918529   data arrival time
---------------------------------------------------------------------------------------------
                                              1.668529   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080320    0.319601    0.563868 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080328    0.000852    0.564720 v fanout57/A (sg13g2_buf_8)
     8    0.033329    0.044114    0.143523    0.708243 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044142    0.001792    0.710035 v _175_/A (sg13g2_nand2_1)
     1    0.006622    0.057903    0.066970    0.777005 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.057912    0.000568    0.777572 ^ output22/A (sg13g2_buf_1)
     1    0.012143    0.089774    0.145529    0.923101 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.089780    0.000851    0.923952 ^ sine_out[26] (out)
                                              0.923952   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.923952   data arrival time
---------------------------------------------------------------------------------------------
                                              1.673952   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080320    0.319601    0.563868 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080328    0.000852    0.564720 v fanout57/A (sg13g2_buf_8)
     8    0.033329    0.044114    0.143523    0.708243 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044141    0.001777    0.710020 v _176_/B1 (sg13g2_o21ai_1)
     1    0.007702    0.074386    0.082576    0.792596 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.074396    0.000678    0.793274 ^ output23/A (sg13g2_buf_1)
     1    0.011721    0.087476    0.152197    0.945471 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.087490    0.001115    0.946586 ^ sine_out[27] (out)
                                              0.946586   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.946586   data arrival time
---------------------------------------------------------------------------------------------
                                              1.696586   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080320    0.319601    0.563868 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080328    0.000852    0.564720 v fanout57/A (sg13g2_buf_8)
     8    0.033329    0.044114    0.143523    0.708243 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044141    0.001747    0.709990 v _172_/A (sg13g2_nand2_1)
     1    0.010185    0.078849    0.083244    0.793234 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.078878    0.001203    0.794437 ^ output21/A (sg13g2_buf_1)
     1    0.011267    0.084620    0.152496    0.946933 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.084633    0.001088    0.948020 ^ sine_out[25] (out)
                                              0.948020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.948020   data arrival time
---------------------------------------------------------------------------------------------
                                              1.698020   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080320    0.319601    0.563868 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080329    0.000873    0.564741 v fanout58/A (sg13g2_buf_2)
     8    0.031415    0.097801    0.187714    0.752455 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.097882    0.002529    0.754985 v _148_/B1 (sg13g2_a21oi_1)
     1    0.002559    0.059709    0.082253    0.837237 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.059709    0.000099    0.837336 ^ output11/A (sg13g2_buf_1)
     1    0.007645    0.062657    0.126283    0.963619 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.062657    0.000200    0.963819 ^ sine_out[16] (out)
                                              0.963819   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.963819   data arrival time
---------------------------------------------------------------------------------------------
                                              1.713819   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095955    0.000900    0.572003 ^ fanout58/A (sg13g2_buf_2)
     8    0.032149    0.115856    0.201062    0.773064 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.115921    0.002523    0.775587 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.002671    0.044034    0.071903    0.847490 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.044034    0.000104    0.847594 v output16/A (sg13g2_buf_1)
     1    0.007677    0.053701    0.117717    0.965311 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.053701    0.000201    0.965512 v sine_out[20] (out)
                                              0.965512   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.965512   data arrival time
---------------------------------------------------------------------------------------------
                                              1.715512   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095955    0.000900    0.572003 ^ fanout58/A (sg13g2_buf_2)
     8    0.032149    0.115856    0.201062    0.773064 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.115921    0.002532    0.775596 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.004999    0.053390    0.083473    0.859070 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.053390    0.000314    0.859383 v output18/A (sg13g2_buf_1)
     1    0.008209    0.056452    0.124417    0.983800 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.056455    0.000495    0.984295 v sine_out[22] (out)
                                              0.984295   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.984295   data arrival time
---------------------------------------------------------------------------------------------
                                              1.734295   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095955    0.000900    0.572003 ^ fanout58/A (sg13g2_buf_2)
     8    0.032149    0.115856    0.201062    0.773064 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.115929    0.002659    0.775724 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003916    0.054768    0.086692    0.862416 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.054769    0.000273    0.862689 v output12/A (sg13g2_buf_1)
     1    0.007645    0.053727    0.122981    0.985669 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.053727    0.000200    0.985869 v sine_out[17] (out)
                                              0.985869   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.985869   data arrival time
---------------------------------------------------------------------------------------------
                                              1.735869   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095955    0.000900    0.572003 ^ fanout58/A (sg13g2_buf_2)
     8    0.032149    0.115856    0.201062    0.773064 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.115940    0.002836    0.775901 ^ _160_/A (sg13g2_nor2_1)
     1    0.005119    0.045577    0.094209    0.870109 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.045580    0.000343    0.870453 v output14/A (sg13g2_buf_1)
     1    0.007632    0.053509    0.118310    0.988763 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.053509    0.000199    0.988962 v sine_out[19] (out)
                                              0.988962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.988962   data arrival time
---------------------------------------------------------------------------------------------
                                              1.738962   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000644    0.244039 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012190    0.059581    0.296328    0.540367 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.059584    0.000888    0.541255 ^ fanout72/A (sg13g2_buf_8)
     7    0.032789    0.045801    0.124884    0.666140 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.046082    0.003283    0.669423 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.011188    0.134444    0.154895    0.824318 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.134455    0.001014    0.825332 v output28/A (sg13g2_buf_1)
     1    0.014142    0.086998    0.185052    1.010384 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.087001    0.000579    1.010963 v sine_out[31] (out)
                                              1.010963   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.010963   data arrival time
---------------------------------------------------------------------------------------------
                                              1.760963   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000849    0.571951 ^ fanout59/A (sg13g2_buf_8)
     8    0.043749    0.054343    0.151115    0.723066 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055244    0.005152    0.728218 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.008194    0.102197    0.116395    0.844613 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.102207    0.000825    0.845438 v output15/A (sg13g2_buf_1)
     1    0.014232    0.086799    0.172349    1.017786 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.086814    0.001121    1.018907 v sine_out[1] (out)
                                              1.018907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.018907   data arrival time
---------------------------------------------------------------------------------------------
                                              1.768907   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095955    0.000900    0.572003 ^ fanout58/A (sg13g2_buf_2)
     8    0.032149    0.115856    0.201062    0.773064 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.115876    0.001533    0.774598 ^ _281_/A (sg13g2_nor2_1)
     1    0.012595    0.084601    0.129115    0.903713 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.084614    0.001032    0.904746 v output35/A (sg13g2_buf_1)
     1    0.009411    0.062691    0.145112    1.049858 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.062691    0.000238    1.050096 v sine_out[8] (out)
                                              1.050096   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.050096   data arrival time
---------------------------------------------------------------------------------------------
                                              1.800096   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000849    0.571951 ^ fanout59/A (sg13g2_buf_8)
     8    0.043749    0.054343    0.151115    0.723066 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055527    0.006078    0.729144 ^ _130_/B (sg13g2_nor2_1)
     2    0.010076    0.066029    0.082138    0.811283 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.066057    0.000556    0.811839 v _284_/A (sg13g2_and2_1)
     1    0.005259    0.043280    0.125284    0.937123 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.043282    0.000315    0.937437 v output7/A (sg13g2_buf_1)
     1    0.008038    0.055414    0.118812    1.056249 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.055414    0.000167    1.056416 v sine_out[12] (out)
                                              1.056416   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.056416   data arrival time
---------------------------------------------------------------------------------------------
                                              1.806416   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000644    0.244039 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012190    0.059581    0.296328    0.540367 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.059584    0.000888    0.541255 ^ fanout72/A (sg13g2_buf_8)
     7    0.032789    0.045801    0.124884    0.666140 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.046230    0.004054    0.670194 ^ _140_/B (sg13g2_nor2_2)
     5    0.018833    0.061974    0.076578    0.746772 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.062013    0.000982    0.747754 v _144_/A (sg13g2_nand2_1)
     2    0.008320    0.070580    0.082636    0.830390 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070585    0.000492    0.830882 ^ _145_/B (sg13g2_nand2_1)
     1    0.005621    0.073286    0.106100    0.936981 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.073286    0.000355    0.937336 v output9/A (sg13g2_buf_1)
     1    0.007647    0.054048    0.132292    1.069628 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.054048    0.000200    1.069828 v sine_out[14] (out)
                                              1.069828   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.069828   data arrival time
---------------------------------------------------------------------------------------------
                                              1.819828   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000849    0.571951 ^ fanout59/A (sg13g2_buf_8)
     8    0.043749    0.054343    0.151115    0.723066 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055527    0.006078    0.729144 ^ _130_/B (sg13g2_nor2_1)
     2    0.010076    0.066029    0.082138    0.811283 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.066060    0.000638    0.811920 v _136_/B (sg13g2_nand2b_2)
     4    0.014504    0.064296    0.076861    0.888781 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.064304    0.000579    0.889360 ^ _278_/A (sg13g2_nor2_1)
     1    0.002787    0.038758    0.062624    0.951985 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.038758    0.000192    0.952177 v output33/A (sg13g2_buf_1)
     1    0.009158    0.060836    0.120831    1.073007 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.060841    0.000589    1.073596 v sine_out[6] (out)
                                              1.073596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.073596   data arrival time
---------------------------------------------------------------------------------------------
                                              1.823596   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000849    0.571951 ^ fanout59/A (sg13g2_buf_8)
     8    0.043749    0.054343    0.151115    0.723066 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055199    0.004995    0.728061 ^ _143_/A (sg13g2_nor2_1)
     2    0.006526    0.053358    0.073827    0.801888 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.053358    0.000195    0.802083 v _147_/A (sg13g2_nand2_1)
     2    0.008294    0.069115    0.078702    0.880785 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.069123    0.000578    0.881363 ^ _275_/B (sg13g2_nor2_1)
     1    0.006356    0.050488    0.072501    0.953864 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.050494    0.000554    0.954418 v output30/A (sg13g2_buf_1)
     1    0.011224    0.071165    0.134930    1.089348 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.071173    0.000792    1.090140 v sine_out[3] (out)
                                              1.090140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.090140   data arrival time
---------------------------------------------------------------------------------------------
                                              1.840140   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000849    0.571951 ^ fanout59/A (sg13g2_buf_8)
     8    0.043749    0.054343    0.151115    0.723066 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055527    0.006078    0.729144 ^ _130_/B (sg13g2_nor2_1)
     2    0.010076    0.066029    0.082138    0.811283 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.066060    0.000638    0.811920 v _136_/B (sg13g2_nand2b_2)
     4    0.014504    0.064296    0.076861    0.888781 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.064299    0.000368    0.889149 ^ _277_/A (sg13g2_nor2_1)
     1    0.004558    0.046340    0.070017    0.959166 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.046340    0.000310    0.959476 v output32/A (sg13g2_buf_1)
     1    0.011364    0.071798    0.133402    1.092878 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.071806    0.000799    1.093677 v sine_out[5] (out)
                                              1.093677   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.093677   data arrival time
---------------------------------------------------------------------------------------------
                                              1.843677   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000849    0.571951 ^ fanout59/A (sg13g2_buf_8)
     8    0.043749    0.054343    0.151115    0.723066 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055527    0.006078    0.729144 ^ _130_/B (sg13g2_nor2_1)
     2    0.010076    0.066029    0.082138    0.811283 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.066060    0.000638    0.811920 v _136_/B (sg13g2_nand2b_2)
     4    0.014504    0.064296    0.076861    0.888781 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.064299    0.000367    0.889148 ^ _279_/A (sg13g2_nor2_1)
     1    0.005228    0.049211    0.072833    0.961981 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.049212    0.000308    0.962289 v output34/A (sg13g2_buf_1)
     1    0.011061    0.070393    0.133488    1.095777 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.070410    0.001072    1.096850 v sine_out[7] (out)
                                              1.096850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.096850   data arrival time
---------------------------------------------------------------------------------------------
                                              1.846850   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037811    0.000398    0.137366 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036824    0.106029    0.243395 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036824    0.000644    0.244039 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012190    0.059581    0.296328    0.540367 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.059584    0.000888    0.541255 ^ fanout72/A (sg13g2_buf_8)
     7    0.032789    0.045801    0.124884    0.666140 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.046230    0.004054    0.670194 ^ _140_/B (sg13g2_nor2_2)
     5    0.018833    0.061974    0.076578    0.746772 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.062013    0.000982    0.747754 v _144_/A (sg13g2_nand2_1)
     2    0.008320    0.070580    0.082636    0.830390 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070585    0.000478    0.830868 ^ _212_/B (sg13g2_nor2_1)
     2    0.014433    0.090265    0.107966    0.938835 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.090319    0.001432    0.940267 v output26/A (sg13g2_buf_1)
     1    0.012149    0.076223    0.158789    1.099055 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.076230    0.000776    1.099832 v sine_out[2] (out)
                                              1.099832   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.099832   data arrival time
---------------------------------------------------------------------------------------------
                                              1.849832   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000849    0.571951 ^ fanout59/A (sg13g2_buf_8)
     8    0.043749    0.054343    0.151115    0.723066 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055527    0.006078    0.729144 ^ _130_/B (sg13g2_nor2_1)
     2    0.010076    0.066029    0.082138    0.811283 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.066060    0.000638    0.811920 v _136_/B (sg13g2_nand2b_2)
     4    0.014504    0.064296    0.076861    0.888781 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.064306    0.000633    0.889414 ^ _276_/A (sg13g2_nor2_1)
     1    0.006600    0.055185    0.078534    0.967948 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.055189    0.000460    0.968409 v output31/A (sg13g2_buf_1)
     1    0.011552    0.072847    0.138594    1.107003 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.072856    0.000822    1.107825 v sine_out[4] (out)
                                              1.107825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.107825   data arrival time
---------------------------------------------------------------------------------------------
                                              1.857825   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000849    0.571951 ^ fanout59/A (sg13g2_buf_8)
     8    0.043749    0.054343    0.151115    0.723066 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055595    0.006285    0.729351 ^ _255_/A (sg13g2_nor4_1)
     1    0.003447    0.054060    0.072467    0.801818 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.054061    0.000253    0.802071 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006932    0.124911    0.128784    0.930855 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.124911    0.000459    0.931314 ^ output4/A (sg13g2_buf_1)
     1    0.012633    0.093904    0.179141    1.110454 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.093905    0.000498    1.110952 ^ sine_out[0] (out)
                                              1.110952   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.110952   data arrival time
---------------------------------------------------------------------------------------------
                                              1.860952   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000849    0.571951 ^ fanout59/A (sg13g2_buf_8)
     8    0.043749    0.054343    0.151115    0.723066 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055199    0.004995    0.728061 ^ _143_/A (sg13g2_nor2_1)
     2    0.006526    0.053358    0.073827    0.801888 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.053358    0.000195    0.802083 v _147_/A (sg13g2_nand2_1)
     2    0.008294    0.069115    0.078702    0.880785 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.069122    0.000556    0.881340 ^ _149_/B (sg13g2_nand2_1)
     1    0.005031    0.068100    0.101309    0.982649 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.068100    0.000312    0.982962 v output10/A (sg13g2_buf_1)
     1    0.007645    0.053951    0.129677    1.112639 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.053951    0.000200    1.112839 v sine_out[15] (out)
                                              1.112839   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.112839   data arrival time
---------------------------------------------------------------------------------------------
                                              1.862838   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000849    0.571951 ^ fanout59/A (sg13g2_buf_8)
     8    0.043749    0.054343    0.151115    0.723066 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055522    0.006061    0.729127 ^ _131_/B (sg13g2_or2_1)
     6    0.021650    0.147467    0.191589    0.920716 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.147537    0.001673    0.922389 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.002801    0.050507    0.080623    1.003012 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.050507    0.000212    1.003224 v output5/A (sg13g2_buf_1)
     1    0.008007    0.055386    0.122307    1.125531 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.055386    0.000187    1.125718 v sine_out[10] (out)
                                              1.125718   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.125718   data arrival time
---------------------------------------------------------------------------------------------
                                              1.875718   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000849    0.571951 ^ fanout59/A (sg13g2_buf_8)
     8    0.043749    0.054343    0.151115    0.723066 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055522    0.006061    0.729127 ^ _131_/B (sg13g2_or2_1)
     6    0.021650    0.147467    0.191589    0.920716 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.147545    0.001881    0.922597 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003450    0.053128    0.084166    1.006763 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.053128    0.000220    1.006983 v output6/A (sg13g2_buf_1)
     1    0.007988    0.055385    0.123384    1.130367 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.055388    0.000485    1.130853 v sine_out[11] (out)
                                              1.130853   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.130853   data arrival time
---------------------------------------------------------------------------------------------
                                              1.880853   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000849    0.571951 ^ fanout59/A (sg13g2_buf_8)
     8    0.043749    0.054343    0.151115    0.723066 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055522    0.006061    0.729127 ^ _131_/B (sg13g2_or2_1)
     6    0.021650    0.147467    0.191589    0.920716 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.147478    0.001382    0.922099 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003800    0.054524    0.086054    1.008153 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.054525    0.000231    1.008384 v output36/A (sg13g2_buf_1)
     1    0.008562    0.058176    0.126392    1.134777 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.058179    0.000524    1.135301 v sine_out[9] (out)
                                              1.135301   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.135301   data arrival time
---------------------------------------------------------------------------------------------
                                              1.885300   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095948    0.326836    0.571102 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095954    0.000849    0.571951 ^ fanout59/A (sg13g2_buf_8)
     8    0.043749    0.054343    0.151115    0.723066 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055522    0.006061    0.729127 ^ _131_/B (sg13g2_or2_1)
     6    0.021650    0.147467    0.191589    0.920716 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.147539    0.001726    0.922442 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.006225    0.064635    0.099251    1.021693 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.064636    0.000358    1.022051 v output8/A (sg13g2_buf_1)
     1    0.007645    0.053893    0.127937    1.149988 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.053893    0.000200    1.150188 v sine_out[13] (out)
                                              1.150188   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.150188   data arrival time
---------------------------------------------------------------------------------------------
                                              1.900188   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080320    0.319601    0.563868 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080329    0.000873    0.564741 v fanout58/A (sg13g2_buf_2)
     8    0.031415    0.097801    0.187714    0.752455 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.097847    0.001964    0.754419 v _181_/B (sg13g2_and2_1)
     4    0.014863    0.089723    0.189729    0.944148 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.089733    0.000948    0.945097 v _184_/B1 (sg13g2_a21oi_1)
     1    0.005007    0.077798    0.096870    1.041966 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.077798    0.000203    1.042169 ^ output25/A (sg13g2_buf_1)
     1    0.012265    0.090801    0.156559    1.198728 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.090808    0.000880    1.199609 ^ sine_out[29] (out)
                                              1.199609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.199609   data arrival time
---------------------------------------------------------------------------------------------
                                              1.949609   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080320    0.319601    0.563868 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080329    0.000873    0.564741 v fanout58/A (sg13g2_buf_2)
     8    0.031415    0.097801    0.187714    0.752455 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.097847    0.001964    0.754419 v _181_/B (sg13g2_and2_1)
     4    0.014863    0.089723    0.189729    0.944148 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.089733    0.000970    0.945118 v _186_/B1 (sg13g2_a21oi_1)
     1    0.010724    0.126627    0.137876    1.082994 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.126634    0.000769    1.083763 ^ output27/A (sg13g2_buf_1)
     1    0.010968    0.083916    0.171899    1.255662 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.083930    0.001087    1.256749 ^ sine_out[30] (out)
                                              1.256749   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.256749   data arrival time
---------------------------------------------------------------------------------------------
                                              2.006749   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017014    0.051789    0.022538    0.022538 ^ clk (in)
                                                         clk (net)
                      0.051797    0.000000    0.022538 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021145    0.037811    0.114430    0.136968 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037812    0.000901    0.137869 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020132    0.036652    0.105886    0.243755 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036652    0.000511    0.244266 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080320    0.319601    0.563868 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080329    0.000873    0.564741 v fanout58/A (sg13g2_buf_2)
     8    0.031415    0.097801    0.187714    0.752455 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.097847    0.001964    0.754419 v _181_/B (sg13g2_and2_1)
     4    0.014863    0.089723    0.189729    0.944148 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.089733    0.000968    0.945117 v _189_/B1 (sg13g2_o21ai_1)
     1    0.013033    0.117101    0.133410    1.078527 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.117119    0.001199    1.079726 ^ output29/A (sg13g2_buf_1)
     1    0.014398    0.104415    0.183918    1.263644 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.104425    0.001115    1.264758 ^ sine_out[32] (out)
                                              1.264758   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.264758   data arrival time
---------------------------------------------------------------------------------------------
                                              2.014758   slack (MET)



