#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 25 21:59:05 2023
# Process ID: 73421
# Current directory: /home/patrick/Verilog/LabFPartC/LabFPartC.runs/synth_1
# Command line: vivado -log counterPeripheralController.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counterPeripheralController.tcl
# Log file: /home/patrick/Verilog/LabFPartC/LabFPartC.runs/synth_1/counterPeripheralController.vds
# Journal file: /home/patrick/Verilog/LabFPartC/LabFPartC.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source counterPeripheralController.tcl -notrace
Command: synth_design -top counterPeripheralController -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 73441 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1366.875 ; gain = 0.000 ; free physical = 5357 ; free virtual = 12516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counterPeripheralController' [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/clockSegController.v:1]
INFO: [Synth 8-6157] synthesizing module 'clockDivider' [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/clockDivider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clockDivider' (1#1) [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/clockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'board_lfsr' [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/board_lfsr.v:2]
	Parameter lfsr_seed bound to: 15'b111110010001000 
WARNING: [Synth 8-6090] variable 'cycle_ctr' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/board_lfsr.v:29]
WARNING: [Synth 8-6014] Unused sequential element lfsr_tap_reg was removed.  [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/board_lfsr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'board_lfsr' (2#1) [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/board_lfsr.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/clockSegController.v:14]
INFO: [Synth 8-6157] synthesizing module 'tracker' [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/tracker.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tracker' (3#1) [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/tracker.v:1]
WARNING: [Synth 8-350] instance 'tracker_unit' of module 'tracker' requires 6 connections, but only 1 given [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/clockSegController.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counterPeripheralController' (4#1) [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/clockSegController.v:1]
WARNING: [Synth 8-3917] design counterPeripheralController has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design counterPeripheralController has unconnected port button_input[4]
WARNING: [Synth 8-3331] design counterPeripheralController has unconnected port button_input[3]
WARNING: [Synth 8-3331] design counterPeripheralController has unconnected port button_input[2]
WARNING: [Synth 8-3331] design counterPeripheralController has unconnected port button_input[1]
WARNING: [Synth 8-3331] design counterPeripheralController has unconnected port button_input[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1381.398 ; gain = 14.523 ; free physical = 5367 ; free virtual = 12526
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin tracker_unit:clk to constant 0 [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/clockSegController.v:14]
WARNING: [Synth 8-3295] tying undriven pin tracker_unit:reset to constant 0 [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/clockSegController.v:14]
WARNING: [Synth 8-3295] tying undriven pin tracker_unit:loop to constant 0 [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sources/clockSegController.v:14]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1381.398 ; gain = 14.523 ; free physical = 5368 ; free virtual = 12527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1381.398 ; gain = 14.523 ; free physical = 5368 ; free virtual = 12527
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/constrs_1/contraints.xdc]
Finished Parsing XDC File [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/constrs_1/contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/constrs_1/contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counterPeripheralController_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counterPeripheralController_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1722.828 ; gain = 0.000 ; free physical = 5123 ; free virtual = 12282
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1722.828 ; gain = 0.000 ; free physical = 5123 ; free virtual = 12282
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1722.828 ; gain = 0.000 ; free physical = 5123 ; free virtual = 12282
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1722.828 ; gain = 0.000 ; free physical = 5123 ; free virtual = 12282
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5196 ; free virtual = 12355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5196 ; free virtual = 12355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5198 ; free virtual = 12357
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "max_tick" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5190 ; free virtual = 12350
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module board_lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tracker 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design counterPeripheralController has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design counterPeripheralController has unconnected port button_input[4]
WARNING: [Synth 8-3331] design counterPeripheralController has unconnected port button_input[3]
WARNING: [Synth 8-3331] design counterPeripheralController has unconnected port button_input[2]
WARNING: [Synth 8-3331] design counterPeripheralController has unconnected port button_input[1]
WARNING: [Synth 8-3331] design counterPeripheralController has unconnected port button_input[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5178 ; free virtual = 12339
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5059 ; free virtual = 12220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5054 ; free virtual = 12215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5055 ; free virtual = 12216
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5055 ; free virtual = 12216
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5055 ; free virtual = 12216
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5055 ; free virtual = 12216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5055 ; free virtual = 12216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5055 ; free virtual = 12216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5055 ; free virtual = 12216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT3   |     1|
|6     |LUT4   |     1|
|7     |LUT6   |     4|
|8     |FDCE   |     8|
|9     |FDPE   |     7|
|10    |FDRE   |    48|
|11    |IBUF   |     2|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |   108|
|2     |  clock_unit |clockDivider |    58|
|3     |  lfsr_unit  |board_lfsr   |    31|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5055 ; free virtual = 12216
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1722.828 ; gain = 14.523 ; free physical = 5108 ; free virtual = 12269
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5108 ; free virtual = 12269
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1722.828 ; gain = 0.000 ; free physical = 5057 ; free virtual = 12218
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1722.828 ; gain = 355.953 ; free physical = 5110 ; free virtual = 12271
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1722.828 ; gain = 0.000 ; free physical = 5110 ; free virtual = 12271
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/patrick/Verilog/LabFPartC/LabFPartC.runs/synth_1/counterPeripheralController.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counterPeripheralController_utilization_synth.rpt -pb counterPeripheralController_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 25 21:59:22 2023...
