Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Jun 28 18:13:44 2017
| Host         : HyperSilicon running 64-bit CentOS release 6.4 (Final)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file b2000t_c2c_bram_wrapper_timing_summary_routed.rpt -rpx b2000t_c2c_bram_wrapper_timing_summary_routed.rpx
| Design       : b2000t_c2c_bram_wrapper
| Device       : 7v2000t-flg1925
| Speed File   : -1  PRODUCTION 1.10 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.285       -2.009                      2                41861       -1.163       -2.324                      2                41693        0.267        0.000                       0                 19928  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                 ------------         ----------      --------------
CLK_IN1_D_clk_p                                                                                                                                                                                                                       {0.000 5.000}        10.000          100.000         
  clk_out1_b2000t_c2c_bram_clk_wiz_0                                                                                                                                                                                                  {0.000 3.333}        6.667           150.000         
  clkfbout_b2000t_c2c_bram_clk_wiz_0                                                                                                                                                                                                  {0.000 10.000}       20.000          50.000          
GT_DIFF_REFCLK1_clk_p                                                                                                                                                                                                                 {0.000 4.000}        8.000           125.000         
INIT_DIFF_CLK_clk_p                                                                                                                                                                                                                   {0.000 5.000}        10.000          100.000         
b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {0.000 2.560}        5.120           195.313         
b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK  {0.000 2.560}        5.120           195.313         
  clkfbout                                                                                                                                                                                                                            {0.000 2.560}        5.120           195.313         
  sync_clk_i                                                                                                                                                                                                                          {0.000 2.560}        5.120           195.313         
  user_clk_i                                                                                                                                                                                                                          {0.000 5.120}        10.240          97.656          
b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK                                           {0.000 2.560}        5.120           195.313         
b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXOUTCLK                                           {0.000 2.560}        5.120           195.313         
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                               {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN1_D_clk_p                                                                                                                                                                                                                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_b2000t_c2c_bram_clk_wiz_0                                                                                                                                                                                                        0.595        0.000                      0                27791       -1.163       -2.324                      2                27791        0.267        0.000                       0                 14150  
  clkfbout_b2000t_c2c_bram_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                   18.400        0.000                       0                     3  
GT_DIFF_REFCLK1_clk_p                                                                                                                                                                                                                       6.588        0.000                      0                   24        0.172        0.000                      0                   24        3.220        0.000                       0                    34  
INIT_DIFF_CLK_clk_p                                                                                                                                                                                                                         6.063        0.000                      0                 1040        0.106        0.000                      0                 1040        4.220        0.000                       0                   594  
b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK        1.956        0.000                      0                 1177        0.065        0.000                      0                 1177        1.120        0.000                       0                   607  
b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK                                                                                                                                                    1.060        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                                                                              3.871        0.000                       0                     2  
  sync_clk_i                                                                                                                                                                                                                                1.955        0.000                      0                  128        0.108        0.000                      0                  128        1.120        0.000                       0                    70  
  user_clk_i                                                                                                                                                                                                                                5.766        0.000                      0                 6608        0.063        0.000                      0                 6608        2.240        0.000                       0                  3462  
b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK                                                 2.295        0.000                      0                 1177        0.095        0.000                      0                 1177        1.120        0.000                       0                   607  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                    29.300        0.000                      0                  707        0.064        0.000                      0                  707       15.590        0.000                       0                   395  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
user_clk_i                          clk_out1_b2000t_c2c_bram_clk_wiz_0        5.533        0.000                      0                   84                                                                        
clk_out1_b2000t_c2c_bram_clk_wiz_0  INIT_DIFF_CLK_clk_p                      -1.285       -2.009                      2                    2        1.172        0.000                      0                    2  
clk_out1_b2000t_c2c_bram_clk_wiz_0  user_clk_i                                9.001        0.000                      0                   84                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        INIT_DIFF_CLK_clk_p                                                      INIT_DIFF_CLK_clk_p                                                            6.073        0.000                      0                   97        0.291        0.000                      0                   97  
**async_default**                                                        clk_out1_b2000t_c2c_bram_clk_wiz_0                                       clk_out1_b2000t_c2c_bram_clk_wiz_0                                             1.935        0.000                      0                 2436        0.195        0.000                      0                 2436  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.499        0.000                      0                  100        0.262        0.000                      0                  100  
**async_default**                                                        user_clk_i                                                               user_clk_i                                                                     7.294        0.000                      0                  406        0.138        0.000                      0                  406  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN1_D_clk_p
  To Clock:  CLK_IN1_D_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN1_D_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN1_D_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y10  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y10  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y10  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y10  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y10  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y10  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0
  To Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -1.163ns,  Total Violation       -2.324ns
PW    :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 0.825ns (14.413%)  route 4.899ns (85.587%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.147ns = ( 6.814 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.411    -0.303    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X489Y134       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y134       FDRE (Prop_fdre_C_Q)         0.246    -0.057 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.610     0.554    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg
    SLICE_X489Y133       LUT3 (Prop_lut3_I1_O)        0.155     0.709 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_axi_rready_INST_0_i_2/O
                         net (fo=1, routed)           0.404     1.112    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg
    SLICE_X489Y130       LUT5 (Prop_lut5_I4_O)        0.053     1.165 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0_i_1/O
                         net (fo=6, routed)           0.364     1.530    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/wr_rst_busy_i2_out
    SLICE_X490Y129       LUT3 (Prop_lut3_I2_O)        0.053     1.583 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0/O
                         net (fo=15, routed)          0.840     2.423    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/s_axi_rready[2]
    SLICE_X490Y113       LUT6 (Prop_lut6_I1_O)        0.053     2.476 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_master_slots[3].r_issuing_cnt[25]_i_3/O
                         net (fo=2, routed)           0.440     2.916    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_20_out[3]
    SLICE_X490Y116       LUT6 (Prop_lut6_I2_O)        0.053     2.969 f  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[2]_i_12__0/O
                         net (fo=3, routed)           0.729     3.698    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/mi_armaxissuing[3]
    SLICE_X481Y117       LUT6 (Prop_lut6_I0_O)        0.053     3.751 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8/O
                         net (fo=1, routed)           0.457     4.208    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8_n_0
    SLICE_X485Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.261 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_3__0/O
                         net (fo=3, routed)           0.259     4.520    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[9]_2
    SLICE_X486Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.573 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0/O
                         net (fo=1, routed)           0.313     4.885    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0_n_0
    SLICE_X490Y117       LUT5 (Prop_lut5_I4_O)        0.053     4.938 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=15, routed)          0.483     5.421    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X489Y116       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.219     6.814    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLR Crossing[3->0]   
    SLICE_X489Y116       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism             -0.474     6.340    
                         clock uncertainty           -0.080     6.260    
    SLICE_X489Y116       FDRE (Setup_fdre_C_CE)      -0.244     6.016    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                          6.016    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.825ns (14.495%)  route 4.866ns (85.505%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.148ns = ( 6.815 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.411    -0.303    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X489Y134       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y134       FDRE (Prop_fdre_C_Q)         0.246    -0.057 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.610     0.554    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg
    SLICE_X489Y133       LUT3 (Prop_lut3_I1_O)        0.155     0.709 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_axi_rready_INST_0_i_2/O
                         net (fo=1, routed)           0.404     1.112    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg
    SLICE_X489Y130       LUT5 (Prop_lut5_I4_O)        0.053     1.165 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0_i_1/O
                         net (fo=6, routed)           0.364     1.530    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/wr_rst_busy_i2_out
    SLICE_X490Y129       LUT3 (Prop_lut3_I2_O)        0.053     1.583 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0/O
                         net (fo=15, routed)          0.840     2.423    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/s_axi_rready[2]
    SLICE_X490Y113       LUT6 (Prop_lut6_I1_O)        0.053     2.476 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_master_slots[3].r_issuing_cnt[25]_i_3/O
                         net (fo=2, routed)           0.440     2.916    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_20_out[3]
    SLICE_X490Y116       LUT6 (Prop_lut6_I2_O)        0.053     2.969 f  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[2]_i_12__0/O
                         net (fo=3, routed)           0.729     3.698    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/mi_armaxissuing[3]
    SLICE_X481Y117       LUT6 (Prop_lut6_I0_O)        0.053     3.751 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8/O
                         net (fo=1, routed)           0.457     4.208    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8_n_0
    SLICE_X485Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.261 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_3__0/O
                         net (fo=3, routed)           0.259     4.520    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[9]_2
    SLICE_X486Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.573 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0/O
                         net (fo=1, routed)           0.313     4.885    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0_n_0
    SLICE_X490Y117       LUT5 (Prop_lut5_I4_O)        0.053     4.938 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=15, routed)          0.450     5.389    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X491Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.220     6.815    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLR Crossing[3->0]   
    SLICE_X491Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]/C
                         clock pessimism             -0.474     6.341    
                         clock uncertainty           -0.080     6.261    
    SLICE_X491Y117       FDRE (Setup_fdre_C_CE)      -0.244     6.017    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]
  -------------------------------------------------------------------
                         required time                          6.017    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.825ns (14.495%)  route 4.866ns (85.505%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.148ns = ( 6.815 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.411    -0.303    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X489Y134       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y134       FDRE (Prop_fdre_C_Q)         0.246    -0.057 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.610     0.554    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg
    SLICE_X489Y133       LUT3 (Prop_lut3_I1_O)        0.155     0.709 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_axi_rready_INST_0_i_2/O
                         net (fo=1, routed)           0.404     1.112    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg
    SLICE_X489Y130       LUT5 (Prop_lut5_I4_O)        0.053     1.165 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0_i_1/O
                         net (fo=6, routed)           0.364     1.530    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/wr_rst_busy_i2_out
    SLICE_X490Y129       LUT3 (Prop_lut3_I2_O)        0.053     1.583 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0/O
                         net (fo=15, routed)          0.840     2.423    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/s_axi_rready[2]
    SLICE_X490Y113       LUT6 (Prop_lut6_I1_O)        0.053     2.476 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_master_slots[3].r_issuing_cnt[25]_i_3/O
                         net (fo=2, routed)           0.440     2.916    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_20_out[3]
    SLICE_X490Y116       LUT6 (Prop_lut6_I2_O)        0.053     2.969 f  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[2]_i_12__0/O
                         net (fo=3, routed)           0.729     3.698    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/mi_armaxissuing[3]
    SLICE_X481Y117       LUT6 (Prop_lut6_I0_O)        0.053     3.751 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8/O
                         net (fo=1, routed)           0.457     4.208    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8_n_0
    SLICE_X485Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.261 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_3__0/O
                         net (fo=3, routed)           0.259     4.520    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[9]_2
    SLICE_X486Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.573 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0/O
                         net (fo=1, routed)           0.313     4.885    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0_n_0
    SLICE_X490Y117       LUT5 (Prop_lut5_I4_O)        0.053     4.938 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=15, routed)          0.450     5.389    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X491Y117       FDSE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.220     6.815    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLR Crossing[3->0]   
    SLICE_X491Y117       FDSE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[2]/C
                         clock pessimism             -0.474     6.341    
                         clock uncertainty           -0.080     6.261    
    SLICE_X491Y117       FDSE (Setup_fdse_C_CE)      -0.244     6.017    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[2]
  -------------------------------------------------------------------
                         required time                          6.017    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.825ns (14.495%)  route 4.866ns (85.505%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.148ns = ( 6.815 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.411    -0.303    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X489Y134       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y134       FDRE (Prop_fdre_C_Q)         0.246    -0.057 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.610     0.554    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg
    SLICE_X489Y133       LUT3 (Prop_lut3_I1_O)        0.155     0.709 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_axi_rready_INST_0_i_2/O
                         net (fo=1, routed)           0.404     1.112    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg
    SLICE_X489Y130       LUT5 (Prop_lut5_I4_O)        0.053     1.165 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0_i_1/O
                         net (fo=6, routed)           0.364     1.530    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/wr_rst_busy_i2_out
    SLICE_X490Y129       LUT3 (Prop_lut3_I2_O)        0.053     1.583 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0/O
                         net (fo=15, routed)          0.840     2.423    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/s_axi_rready[2]
    SLICE_X490Y113       LUT6 (Prop_lut6_I1_O)        0.053     2.476 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_master_slots[3].r_issuing_cnt[25]_i_3/O
                         net (fo=2, routed)           0.440     2.916    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_20_out[3]
    SLICE_X490Y116       LUT6 (Prop_lut6_I2_O)        0.053     2.969 f  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[2]_i_12__0/O
                         net (fo=3, routed)           0.729     3.698    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/mi_armaxissuing[3]
    SLICE_X481Y117       LUT6 (Prop_lut6_I0_O)        0.053     3.751 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8/O
                         net (fo=1, routed)           0.457     4.208    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8_n_0
    SLICE_X485Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.261 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_3__0/O
                         net (fo=3, routed)           0.259     4.520    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[9]_2
    SLICE_X486Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.573 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0/O
                         net (fo=1, routed)           0.313     4.885    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0_n_0
    SLICE_X490Y117       LUT5 (Prop_lut5_I4_O)        0.053     4.938 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=15, routed)          0.450     5.389    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X491Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.220     6.815    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLR Crossing[3->0]   
    SLICE_X491Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]/C
                         clock pessimism             -0.474     6.341    
                         clock uncertainty           -0.080     6.261    
    SLICE_X491Y117       FDRE (Setup_fdre_C_CE)      -0.244     6.017    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]
  -------------------------------------------------------------------
                         required time                          6.017    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.825ns (14.495%)  route 4.866ns (85.505%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.148ns = ( 6.815 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.411    -0.303    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X489Y134       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y134       FDRE (Prop_fdre_C_Q)         0.246    -0.057 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.610     0.554    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg
    SLICE_X489Y133       LUT3 (Prop_lut3_I1_O)        0.155     0.709 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_axi_rready_INST_0_i_2/O
                         net (fo=1, routed)           0.404     1.112    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg
    SLICE_X489Y130       LUT5 (Prop_lut5_I4_O)        0.053     1.165 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0_i_1/O
                         net (fo=6, routed)           0.364     1.530    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/wr_rst_busy_i2_out
    SLICE_X490Y129       LUT3 (Prop_lut3_I2_O)        0.053     1.583 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0/O
                         net (fo=15, routed)          0.840     2.423    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/s_axi_rready[2]
    SLICE_X490Y113       LUT6 (Prop_lut6_I1_O)        0.053     2.476 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_master_slots[3].r_issuing_cnt[25]_i_3/O
                         net (fo=2, routed)           0.440     2.916    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_20_out[3]
    SLICE_X490Y116       LUT6 (Prop_lut6_I2_O)        0.053     2.969 f  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[2]_i_12__0/O
                         net (fo=3, routed)           0.729     3.698    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/mi_armaxissuing[3]
    SLICE_X481Y117       LUT6 (Prop_lut6_I0_O)        0.053     3.751 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8/O
                         net (fo=1, routed)           0.457     4.208    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8_n_0
    SLICE_X485Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.261 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_3__0/O
                         net (fo=3, routed)           0.259     4.520    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[9]_2
    SLICE_X486Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.573 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0/O
                         net (fo=1, routed)           0.313     4.885    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0_n_0
    SLICE_X490Y117       LUT5 (Prop_lut5_I4_O)        0.053     4.938 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=15, routed)          0.450     5.389    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X491Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.220     6.815    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLR Crossing[3->0]   
    SLICE_X491Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism             -0.474     6.341    
                         clock uncertainty           -0.080     6.261    
    SLICE_X491Y117       FDRE (Setup_fdre_C_CE)      -0.244     6.017    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                          6.017    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.825ns (14.495%)  route 4.866ns (85.505%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.148ns = ( 6.815 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.411    -0.303    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X489Y134       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y134       FDRE (Prop_fdre_C_Q)         0.246    -0.057 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.610     0.554    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg
    SLICE_X489Y133       LUT3 (Prop_lut3_I1_O)        0.155     0.709 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_axi_rready_INST_0_i_2/O
                         net (fo=1, routed)           0.404     1.112    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg
    SLICE_X489Y130       LUT5 (Prop_lut5_I4_O)        0.053     1.165 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0_i_1/O
                         net (fo=6, routed)           0.364     1.530    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/wr_rst_busy_i2_out
    SLICE_X490Y129       LUT3 (Prop_lut3_I2_O)        0.053     1.583 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0/O
                         net (fo=15, routed)          0.840     2.423    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/s_axi_rready[2]
    SLICE_X490Y113       LUT6 (Prop_lut6_I1_O)        0.053     2.476 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_master_slots[3].r_issuing_cnt[25]_i_3/O
                         net (fo=2, routed)           0.440     2.916    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_20_out[3]
    SLICE_X490Y116       LUT6 (Prop_lut6_I2_O)        0.053     2.969 f  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[2]_i_12__0/O
                         net (fo=3, routed)           0.729     3.698    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/mi_armaxissuing[3]
    SLICE_X481Y117       LUT6 (Prop_lut6_I0_O)        0.053     3.751 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8/O
                         net (fo=1, routed)           0.457     4.208    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8_n_0
    SLICE_X485Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.261 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_3__0/O
                         net (fo=3, routed)           0.259     4.520    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[9]_2
    SLICE_X486Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.573 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0/O
                         net (fo=1, routed)           0.313     4.885    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0_n_0
    SLICE_X490Y117       LUT5 (Prop_lut5_I4_O)        0.053     4.938 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=15, routed)          0.450     5.389    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X491Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.220     6.815    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLR Crossing[3->0]   
    SLICE_X491Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[6]/C
                         clock pessimism             -0.474     6.341    
                         clock uncertainty           -0.080     6.261    
    SLICE_X491Y117       FDRE (Setup_fdre_C_CE)      -0.244     6.017    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[6]
  -------------------------------------------------------------------
                         required time                          6.017    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.825ns (14.524%)  route 4.855ns (85.476%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.147ns = ( 6.814 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.411    -0.303    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X489Y134       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y134       FDRE (Prop_fdre_C_Q)         0.246    -0.057 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.610     0.554    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg
    SLICE_X489Y133       LUT3 (Prop_lut3_I1_O)        0.155     0.709 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_axi_rready_INST_0_i_2/O
                         net (fo=1, routed)           0.404     1.112    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg
    SLICE_X489Y130       LUT5 (Prop_lut5_I4_O)        0.053     1.165 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0_i_1/O
                         net (fo=6, routed)           0.364     1.530    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/wr_rst_busy_i2_out
    SLICE_X490Y129       LUT3 (Prop_lut3_I2_O)        0.053     1.583 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0/O
                         net (fo=15, routed)          0.840     2.423    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/s_axi_rready[2]
    SLICE_X490Y113       LUT6 (Prop_lut6_I1_O)        0.053     2.476 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_master_slots[3].r_issuing_cnt[25]_i_3/O
                         net (fo=2, routed)           0.440     2.916    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_20_out[3]
    SLICE_X490Y116       LUT6 (Prop_lut6_I2_O)        0.053     2.969 f  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[2]_i_12__0/O
                         net (fo=3, routed)           0.729     3.698    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/mi_armaxissuing[3]
    SLICE_X481Y117       LUT6 (Prop_lut6_I0_O)        0.053     3.751 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8/O
                         net (fo=1, routed)           0.457     4.208    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8_n_0
    SLICE_X485Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.261 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_3__0/O
                         net (fo=3, routed)           0.259     4.520    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[9]_2
    SLICE_X486Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.573 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0/O
                         net (fo=1, routed)           0.313     4.885    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0_n_0
    SLICE_X490Y117       LUT5 (Prop_lut5_I4_O)        0.053     4.938 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=15, routed)          0.439     5.378    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X489Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.219     6.814    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLR Crossing[3->0]   
    SLICE_X489Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1]/C
                         clock pessimism             -0.474     6.340    
                         clock uncertainty           -0.080     6.260    
    SLICE_X489Y117       FDRE (Setup_fdre_C_CE)      -0.244     6.016    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1]
  -------------------------------------------------------------------
                         required time                          6.016    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.825ns (14.524%)  route 4.855ns (85.476%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.147ns = ( 6.814 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.411    -0.303    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X489Y134       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y134       FDRE (Prop_fdre_C_Q)         0.246    -0.057 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.610     0.554    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg
    SLICE_X489Y133       LUT3 (Prop_lut3_I1_O)        0.155     0.709 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_axi_rready_INST_0_i_2/O
                         net (fo=1, routed)           0.404     1.112    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg
    SLICE_X489Y130       LUT5 (Prop_lut5_I4_O)        0.053     1.165 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0_i_1/O
                         net (fo=6, routed)           0.364     1.530    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/wr_rst_busy_i2_out
    SLICE_X490Y129       LUT3 (Prop_lut3_I2_O)        0.053     1.583 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0/O
                         net (fo=15, routed)          0.840     2.423    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/s_axi_rready[2]
    SLICE_X490Y113       LUT6 (Prop_lut6_I1_O)        0.053     2.476 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_master_slots[3].r_issuing_cnt[25]_i_3/O
                         net (fo=2, routed)           0.440     2.916    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_20_out[3]
    SLICE_X490Y116       LUT6 (Prop_lut6_I2_O)        0.053     2.969 f  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[2]_i_12__0/O
                         net (fo=3, routed)           0.729     3.698    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/mi_armaxissuing[3]
    SLICE_X481Y117       LUT6 (Prop_lut6_I0_O)        0.053     3.751 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8/O
                         net (fo=1, routed)           0.457     4.208    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8_n_0
    SLICE_X485Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.261 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_3__0/O
                         net (fo=3, routed)           0.259     4.520    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[9]_2
    SLICE_X486Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.573 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0/O
                         net (fo=1, routed)           0.313     4.885    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0_n_0
    SLICE_X490Y117       LUT5 (Prop_lut5_I4_O)        0.053     4.938 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=15, routed)          0.439     5.378    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X489Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.219     6.814    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLR Crossing[3->0]   
    SLICE_X489Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism             -0.474     6.340    
                         clock uncertainty           -0.080     6.260    
    SLICE_X489Y117       FDRE (Setup_fdre_C_CE)      -0.244     6.016    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                          6.016    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.825ns (14.524%)  route 4.855ns (85.476%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.147ns = ( 6.814 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.411    -0.303    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X489Y134       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y134       FDRE (Prop_fdre_C_Q)         0.246    -0.057 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.610     0.554    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg
    SLICE_X489Y133       LUT3 (Prop_lut3_I1_O)        0.155     0.709 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_axi_rready_INST_0_i_2/O
                         net (fo=1, routed)           0.404     1.112    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg
    SLICE_X489Y130       LUT5 (Prop_lut5_I4_O)        0.053     1.165 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0_i_1/O
                         net (fo=6, routed)           0.364     1.530    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/wr_rst_busy_i2_out
    SLICE_X490Y129       LUT3 (Prop_lut3_I2_O)        0.053     1.583 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0/O
                         net (fo=15, routed)          0.840     2.423    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/s_axi_rready[2]
    SLICE_X490Y113       LUT6 (Prop_lut6_I1_O)        0.053     2.476 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_master_slots[3].r_issuing_cnt[25]_i_3/O
                         net (fo=2, routed)           0.440     2.916    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_20_out[3]
    SLICE_X490Y116       LUT6 (Prop_lut6_I2_O)        0.053     2.969 f  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[2]_i_12__0/O
                         net (fo=3, routed)           0.729     3.698    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/mi_armaxissuing[3]
    SLICE_X481Y117       LUT6 (Prop_lut6_I0_O)        0.053     3.751 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8/O
                         net (fo=1, routed)           0.457     4.208    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8_n_0
    SLICE_X485Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.261 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_3__0/O
                         net (fo=3, routed)           0.259     4.520    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[9]_2
    SLICE_X486Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.573 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0/O
                         net (fo=1, routed)           0.313     4.885    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0_n_0
    SLICE_X490Y117       LUT5 (Prop_lut5_I4_O)        0.053     4.938 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=15, routed)          0.439     5.378    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X489Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.219     6.814    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLR Crossing[3->0]   
    SLICE_X489Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism             -0.474     6.340    
                         clock uncertainty           -0.080     6.260    
    SLICE_X489Y117       FDRE (Setup_fdre_C_CE)      -0.244     6.016    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                          6.016    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.825ns (14.524%)  route 4.855ns (85.476%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.147ns = ( 6.814 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.411    -0.303    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X489Y134       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y134       FDRE (Prop_fdre_C_Q)         0.246    -0.057 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.610     0.554    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg
    SLICE_X489Y133       LUT3 (Prop_lut3_I1_O)        0.155     0.709 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/m_axi_rready_INST_0_i_2/O
                         net (fo=1, routed)           0.404     1.112    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg
    SLICE_X489Y130       LUT5 (Prop_lut5_I4_O)        0.053     1.165 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0_i_1/O
                         net (fo=6, routed)           0.364     1.530    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/wr_rst_busy_i2_out
    SLICE_X490Y129       LUT3 (Prop_lut3_I2_O)        0.053     1.583 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/m_axi_rready_INST_0/O
                         net (fo=15, routed)          0.840     2.423    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/s_axi_rready[2]
    SLICE_X490Y113       LUT6 (Prop_lut6_I1_O)        0.053     2.476 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_master_slots[3].r_issuing_cnt[25]_i_3/O
                         net (fo=2, routed)           0.440     2.916    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_20_out[3]
    SLICE_X490Y116       LUT6 (Prop_lut6_I2_O)        0.053     2.969 f  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[2]_i_12__0/O
                         net (fo=3, routed)           0.729     3.698    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/mi_armaxissuing[3]
    SLICE_X481Y117       LUT6 (Prop_lut6_I0_O)        0.053     3.751 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8/O
                         net (fo=1, routed)           0.457     4.208    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_8_n_0
    SLICE_X485Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.261 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_3__0/O
                         net (fo=3, routed)           0.259     4.520    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[9]_2
    SLICE_X486Y117       LUT6 (Prop_lut6_I0_O)        0.053     4.573 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0/O
                         net (fo=1, routed)           0.313     4.885    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_6__0_n_0
    SLICE_X490Y117       LUT5 (Prop_lut5_I4_O)        0.053     4.938 r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=15, routed)          0.439     5.378    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X489Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.219     6.814    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLR Crossing[3->0]   
    SLICE_X489Y117       FDRE                                         r  b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism             -0.474     6.340    
                         clock uncertainty           -0.080     6.260    
    SLICE_X489Y117       FDRE (Setup_fdre_C_CE)      -0.244     6.016    b2000t_c2c_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                          6.016    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  0.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.163ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_b2000t_c2c_bram_clk_wiz_0'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 0.113ns (2.272%)  route 4.860ns (97.728%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        5.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.424ns
    Source Clock Delay      (SCD):    -4.832ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.746ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):   -4.832ns
    Data Path Delay         (DPD):    4.973ns
    Common Clock Delay      (CCD):   -4.832ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     1.999    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831    -4.832 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    -3.185    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    -3.072 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.213     0.141    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/probe5[0]
    SLR Crossing[3->0]   
    SLICE_X400Y112       SRL16E                                       r  b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.290    -0.424    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/out
    SLR Crossing[3->0]   
    SLICE_X400Y112       SRL16E                                       r  b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/CLK
                         clock pessimism              0.735     0.311    
                         inter-SLR compensation       0.746     1.057    
                         clock uncertainty            0.080     1.137    
    SLICE_X400Y112       SRL16E (Hold_srl16e_CLK_D)
                                                      0.167     1.304    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                 -1.163    

Slack (VIOLATED) :        -1.161ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_b2000t_c2c_bram_clk_wiz_0'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 0.113ns (2.251%)  route 4.906ns (97.749%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        5.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -4.832ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.753ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):   -4.832ns
    Data Path Delay         (DPD):    5.019ns
    Common Clock Delay      (CCD):   -4.832ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     1.999    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831    -4.832 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    -3.185    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    -3.072 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.259     0.187    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[0]
    SLR Crossing[3->0]   
    SLICE_X410Y102       FDRE                                         r  b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.333    -0.381    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLR Crossing[3->0]   
    SLICE_X410Y102       FDRE                                         r  b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.735     0.354    
                         inter-SLR compensation       0.753     1.107    
                         clock uncertainty            0.080     1.187    
    SLICE_X410Y102       FDRE (Hold_fdre_C_D)         0.161     1.348    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                 -1.161    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.083%)  route 0.102ns (48.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.256ns
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.210     0.075    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/out
    SLR Crossing[3->0]   
    SLICE_X396Y106       FDRE                                         r  b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X396Y106       FDRE (Prop_fdre_C_Q)         0.107     0.182 r  b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][47]/Q
                         net (fo=1, routed)           0.102     0.285    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][26]
    RAMB36_X7Y21         RAMB36E1                                     r  b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.608     0.256    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    SLR Crossing[3->0]   
    RAMB36_X7Y21         RAMB36E1                                     r  b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.134     0.122    
    RAMB36_X7Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.111     0.233    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/system_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][135]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/system_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.998%)  route 0.103ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.365ns
    Source Clock Delay      (SCD):    0.182ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.317     0.182    b2000t_c2c_bram_i/system_ila/inst/ila_lib/inst/ila_core_inst/out
    SLR Crossing[3->0]   
    SLICE_X454Y102       FDRE                                         r  b2000t_c2c_bram_i/system_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X454Y102       FDRE (Prop_fdre_C_Q)         0.107     0.289 r  b2000t_c2c_bram_i/system_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][135]/Q
                         net (fo=1, routed)           0.103     0.392    b2000t_c2c_bram_i/system_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][142][24]
    RAMB36_X8Y20         RAMB36E1                                     r  b2000t_c2c_bram_i/system_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.717     0.365    b2000t_c2c_bram_i/system_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    SLR Crossing[3->0]   
    RAMB36_X8Y20         RAMB36E1                                     r  b2000t_c2c_bram_i/system_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.136     0.229    
    RAMB36_X8Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.111     0.340    b2000t_c2c_bram_i/system_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (28.030%)  route 0.257ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.279     0.144    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLR Crossing[3->0]   
    SLICE_X437Y134       FDCE                                         r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X437Y134       FDCE (Prop_fdce_C_Q)         0.100     0.244 r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=226, routed)         0.257     0.501    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/ADDRD1
    SLICE_X436Y132       RAMD64E                                      r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.641     0.289    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/WCLK
    SLR Crossing[3->0]   
    SLICE_X436Y132       RAMD64E                                      r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMA/CLK
                         clock pessimism             -0.135     0.154    
    SLICE_X436Y132       RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.294     0.448    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (28.030%)  route 0.257ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.279     0.144    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLR Crossing[3->0]   
    SLICE_X437Y134       FDCE                                         r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X437Y134       FDCE (Prop_fdce_C_Q)         0.100     0.244 r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=226, routed)         0.257     0.501    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/ADDRD1
    SLICE_X436Y132       RAMD64E                                      r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.641     0.289    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/WCLK
    SLR Crossing[3->0]   
    SLICE_X436Y132       RAMD64E                                      r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMB/CLK
                         clock pessimism             -0.135     0.154    
    SLICE_X436Y132       RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.294     0.448    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (28.030%)  route 0.257ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.279     0.144    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLR Crossing[3->0]   
    SLICE_X437Y134       FDCE                                         r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X437Y134       FDCE (Prop_fdce_C_Q)         0.100     0.244 r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=226, routed)         0.257     0.501    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/ADDRD1
    SLICE_X436Y132       RAMD64E                                      r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.641     0.289    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/WCLK
    SLR Crossing[3->0]   
    SLICE_X436Y132       RAMD64E                                      r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMC/CLK
                         clock pessimism             -0.135     0.154    
    SLICE_X436Y132       RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.294     0.448    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (28.030%)  route 0.257ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.279     0.144    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLR Crossing[3->0]   
    SLICE_X437Y134       FDCE                                         r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X437Y134       FDCE (Prop_fdce_C_Q)         0.100     0.244 r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=226, routed)         0.257     0.501    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/ADDRD1
    SLICE_X436Y132       RAMD64E                                      r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.641     0.289    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/WCLK
    SLR Crossing[3->0]   
    SLICE_X436Y132       RAMD64E                                      r  b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMD/CLK
                         clock pessimism             -0.135     0.154    
    SLICE_X436Y132       RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.294     0.448    b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.421%)  route 0.107ns (51.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    0.143ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.278     0.143    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLR Crossing[3->0]   
    SLICE_X434Y116       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X434Y116       FDRE (Prop_fdre_C_Q)         0.100     0.243 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/Q
                         net (fo=1, routed)           0.107     0.350    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB1
    SLICE_X432Y116       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.641     0.289    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLR Crossing[3->0]   
    SLICE_X432Y116       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.113     0.176    
    SLICE_X432Y116       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.291    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.825%)  route 0.145ns (55.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.256ns
    Source Clock Delay      (SCD):    0.074ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.209     0.074    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/out
    SLR Crossing[3->0]   
    SLICE_X396Y107       FDRE                                         r  b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X396Y107       FDRE (Prop_fdre_C_Q)         0.118     0.192 r  b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][24]/Q
                         net (fo=1, routed)           0.145     0.337    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][6]
    RAMB36_X7Y21         RAMB36E1                                     r  b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.608     0.256    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    SLR Crossing[3->0]   
    RAMB36_X7Y21         RAMB36E1                                     r  b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.134     0.122    
    RAMB36_X7Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     0.277    b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_b2000t_c2c_bram_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         6.667       0.267      GTXE2_CHANNEL_X0Y10  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         6.667       0.267      GTXE2_CHANNEL_X0Y8   b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            6.400         6.667       0.267      GTXE2_COMMON_X0Y2    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_common_support/gtxe2_common_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         6.667       4.172      RAMB36_X7Y23         b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         6.667       4.172      RAMB36_X7Y23         b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         6.667       4.172      RAMB36_X7Y24         b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         6.667       4.172      RAMB36_X7Y24         b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         6.667       4.172      RAMB36_X7Y25         b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         6.667       4.172      RAMB36_X7Y25         b2000t_c2c_bram_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         6.667       4.172      RAMB36_X8Y18         b2000t_c2c_bram_i/system_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y10     b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y114       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y114       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y114       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y114       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y113       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y113       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y113       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y113       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X500Y113       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X500Y113       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y112       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y112       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y112       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y112       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y112       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y112       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y112       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y112       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y116       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X504Y116       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_b2000t_c2c_bram_clk_wiz_0
  To Clock:  clkfbout_b2000t_c2c_bram_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_b2000t_c2c_bram_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period  n/a     BUFG/I               n/a            1.600         20.000      18.400     BUFGCTRL_X0Y101   b2000t_c2c_bram_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y10  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y10  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y10  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y10  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GT_DIFF_REFCLK1_clk_p
  To Clock:  GT_DIFF_REFCLK1_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        6.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.246ns (19.581%)  route 1.010ns (80.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.970     5.654    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y97        FDRE (Prop_fdre_C_Q)         0.246     5.900 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/Q
                         net (fo=2, routed)           1.010     6.910    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync5
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.802    12.418    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg6/C
                         clock pessimism              1.236    13.654    
                         clock uncertainty           -0.035    13.619    
    SLICE_X517Y97        FDRE (Setup_fdre_C_D)       -0.120    13.499    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.269ns (21.766%)  route 0.967ns (78.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.970     5.654    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y97        FDRE (Prop_fdre_C_Q)         0.269     5.923 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/Q
                         net (fo=1, routed)           0.967     6.890    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync4
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.802    12.418    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
                         clock pessimism              1.236    13.654    
                         clock uncertainty           -0.035    13.619    
    SLICE_X517Y97        FDRE (Setup_fdre_C_D)       -0.017    13.602    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.246ns (22.239%)  route 0.860ns (77.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.970     5.654    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y97        FDRE (Prop_fdre_C_Q)         0.246     5.900 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/Q
                         net (fo=1, routed)           0.860     6.760    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync1
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.802    12.418    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
                         clock pessimism              1.236    13.654    
                         clock uncertainty           -0.035    13.619    
    SLICE_X517Y97        FDRE (Setup_fdre_C_D)       -0.123    13.496    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.246ns (23.444%)  route 0.803ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.970     5.654    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y97        FDRE (Prop_fdre_C_Q)         0.246     5.900 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/Q
                         net (fo=1, routed)           0.803     6.703    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync3
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.802    12.418    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
                         clock pessimism              1.236    13.654    
                         clock uncertainty           -0.035    13.619    
    SLICE_X517Y97        FDRE (Setup_fdre_C_D)       -0.119    13.500    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.269ns (23.736%)  route 0.864ns (76.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.970     5.654    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y97        FDRE (Prop_fdre_C_Q)         0.269     5.923 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/Q
                         net (fo=1, routed)           0.864     6.787    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync2
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.802    12.418    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X517Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
                         clock pessimism              1.236    13.654    
                         clock uncertainty           -0.035    13.619    
    SLICE_X517Y97        FDRE (Setup_fdre_C_D)       -0.030    13.589    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.269ns (24.119%)  route 0.846ns (75.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.970     5.654    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X517Y99        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y99        FDRE (Prop_fdre_C_Q)         0.269     5.923 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg2/Q
                         net (fo=1, routed)           0.846     6.769    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync2
    SLICE_X517Y99        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.802    12.418    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X517Y99        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg3/C
                         clock pessimism              1.236    13.654    
                         clock uncertainty           -0.035    13.619    
    SLICE_X517Y99        FDRE (Setup_fdre_C_D)       -0.030    13.589    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.823ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.269ns (23.910%)  route 0.856ns (76.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.970     5.654    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X517Y99        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y99        FDRE (Prop_fdre_C_Q)         0.269     5.923 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg4/Q
                         net (fo=1, routed)           0.856     6.779    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync4
    SLICE_X517Y99        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.802    12.418    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X517Y99        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg5/C
                         clock pessimism              1.236    13.654    
                         clock uncertainty           -0.035    13.619    
    SLICE_X517Y99        FDRE (Setup_fdre_C_D)       -0.017    13.602    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  6.823    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.246ns (24.180%)  route 0.771ns (75.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.970     5.654    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X517Y99        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y99        FDRE (Prop_fdre_C_Q)         0.246     5.900 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg5/Q
                         net (fo=2, routed)           0.771     6.671    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync5
    SLICE_X517Y99        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.802    12.418    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X517Y99        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg6/C
                         clock pessimism              1.236    13.654    
                         clock uncertainty           -0.035    13.619    
    SLICE_X517Y99        FDRE (Setup_fdre_C_D)       -0.120    13.499    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.970     5.654    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y98        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y98        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.862 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.862    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X516Y98        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.802    12.418    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y98        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.236    13.654    
                         clock uncertainty           -0.035    13.619    
    SLICE_X516Y98        FDRE (Setup_fdre_C_D)        0.071    13.690    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.970     5.654    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y97        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y97        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.862 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.862    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X516Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          2.802    12.418    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.236    13.654    
                         clock uncertainty           -0.035    13.619    
    SLICE_X516Y97        FDRE (Setup_fdre_C_D)        0.071    13.690    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  6.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.130     1.571    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X516Y96        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y96        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.842 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.842    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X516Y96        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.389     2.121    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X516Y96        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.550     1.571    
    SLICE_X516Y96        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.670    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.131     1.572    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y98        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y98        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.843 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.843    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X516Y98        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.390     2.122    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y98        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.550     1.572    
    SLICE_X516Y98        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.671    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.131     1.572    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y97        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y97        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.843 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.843    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X516Y97        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.390     2.122    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y97        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.550     1.572    
    SLICE_X516Y97        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.671    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.131     1.572    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y99        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.843 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.843    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.390     2.122    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.550     1.572    
    SLICE_X516Y99        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.671    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.130     1.571    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X516Y96        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y96        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.847 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.847    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X516Y96        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.389     2.121    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X516Y96        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.550     1.571    
    SLICE_X516Y96        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.673    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.131     1.572    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y98        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y98        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.848 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.848    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X516Y98        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.390     2.122    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y98        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.550     1.572    
    SLICE_X516Y98        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.674    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.131     1.572    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y97        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y97        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.848 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.848    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X516Y97        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.390     2.122    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y97        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.550     1.572    
    SLICE_X516Y97        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.674    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.131     1.572    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y99        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.848 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.848    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.390     2.122    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.550     1.572    
    SLICE_X516Y99        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.674    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.131     1.572    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y97        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y97        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.848 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.848    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X516Y97        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.390     2.122    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y97        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.550     1.572    
    SLICE_X516Y97        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.666    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.131     1.572    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y99        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.848 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.848    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.390     2.122    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.550     1.572    
    SLICE_X516Y99        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.666    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_DIFF_REFCLK1_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GT_DIFF_REFCLK1_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         8.000       6.462      IBUFDS_GTE2_X0Y3     b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y10  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y8   b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y2    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_common_support/gtxe2_common_i/GTREFCLK0
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X517Y99        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X517Y99        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X517Y99        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X517Y97        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X517Y97        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X517Y97        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y98        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y98        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y98        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y97        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y97        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y97        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y96        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y96        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y96        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99        b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y98        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y98        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y98        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  INIT_DIFF_CLK_clk_p
  To Clock:  INIT_DIFF_CLK_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        6.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.520ns (14.302%)  route 3.116ns (85.698%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 16.249 - 10.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.648     6.655    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X512Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y99        FDCE (Prop_fdce_C_Q)         0.308     6.963 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/Q
                         net (fo=19, routed)          1.122     8.085    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[4]
    SLICE_X515Y99        LUT4 (Prop_lut4_I0_O)        0.053     8.138 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5/O
                         net (fo=2, routed)           0.683     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5_n_0
    SLICE_X515Y101       LUT6 (Prop_lut6_I2_O)        0.053     8.874 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.454     9.327    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.380 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.143     9.523    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.576 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.715    10.291    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X515Y98        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.451    16.249    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X515Y98        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[7]/C
                         clock pessimism              0.383    16.633    
                         clock uncertainty           -0.035    16.597    
    SLICE_X515Y98        FDCE (Setup_fdce_C_CE)      -0.244    16.353    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[7]
  -------------------------------------------------------------------
                         required time                         16.353    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.520ns (14.396%)  route 3.092ns (85.604%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 16.249 - 10.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.648     6.655    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X512Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y99        FDCE (Prop_fdce_C_Q)         0.308     6.963 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/Q
                         net (fo=19, routed)          1.122     8.085    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[4]
    SLICE_X515Y99        LUT4 (Prop_lut4_I0_O)        0.053     8.138 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5/O
                         net (fo=2, routed)           0.683     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5_n_0
    SLICE_X515Y101       LUT6 (Prop_lut6_I2_O)        0.053     8.874 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.454     9.327    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.380 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.143     9.523    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.576 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.691    10.267    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X513Y98        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.451    16.249    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y98        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/C
                         clock pessimism              0.383    16.633    
                         clock uncertainty           -0.035    16.597    
    SLICE_X513Y98        FDCE (Setup_fdce_C_CE)      -0.244    16.353    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]
  -------------------------------------------------------------------
                         required time                         16.353    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.520ns (14.396%)  route 3.092ns (85.604%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 16.249 - 10.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.648     6.655    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X512Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y99        FDCE (Prop_fdce_C_Q)         0.308     6.963 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/Q
                         net (fo=19, routed)          1.122     8.085    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[4]
    SLICE_X515Y99        LUT4 (Prop_lut4_I0_O)        0.053     8.138 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5/O
                         net (fo=2, routed)           0.683     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5_n_0
    SLICE_X515Y101       LUT6 (Prop_lut6_I2_O)        0.053     8.874 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.454     9.327    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.380 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.143     9.523    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.576 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.691    10.267    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X513Y98        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.451    16.249    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y98        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                         clock pessimism              0.383    16.633    
                         clock uncertainty           -0.035    16.597    
    SLICE_X513Y98        FDCE (Setup_fdce_C_CE)      -0.244    16.353    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]
  -------------------------------------------------------------------
                         required time                         16.353    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.520ns (14.221%)  route 3.137ns (85.779%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 16.249 - 10.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.648     6.655    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X512Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y99        FDCE (Prop_fdce_C_Q)         0.308     6.963 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/Q
                         net (fo=19, routed)          1.122     8.085    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[4]
    SLICE_X515Y99        LUT4 (Prop_lut4_I0_O)        0.053     8.138 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5/O
                         net (fo=2, routed)           0.683     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5_n_0
    SLICE_X515Y101       LUT6 (Prop_lut6_I2_O)        0.053     8.874 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.454     9.327    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.380 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.143     9.523    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.576 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.735    10.311    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X512Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.451    16.249    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X512Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                         clock pessimism              0.405    16.655    
                         clock uncertainty           -0.035    16.619    
    SLICE_X512Y99        FDCE (Setup_fdce_C_CE)      -0.219    16.400    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.520ns (15.649%)  route 2.803ns (84.351%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.075ns = ( 16.075 - 10.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.648     6.655    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X512Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y99        FDCE (Prop_fdce_C_Q)         0.308     6.963 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/Q
                         net (fo=19, routed)          1.122     8.085    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[4]
    SLICE_X515Y99        LUT4 (Prop_lut4_I0_O)        0.053     8.138 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5/O
                         net (fo=2, routed)           0.683     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5_n_0
    SLICE_X515Y101       LUT6 (Prop_lut6_I2_O)        0.053     8.874 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.454     9.327    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.380 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.143     9.523    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.576 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.402     9.978    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X513Y101       FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.277    16.075    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y101       FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/C
                         clock pessimism              0.304    16.380    
                         clock uncertainty           -0.035    16.344    
    SLICE_X513Y101       FDCE (Setup_fdce_C_CE)      -0.244    16.100    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.100    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.520ns (15.841%)  route 2.763ns (84.159%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.075ns = ( 16.075 - 10.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.648     6.655    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X512Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y99        FDCE (Prop_fdce_C_Q)         0.308     6.963 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/Q
                         net (fo=19, routed)          1.122     8.085    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[4]
    SLICE_X515Y99        LUT4 (Prop_lut4_I0_O)        0.053     8.138 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5/O
                         net (fo=2, routed)           0.683     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5_n_0
    SLICE_X515Y101       LUT6 (Prop_lut6_I2_O)        0.053     8.874 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.454     9.327    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.380 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.143     9.523    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.576 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.361     9.937    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X513Y100       FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.277    16.075    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y100       FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]/C
                         clock pessimism              0.304    16.380    
                         clock uncertainty           -0.035    16.344    
    SLICE_X513Y100       FDCE (Setup_fdce_C_CE)      -0.244    16.100    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.100    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.520ns (15.841%)  route 2.763ns (84.159%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.075ns = ( 16.075 - 10.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.648     6.655    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X512Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y99        FDCE (Prop_fdce_C_Q)         0.308     6.963 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/Q
                         net (fo=19, routed)          1.122     8.085    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[4]
    SLICE_X515Y99        LUT4 (Prop_lut4_I0_O)        0.053     8.138 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5/O
                         net (fo=2, routed)           0.683     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5_n_0
    SLICE_X515Y101       LUT6 (Prop_lut6_I2_O)        0.053     8.874 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.454     9.327    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.380 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.143     9.523    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.576 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.361     9.937    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X513Y100       FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.277    16.075    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y100       FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]/C
                         clock pessimism              0.304    16.380    
                         clock uncertainty           -0.035    16.344    
    SLICE_X513Y100       FDCE (Setup_fdce_C_CE)      -0.244    16.100    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.100    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.520ns (14.803%)  route 2.993ns (85.197%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 16.249 - 10.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.648     6.655    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X512Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y99        FDCE (Prop_fdce_C_Q)         0.308     6.963 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/Q
                         net (fo=19, routed)          1.122     8.085    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[4]
    SLICE_X515Y99        LUT4 (Prop_lut4_I0_O)        0.053     8.138 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5/O
                         net (fo=2, routed)           0.683     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[1]_i_5_n_0
    SLICE_X515Y101       LUT6 (Prop_lut6_I2_O)        0.053     8.874 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.454     9.327    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.380 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.143     9.523    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X514Y101       LUT6 (Prop_lut6_I5_O)        0.053     9.576 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.592    10.168    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X513Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.451    16.249    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/C
                         clock pessimism              0.387    16.637    
                         clock uncertainty           -0.035    16.601    
    SLICE_X513Y99        FDCE (Setup_fdce_C_CE)      -0.244    16.357    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.357    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.414ns (11.985%)  route 3.040ns (88.015%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 16.246 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.467     6.474    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.308     6.782 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.040     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X510Y88        LUT3 (Prop_lut3_I1_O)        0.053     8.874 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          0.143     9.017    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/AR[0]
    SLICE_X510Y88        LUT6 (Prop_lut6_I5_O)        0.053     9.070 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1/O
                         net (fo=24, routed)          0.858     9.928    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0
    SLICE_X509Y93        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.448    16.246    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X509Y93        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[20]/C
                         clock pessimism              0.304    16.551    
                         clock uncertainty           -0.035    16.515    
    SLICE_X509Y93        FDRE (Setup_fdre_C_R)       -0.367    16.148    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[20]
  -------------------------------------------------------------------
                         required time                         16.148    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.414ns (11.985%)  route 3.040ns (88.015%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 16.246 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.467     6.474    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.308     6.782 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.040     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X510Y88        LUT3 (Prop_lut3_I1_O)        0.053     8.874 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          0.143     9.017    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/AR[0]
    SLICE_X510Y88        LUT6 (Prop_lut6_I5_O)        0.053     9.070 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1/O
                         net (fo=24, routed)          0.858     9.928    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0
    SLICE_X509Y93        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.448    16.246    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X509Y93        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[21]/C
                         clock pessimism              0.304    16.551    
                         clock uncertainty           -0.035    16.515    
    SLICE_X509Y93        FDRE (Setup_fdre_C_R)       -0.367    16.148    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[21]
  -------------------------------------------------------------------
                         required time                         16.148    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  6.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_reset_initclk/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_reset_initclk/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.355     2.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_reset_initclk/init_clk
    SLR Crossing[3->0]   
    SLICE_X509Y147       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_reset_initclk/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X509Y147       FDRE (Prop_fdre_C_Q)         0.100     2.635 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_reset_initclk/stg4_reg/Q
                         net (fo=1, routed)           0.055     2.691    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_reset_initclk/stg4_reg_n_0
    SLICE_X509Y147       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_reset_initclk/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.723     3.057    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_reset_initclk/init_clk
    SLR Crossing[3->0]   
    SLICE_X509Y147       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_reset_initclk/stg5_reg/C
                         clock pessimism             -0.521     2.535    
    SLICE_X509Y147       FDRE (Hold_fdre_C_D)         0.049     2.584    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_reset_initclk/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.418     2.598    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X507Y88        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X507Y88        FDRE (Prop_fdre_C_Q)         0.100     2.698 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.754    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X507Y88        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.801     3.135    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X507Y88        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg/C
                         clock pessimism             -0.536     2.598    
    SLICE_X507Y88        FDRE (Hold_fdre_C_D)         0.047     2.645    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.422     2.602    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X517Y96        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y96        FDRE (Prop_fdre_C_Q)         0.100     2.702 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.758    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X517Y96        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.805     3.139    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X517Y96        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/C
                         clock pessimism             -0.536     2.602    
    SLICE_X517Y96        FDRE (Hold_fdre_C_D)         0.047     2.649    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.422     2.602    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y94        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X513Y94        FDRE (Prop_fdre_C_Q)         0.100     2.702 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.758    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X513Y94        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.805     3.139    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y94        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg2_reg/C
                         clock pessimism             -0.536     2.602    
    SLICE_X513Y94        FDRE (Hold_fdre_C_D)         0.047     2.649    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.356     2.536    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X517Y103       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y103       FDRE (Prop_fdre_C_Q)         0.100     2.636 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.692    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X517Y103       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.724     3.058    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X517Y103       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg2_reg/C
                         clock pessimism             -0.521     2.536    
    SLICE_X517Y103       FDRE (Hold_fdre_C_D)         0.047     2.583    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncall_initclk_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncall_initclk_sync/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.422     2.602    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncall_initclk_sync/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X515Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncall_initclk_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X515Y95        FDRE (Prop_fdre_C_Q)         0.100     2.702 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncall_initclk_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.758    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncall_initclk_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X515Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncall_initclk_sync/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.805     3.139    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncall_initclk_sync/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X515Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncall_initclk_sync/stg2_reg/C
                         clock pessimism             -0.536     2.602    
    SLICE_X515Y95        FDRE (Hold_fdre_C_D)         0.047     2.649    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncall_initclk_sync/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.355     2.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/init_clk
    SLR Crossing[3->0]   
    SLICE_X509Y147       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X509Y147       FDRE (Prop_fdre_C_Q)         0.100     2.635 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.691    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to
    SLICE_X509Y147       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.723     3.057    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/init_clk
    SLR Crossing[3->0]   
    SLICE_X509Y147       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg/C
                         clock pessimism             -0.521     2.535    
    SLICE_X509Y147       FDRE (Hold_fdre_C_D)         0.047     2.582    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.355     2.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/init_clk
    SLR Crossing[3->0]   
    SLICE_X517Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y142       FDRE (Prop_fdre_C_Q)         0.100     2.635 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.691    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to
    SLICE_X517Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.723     3.057    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/init_clk
    SLR Crossing[3->0]   
    SLICE_X517Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg/C
                         clock pessimism             -0.521     2.535    
    SLICE_X517Y142       FDRE (Hold_fdre_C_D)         0.047     2.582    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.352     2.532    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/init_clk
    SLR Crossing[3->0]   
    SLICE_X515Y136       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X515Y136       FDRE (Prop_fdre_C_Q)         0.100     2.632 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.688    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to
    SLICE_X515Y136       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.719     3.053    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/init_clk
    SLR Crossing[3->0]   
    SLICE_X515Y136       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg2_reg/C
                         clock pessimism             -0.520     2.532    
    SLICE_X515Y136       FDRE (Hold_fdre_C_D)         0.047     2.579    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/gt_reset_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/gt_reset_sync/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.355     2.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLR Crossing[3->0]   
    SLICE_X507Y147       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/gt_reset_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X507Y147       FDRE (Prop_fdre_C_Q)         0.100     2.635 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/gt_reset_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.691    b2000t_c2c_bram_i/aurora_64b66b_1/inst/gt_reset_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to
    SLICE_X507Y147       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/gt_reset_sync/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.723     3.057    b2000t_c2c_bram_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLR Crossing[3->0]   
    SLICE_X507Y147       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/gt_reset_sync/stg2_reg/C
                         clock pessimism             -0.521     2.535    
    SLICE_X507Y147       FDRE (Hold_fdre_C_D)         0.047     2.582    b2000t_c2c_bram_i/aurora_64b66b_1/inst/gt_reset_sync/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         INIT_DIFF_CLK_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { INIT_DIFF_CLK_clk_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG/I                        n/a            1.600         10.000      8.400      BUFGCTRL_X0Y97       b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/I
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y10  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y8   b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y2    b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_common_support/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X512Y119       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/gt_reset_i_delayed_r1_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X517Y100       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/ack_sync_reg1/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X517Y100       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/ack_sync_reg3/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X517Y100       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/ack_sync_reg5/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X517Y98        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/ack_sync_reg1/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X517Y98        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/ack_sync_reg3/C
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X498Y146       b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X498Y146       b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X498Y146       b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X498Y146       b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X504Y121       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X504Y121       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X504Y121       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X504Y121       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK                    n/a            0.780         5.000       4.220      SLICE_X508Y147       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK                    n/a            0.780         5.000       4.220      SLICE_X508Y88        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK                    n/a            0.780         5.000       4.220      SLICE_X508Y147       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X498Y146       b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X498Y146       b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X498Y146       b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X498Y146       b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X512Y101       b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X504Y121       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X504Y121       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X504Y121       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X504Y121       b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.282ns (10.494%)  route 2.405ns (89.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 8.813 - 5.120 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.747     3.839    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/rx_cdrlocked_reg
    SLICE_X488Y86        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X488Y86        FDRE (Prop_fdre_C_Q)         0.282     4.121 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         2.405     6.526    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X507Y94        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.695     8.813    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X507Y94        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[9]/C
                         clock pessimism              0.176     8.989    
                         clock uncertainty           -0.035     8.954    
    SLICE_X507Y94        FDRE (Setup_fdre_C_R)       -0.471     8.483    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[9]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.322ns (12.485%)  route 2.257ns (87.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 8.813 - 5.120 ) 
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.800     3.892    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X511Y92        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X511Y92        FDRE (Prop_fdre_C_Q)         0.269     4.161 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/Q
                         net (fo=2, routed)           0.578     4.739    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/in0
    SLICE_X510Y93        LUT1 (Prop_lut1_I0_O)        0.053     4.792 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1/O
                         net (fo=90, routed)          1.679     6.471    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0
    SLICE_X509Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.695     8.813    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X509Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[17]/C
                         clock pessimism              0.176     8.989    
                         clock uncertainty           -0.035     8.954    
    SLICE_X509Y95        FDRE (Setup_fdre_C_R)       -0.367     8.587    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[17]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[36]/S
                            (rising edge-triggered cell FDSE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.322ns (12.485%)  route 2.257ns (87.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 8.813 - 5.120 ) 
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.800     3.892    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X511Y92        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X511Y92        FDRE (Prop_fdre_C_Q)         0.269     4.161 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/Q
                         net (fo=2, routed)           0.578     4.739    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/in0
    SLICE_X510Y93        LUT1 (Prop_lut1_I0_O)        0.053     4.792 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1/O
                         net (fo=90, routed)          1.679     6.471    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0
    SLICE_X509Y95        FDSE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[36]/S
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.695     8.813    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X509Y95        FDSE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[36]/C
                         clock pessimism              0.176     8.989    
                         clock uncertainty           -0.035     8.954    
    SLICE_X509Y95        FDSE (Setup_fdse_C_S)       -0.367     8.587    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[36]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.322ns (12.485%)  route 2.257ns (87.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 8.813 - 5.120 ) 
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.800     3.892    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X511Y92        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X511Y92        FDRE (Prop_fdre_C_Q)         0.269     4.161 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/Q
                         net (fo=2, routed)           0.578     4.739    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/in0
    SLICE_X510Y93        LUT1 (Prop_lut1_I0_O)        0.053     4.792 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1/O
                         net (fo=90, routed)          1.679     6.471    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0
    SLICE_X509Y95        FDSE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.695     8.813    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X509Y95        FDSE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[4]/C
                         clock pessimism              0.176     8.989    
                         clock uncertainty           -0.035     8.954    
    SLICE_X509Y95        FDSE (Setup_fdse_C_S)       -0.367     8.587    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[4]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[56]/S
                            (rising edge-triggered cell FDSE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.322ns (12.485%)  route 2.257ns (87.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 8.813 - 5.120 ) 
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.800     3.892    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X511Y92        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X511Y92        FDRE (Prop_fdre_C_Q)         0.269     4.161 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/Q
                         net (fo=2, routed)           0.578     4.739    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/in0
    SLICE_X510Y93        LUT1 (Prop_lut1_I0_O)        0.053     4.792 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1/O
                         net (fo=90, routed)          1.679     6.471    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0
    SLICE_X509Y95        FDSE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[56]/S
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.695     8.813    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X509Y95        FDSE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[56]/C
                         clock pessimism              0.176     8.989    
                         clock uncertainty           -0.035     8.954    
    SLICE_X509Y95        FDSE (Setup_fdse_C_S)       -0.367     8.587    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[56]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.322ns (12.485%)  route 2.257ns (87.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 8.813 - 5.120 ) 
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.800     3.892    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X511Y92        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X511Y92        FDRE (Prop_fdre_C_Q)         0.269     4.161 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/Q
                         net (fo=2, routed)           0.578     4.739    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/in0
    SLICE_X510Y93        LUT1 (Prop_lut1_I0_O)        0.053     4.792 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1/O
                         net (fo=90, routed)          1.679     6.471    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0
    SLICE_X509Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.695     8.813    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X509Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/C
                         clock pessimism              0.176     8.989    
                         clock uncertainty           -0.035     8.954    
    SLICE_X509Y95        FDRE (Setup_fdre_C_R)       -0.367     8.587    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.322ns (12.485%)  route 2.257ns (87.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 8.813 - 5.120 ) 
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.800     3.892    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X511Y92        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X511Y92        FDRE (Prop_fdre_C_Q)         0.269     4.161 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/Q
                         net (fo=2, routed)           0.578     4.739    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/in0
    SLICE_X510Y93        LUT1 (Prop_lut1_I0_O)        0.053     4.792 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1/O
                         net (fo=90, routed)          1.679     6.471    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0
    SLICE_X509Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.695     8.813    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X509Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[11]/C
                         clock pessimism              0.176     8.989    
                         clock uncertainty           -0.035     8.954    
    SLICE_X509Y95        FDRE (Setup_fdre_C_R)       -0.367     8.587    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[11]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.322ns (12.485%)  route 2.257ns (87.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 8.813 - 5.120 ) 
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.800     3.892    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X511Y92        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X511Y92        FDRE (Prop_fdre_C_Q)         0.269     4.161 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/Q
                         net (fo=2, routed)           0.578     4.739    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/in0
    SLICE_X510Y93        LUT1 (Prop_lut1_I0_O)        0.053     4.792 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1/O
                         net (fo=90, routed)          1.679     6.471    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0
    SLICE_X509Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.695     8.813    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X509Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/C
                         clock pessimism              0.176     8.989    
                         clock uncertainty           -0.035     8.954    
    SLICE_X509Y95        FDRE (Setup_fdre_C_R)       -0.367     8.587    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.322ns (12.485%)  route 2.257ns (87.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 8.813 - 5.120 ) 
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.800     3.892    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X511Y92        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X511Y92        FDRE (Prop_fdre_C_Q)         0.269     4.161 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/Q
                         net (fo=2, routed)           0.578     4.739    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/in0
    SLICE_X510Y93        LUT1 (Prop_lut1_I0_O)        0.053     4.792 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1/O
                         net (fo=90, routed)          1.679     6.471    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0
    SLICE_X509Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.695     8.813    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X509Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/C
                         clock pessimism              0.176     8.989    
                         clock uncertainty           -0.035     8.954    
    SLICE_X509Y95        FDRE (Setup_fdre_C_R)       -0.367     8.587    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.282ns (11.264%)  route 2.222ns (88.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 8.813 - 5.120 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.747     3.839    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/rx_cdrlocked_reg
    SLICE_X488Y86        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X488Y86        FDRE (Prop_fdre_C_Q)         0.282     4.121 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         2.222     6.343    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X502Y94        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.695     8.813    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X502Y94        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[11]/C
                         clock pessimism              0.176     8.989    
                         clock uncertainty           -0.035     8.954    
    SLICE_X502Y94        FDRE (Setup_fdre_C_R)       -0.471     8.483    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[11]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  2.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.096%)  route 0.106ns (53.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.783     1.584    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X509Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X509Y95        FDRE (Prop_fdre_C_Q)         0.091     1.675 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/Q
                         net (fo=3, routed)           0.106     1.781    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[30]
    SLICE_X508Y94        SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.989     1.880    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X508Y94        SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/CLK
                         clock pessimism             -0.282     1.598    
    SLICE_X508Y94        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.716    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.118ns (34.346%)  route 0.226ns (65.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.768     1.569    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X516Y102       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y102       FDRE (Prop_fdre_C_Q)         0.118     1.687 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[25]/Q
                         net (fo=1, routed)           0.226     1.913    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i[25]
    SLICE_X512Y98        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.992     1.883    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X512Y98        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[25]/C
                         clock pessimism             -0.090     1.793    
    SLICE_X512Y98        FDRE (Hold_fdre_C_D)         0.040     1.833    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdatavalid_to_fifo_i_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.760%)  route 0.119ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.783     1.584    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X506Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdatavalid_to_fifo_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X506Y95        FDRE (Prop_fdre_C_Q)         0.100     1.684 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdatavalid_to_fifo_i_reg/Q
                         net (fo=3, routed)           0.119     1.803    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxdatavalid_to_fifo_i
    SLICE_X504Y94        SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.988     1.879    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X504Y94        SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1/CLK
                         clock pessimism             -0.258     1.621    
    SLICE_X504Y94        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.716    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.774%)  route 0.215ns (68.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.783     1.584    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X502Y98        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X502Y98        FDRE (Prop_fdre_C_Q)         0.100     1.684 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/Q
                         net (fo=2, routed)           0.215     1.899    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/D[0]
    SLICE_X505Y100       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.976     1.867    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X505Y100       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[0]/C
                         clock pessimism             -0.090     1.777    
    SLICE_X505Y100       FDRE (Hold_fdre_C_D)         0.032     1.809    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.093%)  route 0.066ns (39.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.781     1.582    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X501Y92        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X501Y92        FDRE (Prop_fdre_C_Q)         0.100     1.682 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[21]/Q
                         net (fo=2, routed)           0.066     1.748    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/en32_fifo_din_i[21]
    SLICE_X500Y92        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.987     1.878    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X500Y92        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[21]/C
                         clock pessimism             -0.285     1.593    
    SLICE_X500Y92        FDRE (Hold_fdre_C_D)         0.059     1.652    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.253ns (69.733%)  route 0.110ns (30.267%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.783     1.584    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X503Y99        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X503Y99        FDRE (Prop_fdre_C_Q)         0.100     1.684 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[7]/Q
                         net (fo=2, routed)           0.109     1.793    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[7]
    SLICE_X503Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.905 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[4]_i_1_n_0
    SLICE_X503Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.947 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[8]_i_1_n_7
    SLICE_X503Y100       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.976     1.867    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X503Y100       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[8]/C
                         clock pessimism             -0.090     1.777    
    SLICE_X503Y100       FDRE (Hold_fdre_C_D)         0.071     1.848    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.859%)  route 0.259ns (72.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.767     1.568    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X510Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X510Y101       FDRE (Prop_fdre_C_Q)         0.100     1.668 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[30]/Q
                         net (fo=2, routed)           0.259     1.927    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/rxdata_from_gtx_i_reg[31][30]
    SLICE_X509Y96        FDSE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.989     1.880    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X509Y96        FDSE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[30]/C
                         clock pessimism             -0.090     1.790    
    SLICE_X509Y96        FDSE (Hold_fdse_C_D)         0.033     1.823    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.989%)  route 0.260ns (67.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.766     1.567    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X509Y102       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X509Y102       FDRE (Prop_fdre_C_Q)         0.100     1.667 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[16]/Q
                         net (fo=2, routed)           0.260     1.927    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/rxdata_from_gtx_i_reg[31][16]
    SLICE_X509Y97        LUT3 (Prop_lut3_I0_O)        0.028     1.955 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i[16]_i_1/O
                         net (fo=1, routed)           0.000     1.955    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/tempData[15]
    SLICE_X509Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.990     1.881    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X509Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/C
                         clock pessimism             -0.090     1.791    
    SLICE_X509Y97        FDRE (Hold_fdre_C_D)         0.060     1.851    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.146ns (37.374%)  route 0.245ns (62.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.768     1.569    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X512Y100       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y100       FDRE (Prop_fdre_C_Q)         0.118     1.687 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[26]/Q
                         net (fo=2, routed)           0.245     1.932    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/rxdata_from_gtx_i_reg[31][26]
    SLICE_X510Y99        LUT3 (Prop_lut3_I0_O)        0.028     1.960 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.960    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/tempData[5]
    SLICE_X510Y99        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.991     1.882    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X510Y99        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[26]/C
                         clock pessimism             -0.090     1.792    
    SLICE_X510Y99        FDRE (Hold_fdre_C_D)         0.060     1.852    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.780     1.581    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_cdrlocked_reg
    SLICE_X507Y87        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X507Y87        FDRE (Prop_fdre_C_Q)         0.100     1.681 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.736    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X507Y87        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.985     1.876    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_cdrlocked_reg
    SLICE_X507Y87        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg/C
                         clock pessimism             -0.295     1.581    
    SLICE_X507Y87        FDRE (Hold_fdre_C_D)         0.047     1.628    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            4.000         5.120       1.120      GTXE2_CHANNEL_X0Y8  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            4.000         5.120       1.120      GTXE2_CHANNEL_X0Y8  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            3.200         5.120       1.920      GTXE2_CHANNEL_X0Y8  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            2.183         5.120       2.937      RAMB36_X9Y18        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.600         5.120       3.520      BUFGCTRL_X0Y16      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X504Y100      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[14]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X504Y100      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X505Y100      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X505Y100      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[5]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X505Y100      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[6]/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X516Y105      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxdatavalid_i_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y103      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y103      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y103      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X516Y104      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X512Y102      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X512Y102      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X512Y102      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X512Y102      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X512Y102      b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y93       b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y94       b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y94       b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y94       b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[33].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y94       b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y94       b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y94       b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[4].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y94       b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[5].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y94       b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y97       b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[7].SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
  To Clock:  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            3.200         5.120       1.920      GTXE2_CHANNEL_X0Y8  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.600         5.120       3.520      BUFGCTRL_X0Y18      b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         5.120       3.871      MMCME2_ADV_X0Y1     b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y1     b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y1     b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y1     b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y1     b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y1     b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.120       3.871      MMCME2_ADV_X0Y1  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.120       3.871      MMCME2_ADV_X0Y1  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y1  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y1  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.521ns (18.913%)  route 2.234ns (81.087%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.105ns = ( 12.225 - 5.120 ) 
    Source Clock Delay      (SCD):    7.535ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.794     7.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y141       FDRE (Prop_fdre_C_Q)         0.308     7.843 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.573     8.416    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X517Y142       LUT4 (Prop_lut4_I0_O)        0.053     8.469 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.292     8.762    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X517Y141       LUT5 (Prop_lut5_I4_O)        0.053     8.815 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.447     9.262    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X517Y140       LUT6 (Prop_lut6_I5_O)        0.053     9.315 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.303     9.618    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X515Y140       LUT2 (Prop_lut2_I0_O)        0.054     9.672 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.617    10.290    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X516Y143       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.684    12.225    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y143       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.409    12.634    
                         clock uncertainty           -0.059    12.575    
    SLICE_X516Y143       FDRE (Setup_fdre_C_CE)      -0.331    12.244    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.521ns (19.658%)  route 2.129ns (80.342%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.105ns = ( 12.225 - 5.120 ) 
    Source Clock Delay      (SCD):    7.535ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.794     7.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y141       FDRE (Prop_fdre_C_Q)         0.308     7.843 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.573     8.416    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X517Y142       LUT4 (Prop_lut4_I0_O)        0.053     8.469 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.292     8.762    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X517Y141       LUT5 (Prop_lut5_I4_O)        0.053     8.815 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.447     9.262    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X517Y140       LUT6 (Prop_lut6_I5_O)        0.053     9.315 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.303     9.618    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X515Y140       LUT2 (Prop_lut2_I0_O)        0.054     9.672 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.513    10.185    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X516Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.684    12.225    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.409    12.634    
                         clock uncertainty           -0.059    12.575    
    SLICE_X516Y142       FDRE (Setup_fdre_C_CE)      -0.331    12.244    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.521ns (19.658%)  route 2.129ns (80.342%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.105ns = ( 12.225 - 5.120 ) 
    Source Clock Delay      (SCD):    7.535ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.794     7.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y141       FDRE (Prop_fdre_C_Q)         0.308     7.843 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.573     8.416    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X517Y142       LUT4 (Prop_lut4_I0_O)        0.053     8.469 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.292     8.762    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X517Y141       LUT5 (Prop_lut5_I4_O)        0.053     8.815 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.447     9.262    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X517Y140       LUT6 (Prop_lut6_I5_O)        0.053     9.315 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.303     9.618    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X515Y140       LUT2 (Prop_lut2_I0_O)        0.054     9.672 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.513    10.185    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X516Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.684    12.225    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.409    12.634    
                         clock uncertainty           -0.059    12.575    
    SLICE_X516Y142       FDRE (Setup_fdre_C_CE)      -0.331    12.244    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.521ns (19.658%)  route 2.129ns (80.342%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.105ns = ( 12.225 - 5.120 ) 
    Source Clock Delay      (SCD):    7.535ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.794     7.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y141       FDRE (Prop_fdre_C_Q)         0.308     7.843 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.573     8.416    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X517Y142       LUT4 (Prop_lut4_I0_O)        0.053     8.469 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.292     8.762    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X517Y141       LUT5 (Prop_lut5_I4_O)        0.053     8.815 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.447     9.262    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X517Y140       LUT6 (Prop_lut6_I5_O)        0.053     9.315 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.303     9.618    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X515Y140       LUT2 (Prop_lut2_I0_O)        0.054     9.672 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.513    10.185    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X516Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.684    12.225    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.409    12.634    
                         clock uncertainty           -0.059    12.575    
    SLICE_X516Y142       FDRE (Setup_fdre_C_CE)      -0.331    12.244    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.521ns (19.658%)  route 2.129ns (80.342%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.105ns = ( 12.225 - 5.120 ) 
    Source Clock Delay      (SCD):    7.535ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.794     7.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y141       FDRE (Prop_fdre_C_Q)         0.308     7.843 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.573     8.416    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X517Y142       LUT4 (Prop_lut4_I0_O)        0.053     8.469 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.292     8.762    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X517Y141       LUT5 (Prop_lut5_I4_O)        0.053     8.815 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.447     9.262    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X517Y140       LUT6 (Prop_lut6_I5_O)        0.053     9.315 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.303     9.618    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X515Y140       LUT2 (Prop_lut2_I0_O)        0.054     9.672 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.513    10.185    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X516Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.684    12.225    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.409    12.634    
                         clock uncertainty           -0.059    12.575    
    SLICE_X516Y142       FDRE (Setup_fdre_C_CE)      -0.331    12.244    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.521ns (20.150%)  route 2.065ns (79.850%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.105ns = ( 12.225 - 5.120 ) 
    Source Clock Delay      (SCD):    7.535ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.794     7.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y141       FDRE (Prop_fdre_C_Q)         0.308     7.843 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.573     8.416    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X517Y142       LUT4 (Prop_lut4_I0_O)        0.053     8.469 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.292     8.762    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X517Y141       LUT5 (Prop_lut5_I4_O)        0.053     8.815 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.447     9.262    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X517Y140       LUT6 (Prop_lut6_I5_O)        0.053     9.315 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.303     9.618    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X515Y140       LUT2 (Prop_lut2_I0_O)        0.054     9.672 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.448    10.121    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.684    12.225    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.430    12.655    
                         clock uncertainty           -0.059    12.596    
    SLICE_X516Y141       FDRE (Setup_fdre_C_CE)      -0.331    12.265    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.521ns (20.150%)  route 2.065ns (79.850%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.105ns = ( 12.225 - 5.120 ) 
    Source Clock Delay      (SCD):    7.535ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.794     7.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y141       FDRE (Prop_fdre_C_Q)         0.308     7.843 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.573     8.416    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X517Y142       LUT4 (Prop_lut4_I0_O)        0.053     8.469 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.292     8.762    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X517Y141       LUT5 (Prop_lut5_I4_O)        0.053     8.815 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.447     9.262    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X517Y140       LUT6 (Prop_lut6_I5_O)        0.053     9.315 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.303     9.618    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X515Y140       LUT2 (Prop_lut2_I0_O)        0.054     9.672 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.448    10.121    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.684    12.225    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.430    12.655    
                         clock uncertainty           -0.059    12.596    
    SLICE_X516Y141       FDRE (Setup_fdre_C_CE)      -0.331    12.265    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.521ns (20.150%)  route 2.065ns (79.850%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.105ns = ( 12.225 - 5.120 ) 
    Source Clock Delay      (SCD):    7.535ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.794     7.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y141       FDRE (Prop_fdre_C_Q)         0.308     7.843 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.573     8.416    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X517Y142       LUT4 (Prop_lut4_I0_O)        0.053     8.469 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.292     8.762    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X517Y141       LUT5 (Prop_lut5_I4_O)        0.053     8.815 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.447     9.262    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X517Y140       LUT6 (Prop_lut6_I5_O)        0.053     9.315 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.303     9.618    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X515Y140       LUT2 (Prop_lut2_I0_O)        0.054     9.672 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.448    10.121    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.684    12.225    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.430    12.655    
                         clock uncertainty           -0.059    12.596    
    SLICE_X516Y141       FDRE (Setup_fdre_C_CE)      -0.331    12.265    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.521ns (20.150%)  route 2.065ns (79.850%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.105ns = ( 12.225 - 5.120 ) 
    Source Clock Delay      (SCD):    7.535ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.794     7.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y141       FDRE (Prop_fdre_C_Q)         0.308     7.843 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.573     8.416    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X517Y142       LUT4 (Prop_lut4_I0_O)        0.053     8.469 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.292     8.762    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X517Y141       LUT5 (Prop_lut5_I4_O)        0.053     8.815 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.447     9.262    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X517Y140       LUT6 (Prop_lut6_I5_O)        0.053     9.315 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.303     9.618    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X515Y140       LUT2 (Prop_lut2_I0_O)        0.054     9.672 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.448    10.121    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.684    12.225    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.430    12.655    
                         clock uncertainty           -0.059    12.596    
    SLICE_X516Y141       FDRE (Setup_fdre_C_CE)      -0.331    12.265    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.521ns (20.741%)  route 1.991ns (79.259%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.104ns = ( 12.224 - 5.120 ) 
    Source Clock Delay      (SCD):    7.535ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.794     7.535    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y141       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y141       FDRE (Prop_fdre_C_Q)         0.308     7.843 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.573     8.416    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X517Y142       LUT4 (Prop_lut4_I0_O)        0.053     8.469 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.292     8.762    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X517Y141       LUT5 (Prop_lut5_I4_O)        0.053     8.815 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.447     9.262    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X517Y140       LUT6 (Prop_lut6_I5_O)        0.053     9.315 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.303     9.618    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X515Y140       LUT2 (Prop_lut2_I0_O)        0.054     9.672 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.375    10.047    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X516Y139       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.683    12.224    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X516Y139       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.409    12.633    
                         clock uncertainty           -0.059    12.574    
    SLICE_X516Y139       FDRE (Setup_fdre_C_CE)      -0.331    12.243    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  2.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.783     2.943    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X515Y93        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X515Y93        FDRE (Prop_fdre_C_Q)         0.100     3.043 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     3.098    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X515Y93        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.989     3.525    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X515Y93        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.582     2.943    
    SLICE_X515Y93        FDRE (Hold_fdre_C_D)         0.047     2.990    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.768     2.928    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X517Y140       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y140       FDRE (Prop_fdre_C_Q)         0.100     3.028 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     3.083    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to
    SLICE_X517Y140       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.979     3.515    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X517Y140       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.587     2.928    
    SLICE_X517Y140       FDRE (Hold_fdre_C_D)         0.047     2.975    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.768     2.928    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X515Y140       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X515Y140       FDRE (Prop_fdre_C_Q)         0.100     3.028 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     3.083    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to
    SLICE_X515Y140       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.979     3.515    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X515Y140       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.587     2.928    
    SLICE_X515Y140       FDRE (Hold_fdre_C_D)         0.047     2.975    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.765     2.925    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X515Y135       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X515Y135       FDRE (Prop_fdre_C_Q)         0.100     3.025 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     3.080    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to
    SLICE_X515Y135       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.975     3.511    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X515Y135       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.586     2.925    
    SLICE_X515Y135       FDRE (Hold_fdre_C_D)         0.047     2.972    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.783     2.943    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X514Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X514Y95        FDRE (Prop_fdre_C_Q)         0.100     3.043 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.061     3.104    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X514Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.989     3.525    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X514Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.582     2.943    
    SLICE_X514Y95        FDRE (Hold_fdre_C_D)         0.047     2.990    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.784     2.944    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X514Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X514Y97        FDRE (Prop_fdre_C_Q)         0.100     3.044 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.061     3.105    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X514Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.990     3.526    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X514Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.582     2.944    
    SLICE_X514Y97        FDRE (Hold_fdre_C_D)         0.047     2.991    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.563%)  route 0.100ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.768     2.928    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X515Y140       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X515Y140       FDRE (Prop_fdre_C_Q)         0.091     3.019 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/Q
                         net (fo=1, routed)           0.100     3.119    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3
    SLICE_X514Y140       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.979     3.515    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X514Y140       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C
                         clock pessimism             -0.576     2.939    
    SLICE_X514Y140       FDRE (Hold_fdre_C_D)         0.002     2.941    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.783     2.943    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X514Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X514Y95        FDRE (Prop_fdre_C_Q)         0.091     3.034 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/Q
                         net (fo=1, routed)           0.109     3.143    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2
    SLICE_X514Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.989     3.525    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X514Y95        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
                         clock pessimism             -0.582     2.943    
    SLICE_X514Y95        FDRE (Hold_fdre_C_D)         0.006     2.949    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.783     2.943    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X515Y93        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X515Y93        FDRE (Prop_fdre_C_Q)         0.091     3.034 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/Q
                         net (fo=1, routed)           0.109     3.143    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2
    SLICE_X515Y93        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.989     3.525    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X515Y93        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
                         clock pessimism             -0.582     2.943    
    SLICE_X515Y93        FDRE (Hold_fdre_C_D)         0.006     2.949    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.784     2.944    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X514Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X514Y97        FDRE (Prop_fdre_C_Q)         0.091     3.035 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/Q
                         net (fo=1, routed)           0.109     3.144    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2
    SLICE_X514Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.990     3.526    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X514Y97        FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
                         clock pessimism             -0.582     2.944    
    SLICE_X514Y97        FDRE (Hold_fdre_C_D)         0.006     2.950    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            4.000         5.120       1.120      GTXE2_CHANNEL_X0Y10  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            4.000         5.120       1.120      GTXE2_CHANNEL_X0Y8   b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.600         5.120       3.520      BUFGCTRL_X0Y3        b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         5.120       3.871      MMCME2_ADV_X0Y1      b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X517Y140       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X517Y140       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X515Y140       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X515Y140       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X515Y135       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X515Y135       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y1      b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X514Y97        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X514Y97        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X515Y135       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X515Y135       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X514Y97        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X514Y97        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X517Y140       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X517Y140       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X515Y140       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X515Y140       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X515Y93        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X514Y95        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X514Y95        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X514Y95        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X514Y95        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X514Y95        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X516Y143       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X515Y93        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X515Y93        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X515Y93        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.428ns (10.648%)  route 3.591ns (89.352%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.136ns = ( 17.376 - 10.240 ) 
    Source Clock Delay      (SCD):    7.484ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.743     7.484    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X470Y149       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X470Y149       FDRE (Prop_fdre_C_Q)         0.269     7.753 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/Q
                         net (fo=5, routed)           0.596     8.349    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/sckt_wrst_i
    SLICE_X470Y148       LUT3 (Prop_lut3_I0_O)        0.053     8.402 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2__1/O
                         net (fo=1, routed)           0.459     8.861    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/fifo_rst_active__1
    SLICE_X470Y148       LUT5 (Prop_lut5_I0_O)        0.053     8.914 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1__1/O
                         net (fo=5, routed)           0.693     9.607    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/wr_rst_busy_i2_out
    SLICE_X472Y146       LUT5 (Prop_lut5_I4_O)        0.053     9.660 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__1/O
                         net (fo=35, routed)          1.843    11.503    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X9Y28         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.715    17.376    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_c2c_phy_clk
    RAMB36_X9Y28         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.409    17.785    
                         clock uncertainty           -0.064    17.720    
    RAMB36_X9Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.451    17.269    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         17.269    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.428ns (10.648%)  route 3.591ns (89.352%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.136ns = ( 17.376 - 10.240 ) 
    Source Clock Delay      (SCD):    7.484ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.743     7.484    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X470Y149       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X470Y149       FDRE (Prop_fdre_C_Q)         0.269     7.753 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/Q
                         net (fo=5, routed)           0.596     8.349    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/sckt_wrst_i
    SLICE_X470Y148       LUT3 (Prop_lut3_I0_O)        0.053     8.402 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2__1/O
                         net (fo=1, routed)           0.459     8.861    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/fifo_rst_active__1
    SLICE_X470Y148       LUT5 (Prop_lut5_I0_O)        0.053     8.914 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1__1/O
                         net (fo=5, routed)           0.693     9.607    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/wr_rst_busy_i2_out
    SLICE_X472Y146       LUT5 (Prop_lut5_I4_O)        0.053     9.660 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__1/O
                         net (fo=35, routed)          1.843    11.503    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X9Y28         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.715    17.376    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_c2c_phy_clk
    RAMB36_X9Y28         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.409    17.785    
                         clock uncertainty           -0.064    17.720    
    RAMB36_X9Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.451    17.269    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         17.269    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.428ns (10.953%)  route 3.480ns (89.047%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.136ns = ( 17.376 - 10.240 ) 
    Source Clock Delay      (SCD):    7.484ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.743     7.484    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X470Y149       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X470Y149       FDRE (Prop_fdre_C_Q)         0.269     7.753 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/Q
                         net (fo=5, routed)           0.596     8.349    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/sckt_wrst_i
    SLICE_X470Y148       LUT3 (Prop_lut3_I0_O)        0.053     8.402 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2__1/O
                         net (fo=1, routed)           0.459     8.861    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/fifo_rst_active__1
    SLICE_X470Y148       LUT5 (Prop_lut5_I0_O)        0.053     8.914 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1__1/O
                         net (fo=5, routed)           0.693     9.607    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/wr_rst_busy_i2_out
    SLICE_X472Y146       LUT5 (Prop_lut5_I4_O)        0.053     9.660 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__1/O
                         net (fo=35, routed)          1.732    11.392    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X9Y28         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.715    17.376    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_c2c_phy_clk
    RAMB36_X9Y28         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.409    17.785    
                         clock uncertainty           -0.064    17.720    
    RAMB36_X9Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.451    17.269    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         17.269    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.543ns (14.555%)  route 3.188ns (85.445%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.147ns = ( 17.387 - 10.240 ) 
    Source Clock Delay      (SCD):    7.489ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.748     7.489    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/axi_c2c_phy_clk
    SLICE_X492Y102       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X492Y102       FDRE (Prop_fdre_C_Q)         0.282     7.771 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.565     8.336    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/Q_reg_reg[0]_5
    SLICE_X493Y101       LUT3 (Prop_lut3_I2_O)        0.155     8.491 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2__0/O
                         net (fo=1, routed)           0.429     8.920    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/fifo_rst_active__1
    SLICE_X494Y101       LUT5 (Prop_lut5_I0_O)        0.053     8.973 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1__0/O
                         net (fo=5, routed)           0.613     9.587    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/wr_rst_busy_i2_out
    SLICE_X495Y97        LUT5 (Prop_lut5_I4_O)        0.053     9.640 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0/O
                         net (fo=38, routed)          1.580    11.220    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X9Y19         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.726    17.387    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_c2c_phy_clk
    RAMB36_X9Y19         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.320    17.707    
                         clock uncertainty           -0.064    17.642    
    RAMB36_X9Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.451    17.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         17.191    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.543ns (14.555%)  route 3.188ns (85.445%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.147ns = ( 17.387 - 10.240 ) 
    Source Clock Delay      (SCD):    7.489ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.748     7.489    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/axi_c2c_phy_clk
    SLICE_X492Y102       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X492Y102       FDRE (Prop_fdre_C_Q)         0.282     7.771 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.565     8.336    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/Q_reg_reg[0]_5
    SLICE_X493Y101       LUT3 (Prop_lut3_I2_O)        0.155     8.491 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2__0/O
                         net (fo=1, routed)           0.429     8.920    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/fifo_rst_active__1
    SLICE_X494Y101       LUT5 (Prop_lut5_I0_O)        0.053     8.973 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1__0/O
                         net (fo=5, routed)           0.613     9.587    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/wr_rst_busy_i2_out
    SLICE_X495Y97        LUT5 (Prop_lut5_I4_O)        0.053     9.640 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0/O
                         net (fo=38, routed)          1.580    11.220    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X9Y19         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.726    17.387    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_c2c_phy_clk
    RAMB36_X9Y19         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.320    17.707    
                         clock uncertainty           -0.064    17.642    
    RAMB36_X9Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.451    17.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         17.191    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.543ns (14.555%)  route 3.188ns (85.445%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.147ns = ( 17.387 - 10.240 ) 
    Source Clock Delay      (SCD):    7.489ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.748     7.489    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/axi_c2c_phy_clk
    SLICE_X492Y102       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X492Y102       FDRE (Prop_fdre_C_Q)         0.282     7.771 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.565     8.336    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/Q_reg_reg[0]_5
    SLICE_X493Y101       LUT3 (Prop_lut3_I2_O)        0.155     8.491 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2__0/O
                         net (fo=1, routed)           0.429     8.920    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/fifo_rst_active__1
    SLICE_X494Y101       LUT5 (Prop_lut5_I0_O)        0.053     8.973 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1__0/O
                         net (fo=5, routed)           0.613     9.587    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/wr_rst_busy_i2_out
    SLICE_X495Y97        LUT5 (Prop_lut5_I4_O)        0.053     9.640 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0/O
                         net (fo=38, routed)          1.580    11.220    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X9Y19         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.726    17.387    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_c2c_phy_clk
    RAMB36_X9Y19         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.320    17.707    
                         clock uncertainty           -0.064    17.642    
    RAMB36_X9Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.451    17.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         17.191    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.543ns (14.555%)  route 3.188ns (85.445%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.147ns = ( 17.387 - 10.240 ) 
    Source Clock Delay      (SCD):    7.489ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.748     7.489    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/axi_c2c_phy_clk
    SLICE_X492Y102       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X492Y102       FDRE (Prop_fdre_C_Q)         0.282     7.771 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.565     8.336    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/Q_reg_reg[0]_5
    SLICE_X493Y101       LUT3 (Prop_lut3_I2_O)        0.155     8.491 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2__0/O
                         net (fo=1, routed)           0.429     8.920    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/fifo_rst_active__1
    SLICE_X494Y101       LUT5 (Prop_lut5_I0_O)        0.053     8.973 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1__0/O
                         net (fo=5, routed)           0.613     9.587    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/wr_rst_busy_i2_out
    SLICE_X495Y97        LUT5 (Prop_lut5_I4_O)        0.053     9.640 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0/O
                         net (fo=38, routed)          1.580    11.220    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X9Y19         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.726    17.387    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_c2c_phy_clk
    RAMB36_X9Y19         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.320    17.707    
                         clock uncertainty           -0.064    17.642    
    RAMB36_X9Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.451    17.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         17.191    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.428ns (11.400%)  route 3.326ns (88.600%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.136ns = ( 17.376 - 10.240 ) 
    Source Clock Delay      (SCD):    7.484ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.743     7.484    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X470Y149       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X470Y149       FDRE (Prop_fdre_C_Q)         0.269     7.753 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/Q
                         net (fo=5, routed)           0.596     8.349    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/sckt_wrst_i
    SLICE_X470Y148       LUT3 (Prop_lut3_I0_O)        0.053     8.402 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2__1/O
                         net (fo=1, routed)           0.459     8.861    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/fifo_rst_active__1
    SLICE_X470Y148       LUT5 (Prop_lut5_I0_O)        0.053     8.914 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1__1/O
                         net (fo=5, routed)           0.693     9.607    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/wr_rst_busy_i2_out
    SLICE_X472Y146       LUT5 (Prop_lut5_I4_O)        0.053     9.660 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__1/O
                         net (fo=35, routed)          1.578    11.238    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X9Y28         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.715    17.376    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_c2c_phy_clk
    RAMB36_X9Y28         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.409    17.785    
                         clock uncertainty           -0.064    17.720    
    RAMB36_X9Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.451    17.269    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         17.269    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.428ns (11.558%)  route 3.275ns (88.442%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.136ns = ( 17.376 - 10.240 ) 
    Source Clock Delay      (SCD):    7.484ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.743     7.484    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X470Y149       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X470Y149       FDRE (Prop_fdre_C_Q)         0.269     7.753 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/Q
                         net (fo=5, routed)           0.596     8.349    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/sckt_wrst_i
    SLICE_X470Y148       LUT3 (Prop_lut3_I0_O)        0.053     8.402 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2__1/O
                         net (fo=1, routed)           0.459     8.861    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/fifo_rst_active__1
    SLICE_X470Y148       LUT5 (Prop_lut5_I0_O)        0.053     8.914 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1__1/O
                         net (fo=5, routed)           0.693     9.607    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/wr_rst_busy_i2_out
    SLICE_X472Y146       LUT5 (Prop_lut5_I4_O)        0.053     9.660 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__1/O
                         net (fo=35, routed)          1.527    11.187    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X9Y28         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.715    17.376    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_c2c_phy_clk
    RAMB36_X9Y28         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.409    17.785    
                         clock uncertainty           -0.064    17.720    
    RAMB36_X9Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.451    17.269    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         17.269    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.428ns (11.558%)  route 3.275ns (88.442%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.136ns = ( 17.376 - 10.240 ) 
    Source Clock Delay      (SCD):    7.484ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.743     7.484    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X470Y149       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X470Y149       FDRE (Prop_fdre_C_Q)         0.269     7.753 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg/Q
                         net (fo=5, routed)           0.596     8.349    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/sckt_wrst_i
    SLICE_X470Y148       LUT3 (Prop_lut3_I0_O)        0.053     8.402 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2__1/O
                         net (fo=1, routed)           0.459     8.861    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/fifo_rst_active__1
    SLICE_X470Y148       LUT5 (Prop_lut5_I0_O)        0.053     8.914 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1__1/O
                         net (fo=5, routed)           0.693     9.607    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/wr_rst_busy_i2_out
    SLICE_X472Y146       LUT5 (Prop_lut5_I4_O)        0.053     9.660 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__1/O
                         net (fo=35, routed)          1.527    11.187    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X9Y28         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.715    17.376    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_c2c_phy_clk
    RAMB36_X9Y28         RAMB36E1                                     r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.409    17.785    
                         clock uncertainty           -0.064    17.720    
    RAMB36_X9Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.451    17.269    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         17.269    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  6.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.112%)  route 0.191ns (59.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.757     2.917    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X497Y99        FDSE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X497Y99        FDSE (Prop_fdse_C_Q)         0.100     3.017 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/state_reg[0]/Q
                         net (fo=9, routed)           0.191     3.208    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/state[0]
    SLICE_X497Y100       LUT6 (Prop_lut6_I0_O)        0.028     3.236 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_i_1/O
                         net (fo=1, routed)           0.000     3.236    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_i_1_n_0
    SLICE_X497Y100       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.953     3.489    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X497Y100       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/C
                         clock pessimism             -0.376     3.113    
    SLICE_X497Y100       FDCE (Hold_fdce_C_D)         0.060     3.173    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.223ns (62.112%)  route 0.136ns (37.888%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.755     2.915    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/axi_c2c_phy_clk
    SLICE_X487Y99        FDSE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X487Y99        FDSE (Prop_fdse_C_Q)         0.091     3.006 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=4, routed)           0.136     3.142    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Q[0]
    SLICE_X488Y100       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.132     3.274 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/O[1]
                         net (fo=1, routed)           0.000     3.274    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_6
    SLICE_X488Y100       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.951     3.487    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/axi_c2c_phy_clk
    SLICE_X488Y100       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/C
                         clock pessimism             -0.376     3.111    
    SLICE_X488Y100       FDCE (Hold_fdce_C_D)         0.092     3.203    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.203    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.221%)  route 0.054ns (29.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.514ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.767     2.927    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X509Y105       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X509Y105       FDRE (Prop_fdre_C_Q)         0.100     3.027 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[38]/Q
                         net (fo=1, routed)           0.054     3.081    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg_n_0_[38]
    SLICE_X508Y105       LUT3 (Prop_lut3_I0_O)        0.028     3.109 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1[38]_i_1__0/O
                         net (fo=1, routed)           0.000     3.109    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1[38]_i_1__0_n_0
    SLICE_X508Y105       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.978     3.514    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X508Y105       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[38]/C
                         clock pessimism             -0.576     2.938    
    SLICE_X508Y105       FDRE (Hold_fdre_C_D)         0.087     3.025    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[38]
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.074%)  route 0.237ns (64.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.741     2.901    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/axi_c2c_phy_clk
    SLICE_X487Y100       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X487Y100       FDRE (Prop_fdre_C_Q)         0.100     3.001 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=3, routed)           0.237     3.238    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d2_reg[7][2]
    SLICE_X486Y99        LUT2 (Prop_lut2_I1_O)        0.028     3.266 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.000     3.266    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[1]
    SLICE_X486Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.960     3.496    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X486Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.376     3.120    
    SLICE_X486Y99        FDCE (Hold_fdce_C_D)         0.061     3.181    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.766     2.926    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X505Y105       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X505Y105       FDRE (Prop_fdre_C_Q)         0.100     3.026 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[21]/Q
                         net (fo=1, routed)           0.056     3.082    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2[21]
    SLICE_X504Y105       LUT3 (Prop_lut3_I0_O)        0.028     3.110 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[21]_i_1/O
                         net (fo=1, routed)           0.000     3.110    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[21]_i_1_n_0
    SLICE_X504Y105       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.977     3.513    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X504Y105       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[21]/C
                         clock pessimism             -0.576     2.937    
    SLICE_X504Y105       FDRE (Hold_fdre_C_D)         0.087     3.024    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXDATA[63]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.091ns (26.406%)  route 0.254ns (73.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.759     2.919    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/scrambler_64b66b_gtx0_i/user_clk
    SLICE_X517Y128       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y128       FDRE (Prop_fdre_C_Q)         0.091     3.010 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[63]/Q
                         net (fo=1, routed)           0.254     3.264    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/SCRAMBLED_DATA_OUT_reg[63][63]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXDATA[63]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.168     3.704    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/user_clk
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.573     3.131    
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[63])
                                                      0.042     3.173    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           3.264    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXDATA[9]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.100ns (24.777%)  route 0.304ns (75.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.711ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.769     2.929    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/out
    SLICE_X513Y105       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X513Y105       FDRE (Prop_fdre_C_Q)         0.100     3.029 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[9]/Q
                         net (fo=1, routed)           0.304     3.333    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/SCRAMBLED_DATA_OUT[9]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.175     3.711    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/MMCM_RESET_reg_0
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.549     3.162    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.078     3.240    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXDATA[62]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.091ns (26.397%)  route 0.254ns (73.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.759     2.919    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/scrambler_64b66b_gtx0_i/user_clk
    SLICE_X517Y128       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y128       FDRE (Prop_fdre_C_Q)         0.091     3.010 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[62]/Q
                         net (fo=1, routed)           0.254     3.264    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/SCRAMBLED_DATA_OUT_reg[63][62]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXDATA[62]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.168     3.704    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/user_clk
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.573     3.131    
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[62])
                                                      0.040     3.171    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -3.171    
                         arrival time                           3.264    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXDATA[59]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.100ns (24.460%)  route 0.309ns (75.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.759     2.919    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/scrambler_64b66b_gtx0_i/user_clk
    SLICE_X511Y129       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X511Y129       FDRE (Prop_fdre_C_Q)         0.100     3.019 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[59]/Q
                         net (fo=1, routed)           0.309     3.328    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/SCRAMBLED_DATA_OUT_reg[63][59]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXDATA[59]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.168     3.704    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/user_clk
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.549     3.155    
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[59])
                                                      0.078     3.233    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.081%)  route 0.248ns (65.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.741     2.901    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/axi_c2c_phy_clk
    SLICE_X487Y100       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X487Y100       FDRE (Prop_fdre_C_Q)         0.100     3.001 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=3, routed)           0.248     3.249    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d2_reg[7][2]
    SLICE_X489Y99        LUT2 (Prop_lut2_I0_O)        0.028     3.277 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[2]_i_1/O
                         net (fo=1, routed)           0.000     3.277    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[2]
    SLICE_X489Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.960     3.496    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X489Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.376     3.120    
    SLICE_X489Y99        FDCE (Hold_fdce_C_D)         0.060     3.180    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.180    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            8.000         10.240      2.240      GTXE2_CHANNEL_X0Y10  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            8.000         10.240      2.240      GTXE2_CHANNEL_X0Y8   b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            2.183         10.240      8.057      RAMB18_X9Y50         b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.183         10.240      8.057      RAMB36_X9Y21         b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK           n/a            2.183         10.240      8.057      RAMB36_X9Y29         b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     FIFO36E1/RDCLK           n/a            2.183         10.240      8.057      RAMB36_X9Y18         b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.183         10.240      8.057      RAMB36_X8Y27         b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.183         10.240      8.057      RAMB36_X9Y28         b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.183         10.240      8.057      RAMB36_X9Y22         b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.183         10.240      8.057      RAMB36_X9Y27         b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       10.240      203.120    MMCME2_ADV_X0Y1      b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X504Y141       b2000t_c2c_bram_i/aurora_64b66b_1/inst/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X500Y86        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X500Y86        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X498Y148       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X498Y148       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.120       4.340      SLICE_X498Y148       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.120       4.340      SLICE_X498Y148       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.120       4.340      SLICE_X498Y86        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X504Y96        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X504Y96        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X504Y96        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.120       4.340      SLICE_X498Y86        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X504Y96        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.120       4.340      SLICE_X498Y86        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X504Y141       b2000t_c2c_bram_i/aurora_64b66b_1/inst/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X498Y148       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X498Y148       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.120       4.340      SLICE_X498Y148       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.120       4.340      SLICE_X498Y148       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X500Y86        b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.428ns (15.626%)  route 2.311ns (84.374%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 8.799 - 5.120 ) 
    Source Clock Delay      (SCD):    3.879ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.787     3.879    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X507Y136       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X507Y136       FDRE (Prop_fdre_C_Q)         0.269     4.148 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/Q
                         net (fo=3, routed)           0.769     4.917    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[24]
    SLICE_X505Y137       LUT6 (Prop_lut6_I1_O)        0.053     4.970 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=1, routed)           0.450     5.420    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X505Y138       LUT6 (Prop_lut6_I0_O)        0.053     5.473 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_1/O
                         net (fo=3, routed)           0.700     6.173    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect
    SLICE_X500Y147       LUT2 (Prop_lut2_I0_O)        0.053     6.226 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_pulse_r_i_1/O
                         net (fo=2, routed)           0.393     6.618    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/D[1]
    SLICE_X502Y149       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.681     8.799    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X502Y149       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg/C
                         clock pessimism              0.183     8.982    
                         clock uncertainty           -0.035     8.947    
    SLICE_X502Y149       FDRE (Setup_fdre_C_D)       -0.034     8.913    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.428ns (15.663%)  route 2.305ns (84.337%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 8.799 - 5.120 ) 
    Source Clock Delay      (SCD):    3.879ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.787     3.879    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X507Y136       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X507Y136       FDRE (Prop_fdre_C_Q)         0.269     4.148 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/Q
                         net (fo=3, routed)           0.769     4.917    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[24]
    SLICE_X505Y137       LUT6 (Prop_lut6_I1_O)        0.053     4.970 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=1, routed)           0.450     5.420    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X505Y138       LUT6 (Prop_lut6_I0_O)        0.053     5.473 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_1/O
                         net (fo=3, routed)           0.700     6.173    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect
    SLICE_X500Y147       LUT2 (Prop_lut2_I0_O)        0.053     6.226 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_pulse_r_i_1/O
                         net (fo=2, routed)           0.386     6.612    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/D[1]
    SLICE_X502Y148       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.681     8.799    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X502Y148       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/C
                         clock pessimism              0.183     8.982    
                         clock uncertainty           -0.035     8.947    
    SLICE_X502Y148       FDRE (Setup_fdre_C_D)       -0.032     8.915    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.441ns (18.350%)  route 1.962ns (81.650%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 8.800 - 5.120 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.793     3.885    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y143       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X513Y143       FDRE (Prop_fdre_C_Q)         0.269     4.154 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.709     4.863    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X512Y143       LUT4 (Prop_lut4_I0_O)        0.053     4.916 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.456     5.372    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X512Y143       LUT6 (Prop_lut6_I0_O)        0.053     5.425 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=2, routed)           0.412     5.837    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[1]
    SLICE_X514Y143       LUT2 (Prop_lut2_I0_O)        0.066     5.903 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count[0]_i_1__0/O
                         net (fo=13, routed)          0.386     6.288    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done_n_2
    SLICE_X513Y145       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.682     8.800    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y145       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.183     8.983    
                         clock uncertainty           -0.035     8.948    
    SLICE_X513Y145       FDRE (Setup_fdre_C_CE)      -0.356     8.592    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.441ns (18.440%)  route 1.951ns (81.560%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 8.800 - 5.120 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.793     3.885    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y143       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X513Y143       FDRE (Prop_fdre_C_Q)         0.269     4.154 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.709     4.863    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X512Y143       LUT4 (Prop_lut4_I0_O)        0.053     4.916 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.456     5.372    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X512Y143       LUT6 (Prop_lut6_I0_O)        0.053     5.425 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=2, routed)           0.412     5.837    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[1]
    SLICE_X514Y143       LUT2 (Prop_lut2_I0_O)        0.066     5.903 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count[0]_i_1__0/O
                         net (fo=13, routed)          0.374     6.277    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done_n_2
    SLICE_X513Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.682     8.800    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.183     8.983    
                         clock uncertainty           -0.035     8.948    
    SLICE_X513Y142       FDRE (Setup_fdre_C_CE)      -0.356     8.592    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.441ns (18.440%)  route 1.951ns (81.560%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 8.800 - 5.120 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.793     3.885    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y143       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X513Y143       FDRE (Prop_fdre_C_Q)         0.269     4.154 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.709     4.863    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X512Y143       LUT4 (Prop_lut4_I0_O)        0.053     4.916 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.456     5.372    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X512Y143       LUT6 (Prop_lut6_I0_O)        0.053     5.425 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=2, routed)           0.412     5.837    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[1]
    SLICE_X514Y143       LUT2 (Prop_lut2_I0_O)        0.066     5.903 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count[0]_i_1__0/O
                         net (fo=13, routed)          0.374     6.277    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done_n_2
    SLICE_X513Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.682     8.800    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.183     8.983    
                         clock uncertainty           -0.035     8.948    
    SLICE_X513Y142       FDRE (Setup_fdre_C_CE)      -0.356     8.592    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.441ns (18.440%)  route 1.951ns (81.560%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 8.800 - 5.120 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.793     3.885    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y143       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X513Y143       FDRE (Prop_fdre_C_Q)         0.269     4.154 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.709     4.863    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X512Y143       LUT4 (Prop_lut4_I0_O)        0.053     4.916 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.456     5.372    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X512Y143       LUT6 (Prop_lut6_I0_O)        0.053     5.425 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=2, routed)           0.412     5.837    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[1]
    SLICE_X514Y143       LUT2 (Prop_lut2_I0_O)        0.066     5.903 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count[0]_i_1__0/O
                         net (fo=13, routed)          0.374     6.277    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done_n_2
    SLICE_X513Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.682     8.800    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.183     8.983    
                         clock uncertainty           -0.035     8.948    
    SLICE_X513Y142       FDRE (Setup_fdre_C_CE)      -0.356     8.592    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.441ns (18.440%)  route 1.951ns (81.560%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 8.800 - 5.120 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.793     3.885    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y143       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X513Y143       FDRE (Prop_fdre_C_Q)         0.269     4.154 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.709     4.863    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X512Y143       LUT4 (Prop_lut4_I0_O)        0.053     4.916 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.456     5.372    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X512Y143       LUT6 (Prop_lut6_I0_O)        0.053     5.425 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=2, routed)           0.412     5.837    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[1]
    SLICE_X514Y143       LUT2 (Prop_lut2_I0_O)        0.066     5.903 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count[0]_i_1__0/O
                         net (fo=13, routed)          0.374     6.277    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done_n_2
    SLICE_X513Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.682     8.800    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y142       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.183     8.983    
                         clock uncertainty           -0.035     8.948    
    SLICE_X513Y142       FDRE (Setup_fdre_C_CE)      -0.356     8.592    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.441ns (18.542%)  route 1.937ns (81.458%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 8.800 - 5.120 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.793     3.885    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y143       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X513Y143       FDRE (Prop_fdre_C_Q)         0.269     4.154 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.709     4.863    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X512Y143       LUT4 (Prop_lut4_I0_O)        0.053     4.916 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.456     5.372    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X512Y143       LUT6 (Prop_lut6_I0_O)        0.053     5.425 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=2, routed)           0.412     5.837    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[1]
    SLICE_X514Y143       LUT2 (Prop_lut2_I0_O)        0.066     5.903 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count[0]_i_1__0/O
                         net (fo=13, routed)          0.361     6.263    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done_n_2
    SLICE_X513Y144       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.682     8.800    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y144       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.183     8.983    
                         clock uncertainty           -0.035     8.948    
    SLICE_X513Y144       FDRE (Setup_fdre_C_CE)      -0.356     8.592    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.441ns (18.542%)  route 1.937ns (81.458%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 8.800 - 5.120 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.793     3.885    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y143       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X513Y143       FDRE (Prop_fdre_C_Q)         0.269     4.154 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.709     4.863    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X512Y143       LUT4 (Prop_lut4_I0_O)        0.053     4.916 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.456     5.372    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X512Y143       LUT6 (Prop_lut6_I0_O)        0.053     5.425 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=2, routed)           0.412     5.837    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[1]
    SLICE_X514Y143       LUT2 (Prop_lut2_I0_O)        0.066     5.903 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count[0]_i_1__0/O
                         net (fo=13, routed)          0.361     6.263    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done_n_2
    SLICE_X513Y144       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.682     8.800    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y144       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.183     8.983    
                         clock uncertainty           -0.035     8.948    
    SLICE_X513Y144       FDRE (Setup_fdre_C_CE)      -0.356     8.592    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.441ns (18.542%)  route 1.937ns (81.458%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 8.800 - 5.120 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.793     3.885    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y143       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X513Y143       FDRE (Prop_fdre_C_Q)         0.269     4.154 f  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.709     4.863    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X512Y143       LUT4 (Prop_lut4_I0_O)        0.053     4.916 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.456     5.372    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X512Y143       LUT6 (Prop_lut6_I0_O)        0.053     5.425 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=2, routed)           0.412     5.837    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[1]
    SLICE_X514Y143       LUT2 (Prop_lut2_I0_O)        0.066     5.903 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count[0]_i_1__0/O
                         net (fo=13, routed)          0.361     6.263    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done_n_2
    SLICE_X513Y144       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.682     8.800    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X513Y144       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.183     8.983    
                         clock uncertainty           -0.035     8.948    
    SLICE_X513Y144       FDRE (Setup_fdre_C_CE)      -0.356     8.592    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  2.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.143%)  route 0.162ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.761     1.562    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X503Y137       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X503Y137       FDRE (Prop_fdre_C_Q)         0.100     1.662 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/Q
                         net (fo=2, routed)           0.162     1.824    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[16]
    SLICE_X504Y137       SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.971     1.862    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X504Y137       SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
                         clock pessimism             -0.287     1.575    
    SLICE_X504Y137       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.729    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.761     1.562    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X505Y137       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X505Y137       FDRE (Prop_fdre_C_Q)         0.100     1.662 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[15]/Q
                         net (fo=1, routed)           0.101     1.763    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[15]
    SLICE_X504Y137       SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.971     1.862    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X504Y137       SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/CLK
                         clock pessimism             -0.289     1.573    
    SLICE_X504Y137       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.667    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxheader_to_fifo_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.107%)  route 0.112ns (52.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.762     1.563    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X505Y138       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxheader_to_fifo_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X505Y138       FDRE (Prop_fdre_C_Q)         0.100     1.663 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxheader_to_fifo_i_reg[0]/Q
                         net (fo=2, routed)           0.112     1.775    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/Q[0]
    SLICE_X504Y139       SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.973     1.864    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X504Y139       SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1/CLK
                         clock pessimism             -0.287     1.577    
    SLICE_X504Y139       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.675    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.934%)  route 0.101ns (46.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.760     1.561    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X504Y136       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X504Y136       FDRE (Prop_fdre_C_Q)         0.118     1.679 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=1, routed)           0.101     1.780    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[14]
    SLICE_X504Y137       SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.971     1.862    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X504Y137       SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
                         clock pessimism             -0.287     1.575    
    SLICE_X504Y137       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.674    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.107ns (40.632%)  route 0.156ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.762     1.563    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X508Y137       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X508Y137       FDRE (Prop_fdre_C_Q)         0.107     1.670 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[6]/Q
                         net (fo=1, routed)           0.156     1.826    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[6]
    SLICE_X504Y139       SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.973     1.864    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X504Y139       SRL16E                                       r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1/CLK
                         clock pessimism             -0.263     1.601    
    SLICE_X504Y139       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.719    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.765     1.566    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X503Y148       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X503Y148       FDRE (Prop_fdre_C_Q)         0.100     1.666 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[39]/Q
                         net (fo=1, routed)           0.055     1.721    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[39]
    SLICE_X503Y148       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.976     1.867    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X503Y148       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[39]/C
                         clock pessimism             -0.301     1.566    
    SLICE_X503Y148       FDRE (Hold_fdre_C_D)         0.047     1.613    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.740     1.541    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/out
    SLICE_X491Y149       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X491Y149       FDRE (Prop_fdre_C_Q)         0.100     1.641 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.696    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to
    SLICE_X491Y149       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.950     1.841    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/out
    SLICE_X491Y149       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/C
                         clock pessimism             -0.300     1.541    
    SLICE_X491Y149       FDRE (Hold_fdre_C_D)         0.047     1.588    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.741     1.542    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/out
    SLICE_X497Y147       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X497Y147       FDRE (Prop_fdre_C_Q)         0.100     1.642 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.697    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_b2000t_c2c_bram_aurora_64b66b_0_1_cdc_to
    SLICE_X497Y147       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.951     1.842    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/out
    SLICE_X497Y147       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/C
                         clock pessimism             -0.300     1.542    
    SLICE_X497Y147       FDRE (Hold_fdre_C_D)         0.047     1.589    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.760     1.561    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X505Y136       FDSE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X505Y136       FDSE (Prop_fdse_C_Q)         0.100     1.661 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[22]/Q
                         net (fo=2, routed)           0.055     1.716    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/poly[54]
    SLICE_X505Y136       FDSE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.970     1.861    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X505Y136       FDSE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[54]/C
                         clock pessimism             -0.300     1.561    
    SLICE_X505Y136       FDSE (Hold_fdse_C_D)         0.047     1.608    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.765     1.566    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X503Y148       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X503Y148       FDRE (Prop_fdre_C_Q)         0.100     1.666 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[35]/Q
                         net (fo=1, routed)           0.055     1.721    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[35]
    SLICE_X503Y148       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.976     1.867    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X503Y148       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]/C
                         clock pessimism             -0.301     1.566    
    SLICE_X503Y148       FDRE (Hold_fdre_C_D)         0.044     1.610    b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            4.000         5.120       1.120      GTXE2_CHANNEL_X0Y10  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            4.000         5.120       1.120      GTXE2_CHANNEL_X0Y10  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            3.200         5.120       1.920      GTXE2_CHANNEL_X0Y10  b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_1_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            2.183         5.120       2.937      RAMB36_X9Y29         b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.600         5.120       3.520      BUFGCTRL_X0Y17       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X511Y140       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[14]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X511Y140       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X511Y140       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X511Y140       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X510Y140       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X516Y133       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/pre_r3_rxdatavalid_i_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X512Y137       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X516Y134       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X516Y134       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X516Y134       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X516Y134       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X512Y137       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X516Y134       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[20]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X516Y134       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[21]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X516Y134       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[22]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X500Y141       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y137       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y137       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y137       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y137       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y137       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y137       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y137       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X504Y137       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X500Y138       b2000t_c2c_bram_i/aurora_64b66b_1/inst/b2000t_c2c_bram_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.481ns (14.748%)  route 2.781ns (85.252%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 36.848 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X407Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.602     5.671    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X407Y145       LUT6 (Prop_lut6_I2_O)        0.053     5.724 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.426     6.149    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X410Y145       LUT5 (Prop_lut5_I3_O)        0.053     6.202 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.187     7.389    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X411Y127       LUT4 (Prop_lut4_I1_O)        0.053     7.442 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.127     7.569    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X411Y127       LUT6 (Prop_lut6_I5_O)        0.053     7.622 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.439     8.061    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X409Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.532    36.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X409Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.915    37.763    
                         clock uncertainty           -0.035    37.728    
    SLICE_X409Y126       FDRE (Setup_fdre_C_R)       -0.367    37.361    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.481ns (14.748%)  route 2.781ns (85.252%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 36.848 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X407Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.602     5.671    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X407Y145       LUT6 (Prop_lut6_I2_O)        0.053     5.724 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.426     6.149    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X410Y145       LUT5 (Prop_lut5_I3_O)        0.053     6.202 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.187     7.389    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X411Y127       LUT4 (Prop_lut4_I1_O)        0.053     7.442 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.127     7.569    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X411Y127       LUT6 (Prop_lut6_I5_O)        0.053     7.622 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.439     8.061    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X409Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.532    36.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X409Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.915    37.763    
                         clock uncertainty           -0.035    37.728    
    SLICE_X409Y126       FDRE (Setup_fdre_C_R)       -0.367    37.361    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.481ns (14.748%)  route 2.781ns (85.252%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 36.848 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X407Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.602     5.671    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X407Y145       LUT6 (Prop_lut6_I2_O)        0.053     5.724 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.426     6.149    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X410Y145       LUT5 (Prop_lut5_I3_O)        0.053     6.202 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.187     7.389    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X411Y127       LUT4 (Prop_lut4_I1_O)        0.053     7.442 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.127     7.569    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X411Y127       LUT6 (Prop_lut6_I5_O)        0.053     7.622 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.439     8.061    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X409Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.532    36.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X409Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.915    37.763    
                         clock uncertainty           -0.035    37.728    
    SLICE_X409Y126       FDRE (Setup_fdre_C_R)       -0.367    37.361    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.481ns (14.748%)  route 2.781ns (85.252%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 36.848 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X407Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.602     5.671    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X407Y145       LUT6 (Prop_lut6_I2_O)        0.053     5.724 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.426     6.149    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X410Y145       LUT5 (Prop_lut5_I3_O)        0.053     6.202 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.187     7.389    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X411Y127       LUT4 (Prop_lut4_I1_O)        0.053     7.442 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.127     7.569    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X411Y127       LUT6 (Prop_lut6_I5_O)        0.053     7.622 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.439     8.061    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X409Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.532    36.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X409Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.915    37.763    
                         clock uncertainty           -0.035    37.728    
    SLICE_X409Y126       FDRE (Setup_fdre_C_R)       -0.367    37.361    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.481ns (14.748%)  route 2.781ns (85.252%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 36.848 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X407Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.602     5.671    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X407Y145       LUT6 (Prop_lut6_I2_O)        0.053     5.724 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.426     6.149    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X410Y145       LUT5 (Prop_lut5_I3_O)        0.053     6.202 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.187     7.389    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X411Y127       LUT4 (Prop_lut4_I1_O)        0.053     7.442 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.127     7.569    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X411Y127       LUT6 (Prop_lut6_I5_O)        0.053     7.622 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.439     8.061    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X409Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.532    36.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X409Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.915    37.763    
                         clock uncertainty           -0.035    37.728    
    SLICE_X409Y126       FDRE (Setup_fdre_C_R)       -0.367    37.361    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.481ns (14.748%)  route 2.781ns (85.252%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 36.848 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X407Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.602     5.671    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X407Y145       LUT6 (Prop_lut6_I2_O)        0.053     5.724 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.426     6.149    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X410Y145       LUT5 (Prop_lut5_I3_O)        0.053     6.202 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.187     7.389    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X411Y127       LUT4 (Prop_lut4_I1_O)        0.053     7.442 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.127     7.569    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X411Y127       LUT6 (Prop_lut6_I5_O)        0.053     7.622 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.439     8.061    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X409Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.532    36.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X409Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.915    37.763    
                         clock uncertainty           -0.035    37.728    
    SLICE_X409Y126       FDRE (Setup_fdre_C_R)       -0.367    37.361    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.334ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.799ns (21.926%)  route 2.845ns (78.074%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 36.862 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X406Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X406Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.166     6.234    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X413Y145       LUT5 (Prop_lut5_I2_O)        0.053     6.287 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.556     6.843    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X413Y146       LUT6 (Prop_lut6_I3_O)        0.053     6.896 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     6.896    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X413Y146       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.209 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.209    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X413Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.267 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.123     8.390    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X409Y147       LUT5 (Prop_lut5_I3_O)        0.053     8.443 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.443    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[0]
    SLICE_X409Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.546    36.862    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X409Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/C
                         clock pessimism              0.915    37.777    
                         clock uncertainty           -0.035    37.742    
    SLICE_X409Y147       FDRE (Setup_fdre_C_D)        0.035    37.777    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.777    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                 29.334    

Slack (MET) :             29.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.443ns (14.419%)  route 2.629ns (85.581%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X407Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.602     5.671    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X407Y145       LUT6 (Prop_lut6_I2_O)        0.053     5.724 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.426     6.149    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X410Y145       LUT5 (Prop_lut5_I3_O)        0.053     6.202 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.187     7.389    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X411Y127       LUT5 (Prop_lut5_I2_O)        0.068     7.457 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.415     7.872    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X413Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.534    36.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X413Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.911    37.761    
                         clock uncertainty           -0.035    37.726    
    SLICE_X413Y126       FDRE (Setup_fdre_C_R)       -0.483    37.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         37.243    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                 29.371    

Slack (MET) :             29.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.443ns (14.419%)  route 2.629ns (85.581%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X407Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.602     5.671    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X407Y145       LUT6 (Prop_lut6_I2_O)        0.053     5.724 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.426     6.149    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X410Y145       LUT5 (Prop_lut5_I3_O)        0.053     6.202 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.187     7.389    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X411Y127       LUT5 (Prop_lut5_I2_O)        0.068     7.457 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.415     7.872    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X413Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.534    36.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X413Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.911    37.761    
                         clock uncertainty           -0.035    37.726    
    SLICE_X413Y126       FDRE (Setup_fdre_C_R)       -0.483    37.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         37.243    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                 29.371    

Slack (MET) :             29.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.443ns (14.419%)  route 2.629ns (85.581%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X407Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.602     5.671    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X407Y145       LUT6 (Prop_lut6_I2_O)        0.053     5.724 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.426     6.149    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X410Y145       LUT5 (Prop_lut5_I3_O)        0.053     6.202 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.187     7.389    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X411Y127       LUT5 (Prop_lut5_I2_O)        0.068     7.457 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.415     7.872    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X413Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.534    36.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X413Y126       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.911    37.761    
                         clock uncertainty           -0.035    37.726    
    SLICE_X413Y126       FDRE (Setup_fdre_C_R)       -0.483    37.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         37.243    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                 29.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.279%)  route 0.107ns (51.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.679     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X421Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y125       FDCE (Prop_fdce_C_Q)         0.100     1.911 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.107     2.019    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X420Y125       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X420Y125       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.620     1.822    
    SLICE_X420Y125       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.091ns (58.371%)  route 0.065ns (41.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.680     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X421Y123       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y123       FDCE (Prop_fdce_C_Q)         0.091     1.903 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.065     1.968    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X420Y123       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.886     2.443    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X420Y123       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.620     1.823    
    SLICE_X420Y123       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     1.895    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.471%)  route 0.251ns (71.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.679     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X419Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y125       FDCE (Prop_fdce_C_Q)         0.100     1.911 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.251     2.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X420Y124       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X420Y124       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.598     1.844    
    SLICE_X420Y124       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.085    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.471%)  route 0.251ns (71.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.679     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X419Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y125       FDCE (Prop_fdce_C_Q)         0.100     1.911 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.251     2.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X420Y124       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X420Y124       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.598     1.844    
    SLICE_X420Y124       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.085    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.471%)  route 0.251ns (71.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.679     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X419Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y125       FDCE (Prop_fdce_C_Q)         0.100     1.911 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.251     2.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X420Y124       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X420Y124       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.598     1.844    
    SLICE_X420Y124       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.085    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.471%)  route 0.251ns (71.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.679     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X419Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y125       FDCE (Prop_fdce_C_Q)         0.100     1.911 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.251     2.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X420Y124       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X420Y124       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.598     1.844    
    SLICE_X420Y124       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.085    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.471%)  route 0.251ns (71.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.679     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X419Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y125       FDCE (Prop_fdce_C_Q)         0.100     1.911 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.251     2.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X420Y124       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X420Y124       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.598     1.844    
    SLICE_X420Y124       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.085    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.471%)  route 0.251ns (71.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.679     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X419Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y125       FDCE (Prop_fdce_C_Q)         0.100     1.911 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.251     2.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X420Y124       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X420Y124       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.598     1.844    
    SLICE_X420Y124       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.085    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.471%)  route 0.251ns (71.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.679     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X419Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y125       FDCE (Prop_fdce_C_Q)         0.100     1.911 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.251     2.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X420Y124       RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X420Y124       RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.598     1.844    
    SLICE_X420Y124       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241     2.085    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.471%)  route 0.251ns (71.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.679     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X419Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y125       FDCE (Prop_fdce_C_Q)         0.100     1.911 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.251     2.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X420Y124       RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X420Y124       RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.598     1.844    
    SLICE_X420Y124       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241     2.085    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y4   dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X421Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X421Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X421Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X419Y121  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X418Y119  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X422Y121  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X418Y121  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X421Y119  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X423Y120  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[5]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y123  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y123  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y123  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y123  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y123  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y123  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y123  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y123  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X420Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.533ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.114ns  (logic 0.308ns (27.654%)  route 0.806ns (72.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X496Y96                                     0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X496Y96        FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.806     1.114    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X489Y97        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X489Y97        FDCE (Setup_fdce_C_D)       -0.020     6.647    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.844ns  (logic 0.269ns (31.870%)  route 0.575ns (68.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X486Y99                                     0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X486Y99        FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.575     0.844    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X482Y98        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X482Y98        FDCE (Setup_fdce_C_D)       -0.024     6.643    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.826ns  (logic 0.269ns (32.573%)  route 0.557ns (67.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y136                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X489Y136       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.557     0.826    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X489Y135       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X489Y135       FDCE (Setup_fdce_C_D)       -0.020     6.647    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.710ns  (logic 0.246ns (34.632%)  route 0.464ns (65.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X507Y116                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X507Y116       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.464     0.710    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X506Y116       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X506Y116       FDCE (Setup_fdce_C_D)       -0.121     6.546    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.546    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.790ns  (logic 0.308ns (38.970%)  route 0.482ns (61.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X460Y141                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X460Y141       FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.482     0.790    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X462Y141       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X462Y141       FDCE (Setup_fdce_C_D)       -0.019     6.648    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.648    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.782ns  (logic 0.308ns (39.393%)  route 0.474ns (60.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X496Y96                                     0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X496Y96        FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.474     0.782    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X490Y97        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X490Y97        FDCE (Setup_fdce_C_D)       -0.018     6.649    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.649    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.806ns  (logic 0.269ns (33.394%)  route 0.537ns (66.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X499Y131                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X499Y131       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.537     0.806    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X498Y131       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X498Y131       FDCE (Setup_fdce_C_D)        0.018     6.685    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.685    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.654ns  (logic 0.282ns (43.106%)  route 0.372ns (56.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X508Y115                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X508Y115       FDCE (Prop_fdce_C_Q)         0.282     0.282 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.372     0.654    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X509Y115       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X509Y115       FDCE (Setup_fdce_C_D)       -0.119     6.548    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.751ns  (logic 0.269ns (35.796%)  route 0.482ns (64.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X482Y143                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X482Y143       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.482     0.751    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X478Y143       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X478Y143       FDCE (Setup_fdce_C_D)       -0.019     6.648    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.648    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.747ns  (logic 0.269ns (35.995%)  route 0.478ns (64.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X497Y107                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X497Y107       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.478     0.747    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X493Y107       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X493Y107       FDCE (Setup_fdce_C_D)       -0.018     6.649    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.649    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  5.902    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0
  To Clock:  INIT_DIFF_CLK_clk_p

Setup :            2  Failing Endpoints,  Worst Slack       -1.285ns,  Total Violation       -2.009ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        10.773ns  (logic 0.269ns (2.497%)  route 10.504ns (97.503%))
  Logic Levels:           0  
  Clock Path Skew:        6.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 16.008 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns = ( 6.273 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     7.627 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     8.857    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757     1.100 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     2.833    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120     2.953 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.320     6.273    b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLR Crossing[3->0]   
    SLICE_X423Y127       FDRE                                         r  b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y127       FDRE (Prop_fdre_C_Q)         0.269     6.542 r  b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4, routed)          10.504    17.047    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/aurora_pma_init_in
    SLICE_X476Y122       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.210    16.008    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/aurora_init_clk
    SLR Crossing[3->0]   
    SLICE_X476Y122       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/C
                         clock pessimism              0.000    16.008    
                         clock uncertainty           -0.238    15.771    
    SLICE_X476Y122       FDRE (Setup_fdre_C_D)       -0.009    15.762    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.762    
                         arrival time                         -17.047    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -0.725ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        10.223ns  (logic 0.269ns (2.631%)  route 9.954ns (97.369%))
  Logic Levels:           0  
  Clock Path Skew:        6.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 16.018 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns = ( 6.273 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     7.627 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     8.857    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757     1.100 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     2.833    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120     2.953 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.320     6.273    b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLR Crossing[3->0]   
    SLICE_X423Y127       FDRE                                         r  b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y127       FDRE (Prop_fdre_C_Q)         0.269     6.542 r  b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4, routed)           9.954    16.496    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/aurora_pma_init_in
    SLICE_X476Y138       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.220    16.018    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/aurora_init_clk
    SLR Crossing[3->0]   
    SLICE_X476Y138       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/C
                         clock pessimism              0.000    16.018    
                         clock uncertainty           -0.238    15.781    
    SLICE_X476Y138       FDRE (Setup_fdre_C_D)       -0.009    15.772    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.772    
                         arrival time                         -16.496    
  -------------------------------------------------------------------
                         slack                                 -0.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 0.216ns (2.715%)  route 7.741ns (97.285%))
  Logic Levels:           0  
  Clock Path Skew:        6.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.418ns
    Source Clock Delay      (SCD):    0.059ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     1.999    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831    -4.832 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    -3.185    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    -3.072 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.131     0.059    b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLR Crossing[3->0]   
    SLICE_X423Y127       FDRE                                         r  b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y127       FDRE (Prop_fdre_C_Q)         0.216     0.275 r  b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4, routed)           7.741     8.016    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/aurora_pma_init_in
    SLICE_X476Y138       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.411     6.418    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/aurora_init_clk
    SLR Crossing[3->0]   
    SLICE_X476Y138       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/C
                         clock pessimism              0.000     6.418    
                         clock uncertainty            0.238     6.655    
    SLICE_X476Y138       FDRE (Hold_fdre_C_D)         0.189     6.844    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.844    
                         arrival time                           8.016    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.216ns (2.566%)  route 8.201ns (97.434%))
  Logic Levels:           0  
  Clock Path Skew:        6.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.405ns
    Source Clock Delay      (SCD):    0.059ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     1.999    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831    -4.832 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    -3.185    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    -3.072 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.131     0.059    b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLR Crossing[3->0]   
    SLICE_X423Y127       FDRE                                         r  b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y127       FDRE (Prop_fdre_C_Q)         0.216     0.275 r  b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4, routed)           8.201     8.477    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/aurora_pma_init_in
    SLICE_X476Y122       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.398     6.405    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/aurora_init_clk
    SLR Crossing[3->0]   
    SLICE_X476Y122       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/C
                         clock pessimism              0.000     6.405    
                         clock uncertainty            0.238     6.642    
    SLICE_X476Y122       FDRE (Hold_fdre_C_D)         0.189     6.831    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.831    
                         arrival time                           8.477    
  -------------------------------------------------------------------
                         slack                                  1.645    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        9.001ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.001ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.977ns  (logic 0.308ns (31.520%)  route 0.669ns (68.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X494Y110                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X494Y110       FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.669     0.977    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X495Y106       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X495Y106       FDCE (Setup_fdce_C_D)       -0.022     9.978    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  9.001    

Slack (MET) :             9.028ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.952ns  (logic 0.269ns (28.253%)  route 0.683ns (71.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X505Y114                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X505Y114       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.683     0.952    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X506Y114       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X506Y114       FDCE (Setup_fdce_C_D)       -0.020     9.980    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  9.028    

Slack (MET) :             9.097ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.911ns  (logic 0.308ns (33.803%)  route 0.603ns (66.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X472Y141                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X472Y141       FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.603     0.911    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X472Y143       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X472Y143       FDCE (Setup_fdce_C_D)        0.008    10.008    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.008    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  9.097    

Slack (MET) :             9.130ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.857ns  (logic 0.269ns (31.377%)  route 0.588ns (68.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X483Y99                                     0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X483Y99        FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.588     0.857    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X483Y100       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X483Y100       FDCE (Setup_fdce_C_D)       -0.013     9.987    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.987    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                  9.130    

Slack (MET) :             9.138ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.842ns  (logic 0.269ns (31.939%)  route 0.573ns (68.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X483Y105                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X483Y105       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.573     0.842    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X482Y103       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X482Y103       FDCE (Setup_fdce_C_D)       -0.020     9.980    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  9.138    

Slack (MET) :             9.164ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.855ns  (logic 0.308ns (36.028%)  route 0.547ns (63.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X494Y110                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X494Y110       FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.547     0.855    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X494Y105       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X494Y105       FDCE (Setup_fdce_C_D)        0.019    10.019    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  9.164    

Slack (MET) :             9.165ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.714ns  (logic 0.246ns (34.478%)  route 0.468ns (65.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X462Y140                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X462Y140       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.468     0.714    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X462Y142       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X462Y142       FDCE (Setup_fdce_C_D)       -0.121     9.879    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.879    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  9.165    

Slack (MET) :             9.170ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.709ns  (logic 0.246ns (34.677%)  route 0.463ns (65.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X482Y144                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X482Y144       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.463     0.709    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X483Y144       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X483Y144       FDCE (Setup_fdce_C_D)       -0.121     9.879    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.879    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  9.170    

Slack (MET) :             9.170ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.709ns  (logic 0.282ns (39.774%)  route 0.427ns (60.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X498Y131                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X498Y131       FDCE (Prop_fdce_C_Q)         0.282     0.282 r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.427     0.709    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X499Y132       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X499Y132       FDCE (Setup_fdce_C_D)       -0.121     9.879    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.879    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  9.170    

Slack (MET) :             9.183ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.696ns  (logic 0.246ns (35.349%)  route 0.450ns (64.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X483Y105                                    0.000     0.000 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X483Y105       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.450     0.696    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X479Y103       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X479Y103       FDCE (Setup_fdce_C_D)       -0.121     9.879    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.879    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  9.183    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  INIT_DIFF_CLK_clk_p
  To Clock:  INIT_DIFF_CLK_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        6.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.361ns (9.715%)  route 3.355ns (90.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.248ns = ( 16.248 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.467     6.474    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.308     6.782 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.040     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X510Y88        LUT3 (Prop_lut3_I1_O)        0.053     8.874 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.315    10.189    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X510Y93        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.450    16.248    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X510Y93        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                         clock pessimism              0.304    16.553    
                         clock uncertainty           -0.035    16.517    
    SLICE_X510Y93        FDCE (Recov_fdce_C_CLR)     -0.255    16.262    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                         16.262    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.361ns (9.880%)  route 3.293ns (90.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.248ns = ( 16.248 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.467     6.474    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.308     6.782 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.040     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X510Y88        LUT3 (Prop_lut3_I1_O)        0.053     8.874 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.253    10.128    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X514Y93        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.450    16.248    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X514Y93        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg/C
                         clock pessimism              0.304    16.553    
                         clock uncertainty           -0.035    16.517    
    SLICE_X514Y93        FDCE (Recov_fdce_C_CLR)     -0.255    16.262    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         16.262    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[4]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.361ns (10.014%)  route 3.244ns (89.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.248ns = ( 16.248 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.467     6.474    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.308     6.782 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.040     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X510Y88        LUT3 (Prop_lut3_I1_O)        0.053     8.874 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.204    10.079    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X513Y93        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.450    16.248    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y93        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[4]/C
                         clock pessimism              0.304    16.553    
                         clock uncertainty           -0.035    16.517    
    SLICE_X513Y93        FDCE (Recov_fdce_C_CLR)     -0.255    16.262    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         16.262    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.361ns (10.014%)  route 3.244ns (89.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.248ns = ( 16.248 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.467     6.474    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.308     6.782 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.040     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X510Y88        LUT3 (Prop_lut3_I1_O)        0.053     8.874 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.204    10.079    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X513Y93        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.450    16.248    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y93        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]/C
                         clock pessimism              0.304    16.553    
                         clock uncertainty           -0.035    16.517    
    SLICE_X513Y93        FDCE (Recov_fdce_C_CLR)     -0.255    16.262    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]
  -------------------------------------------------------------------
                         required time                         16.262    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/PRE
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.361ns (10.014%)  route 3.244ns (89.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.248ns = ( 16.248 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.467     6.474    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.308     6.782 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.040     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X510Y88        LUT3 (Prop_lut3_I1_O)        0.053     8.874 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.204    10.079    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X512Y93        FDPE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.450    16.248    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X512Y93        FDPE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism              0.304    16.553    
                         clock uncertainty           -0.035    16.517    
    SLICE_X512Y93        FDPE (Recov_fdpe_C_PRE)     -0.228    16.289    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         16.289    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.361ns (10.301%)  route 3.144ns (89.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.248ns = ( 16.248 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.467     6.474    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.308     6.782 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.040     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X510Y88        LUT3 (Prop_lut3_I1_O)        0.053     8.874 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.104     9.978    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X513Y92        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.450    16.248    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y92        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]/C
                         clock pessimism              0.304    16.553    
                         clock uncertainty           -0.035    16.517    
    SLICE_X513Y92        FDCE (Recov_fdce_C_CLR)     -0.255    16.262    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.262    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.361ns (10.301%)  route 3.144ns (89.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.248ns = ( 16.248 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.467     6.474    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.308     6.782 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.040     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X510Y88        LUT3 (Prop_lut3_I1_O)        0.053     8.874 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.104     9.978    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X513Y92        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.450    16.248    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y92        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
                         clock pessimism              0.304    16.553    
                         clock uncertainty           -0.035    16.517    
    SLICE_X513Y92        FDCE (Recov_fdce_C_CLR)     -0.255    16.262    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]
  -------------------------------------------------------------------
                         required time                         16.262    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.361ns (10.301%)  route 3.144ns (89.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.248ns = ( 16.248 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.467     6.474    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.308     6.782 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.040     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X510Y88        LUT3 (Prop_lut3_I1_O)        0.053     8.874 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.104     9.978    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X512Y92        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.450    16.248    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X512Y92        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/C
                         clock pessimism              0.304    16.553    
                         clock uncertainty           -0.035    16.517    
    SLICE_X512Y92        FDCE (Recov_fdce_C_CLR)     -0.192    16.325    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.325    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.361ns (10.676%)  route 3.020ns (89.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.248ns = ( 16.248 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.467     6.474    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.308     6.782 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.040     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X510Y88        LUT3 (Prop_lut3_I1_O)        0.053     8.874 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          0.981     9.855    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X515Y92        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.450    16.248    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X515Y92        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.304    16.553    
                         clock uncertainty           -0.035    16.517    
    SLICE_X515Y92        FDCE (Recov_fdce_C_CLR)     -0.255    16.262    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.262    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.361ns (10.676%)  route 3.020ns (89.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.248ns = ( 16.248 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.467     6.474    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.308     6.782 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.040     8.821    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X510Y88        LUT3 (Prop_lut3_I1_O)        0.053     8.874 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          0.981     9.855    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X515Y92        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         3.450    16.248    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X515Y92        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.304    16.553    
                         clock uncertainty           -0.035    16.517    
    SLICE_X515Y92        FDCE (Recov_fdce_C_CLR)     -0.255    16.262    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.262    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  6.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.118ns (22.706%)  route 0.402ns (77.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.357     2.537    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.118     2.655 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.402     3.057    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X512Y99        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.806     3.140    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X512Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                         clock pessimism             -0.323     2.816    
    SLICE_X512Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.766    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.118ns (22.907%)  route 0.397ns (77.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.357     2.537    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.118     2.655 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.397     3.052    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X513Y98        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.806     3.140    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y98        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/C
                         clock pessimism             -0.323     2.816    
    SLICE_X513Y98        FDCE (Remov_fdce_C_CLR)     -0.069     2.747    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.118ns (22.907%)  route 0.397ns (77.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.357     2.537    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.118     2.655 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.397     3.052    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X513Y98        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.806     3.140    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y98        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                         clock pessimism             -0.323     2.816    
    SLICE_X513Y98        FDCE (Remov_fdce_C_CLR)     -0.069     2.747    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.118ns (22.706%)  route 0.402ns (77.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.357     2.537    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.118     2.655 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.402     3.057    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X513Y99        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.806     3.140    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X513Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/C
                         clock pessimism             -0.323     2.816    
    SLICE_X513Y99        FDCE (Remov_fdce_C_CLR)     -0.069     2.747    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.785%)  route 0.164ns (58.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.357     2.537    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.118     2.655 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.164     2.820    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X514Y101       FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.725     3.059    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X514Y101       FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg/C
                         clock pessimism             -0.507     2.551    
    SLICE_X514Y101       FDCE (Remov_fdce_C_CLR)     -0.069     2.482    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/GTTXRESET_reg/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.118ns (35.781%)  route 0.212ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.357     2.537    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.118     2.655 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.212     2.867    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X514Y102       FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/GTTXRESET_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.725     3.059    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X514Y102       FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/GTTXRESET_reg/C
                         clock pessimism             -0.507     2.551    
    SLICE_X514Y102       FDCE (Remov_fdce_C_CLR)     -0.069     2.482    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/GTTXRESET_reg
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/TXUSERRDY_reg/PRE
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.750%)  route 0.222ns (65.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.357     2.537    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.118     2.655 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.222     2.877    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X514Y100       FDPE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/TXUSERRDY_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.725     3.059    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X514Y100       FDPE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/TXUSERRDY_reg/C
                         clock pessimism             -0.507     2.551    
    SLICE_X514Y100       FDPE (Remov_fdpe_C_PRE)     -0.072     2.479    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/TXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_seq_scramb_reset_int_reg/PRE
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.750%)  route 0.222ns (65.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.357     2.537    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.118     2.655 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.222     2.877    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X514Y100       FDPE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_seq_scramb_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.725     3.059    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X514Y100       FDPE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_seq_scramb_reset_int_reg/C
                         clock pessimism             -0.507     2.551    
    SLICE_X514Y100       FDPE (Remov_fdpe_C_PRE)     -0.072     2.479    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_seq_scramb_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/reset_time_out_reg/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.118ns (31.121%)  route 0.261ns (68.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.357     2.537    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.118     2.655 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.261     2.916    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X510Y100       FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/reset_time_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.724     3.058    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X510Y100       FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/reset_time_out_reg/C
                         clock pessimism             -0.483     2.574    
    SLICE_X510Y100       FDCE (Remov_fdce_C_CLR)     -0.069     2.505    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/CPLL_RESET_reg/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.118ns (18.763%)  route 0.511ns (81.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.357     2.537    b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->0]   
    SLICE_X512Y101       FDRE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X512Y101       FDRE (Prop_fdre_C_Q)         0.118     2.655 f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.511     3.166    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X515Y99        FDCE                                         f  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/CPLL_RESET_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.806     3.140    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->0]   
    SLICE_X515Y99        FDCE                                         r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/CPLL_RESET_reg/C
                         clock pessimism             -0.323     2.816    
    SLICE_X515Y99        FDCE (Remov_fdce_C_CLR)     -0.069     2.747    b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/CPLL_RESET_reg
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0
  To Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.322ns (7.449%)  route 4.000ns (92.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.022ns = ( 6.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.336    -0.378    b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->0]   
    SLICE_X449Y134       FDRE                                         r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y134       FDRE (Prop_fdre_C_Q)         0.269    -0.109 r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=139, routed)         0.932     0.823    b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X441Y119       LUT1 (Prop_lut1_I0_O)        0.053     0.876 f  b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=319, routed)         3.069     3.945    b2000t_c2c_bram_i/dut_0/inst/rst
    SLICE_X402Y120       FDCE                                         f  b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.094     6.689    b2000t_c2c_bram_i/dut_0/inst/clk
    SLR Crossing[3->0]   
    SLICE_X402Y120       FDCE                                         r  b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[11]/C
                         clock pessimism             -0.474     6.215    
                         clock uncertainty           -0.080     6.135    
    SLICE_X402Y120       FDCE (Recov_fdce_C_CLR)     -0.255     5.880    b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[11]
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.322ns (7.449%)  route 4.000ns (92.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.022ns = ( 6.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.336    -0.378    b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->0]   
    SLICE_X449Y134       FDRE                                         r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y134       FDRE (Prop_fdre_C_Q)         0.269    -0.109 r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=139, routed)         0.932     0.823    b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X441Y119       LUT1 (Prop_lut1_I0_O)        0.053     0.876 f  b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=319, routed)         3.069     3.945    b2000t_c2c_bram_i/dut_0/inst/rst
    SLICE_X402Y120       FDCE                                         f  b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.094     6.689    b2000t_c2c_bram_i/dut_0/inst/clk
    SLR Crossing[3->0]   
    SLICE_X402Y120       FDCE                                         r  b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[18]/C
                         clock pessimism             -0.474     6.215    
                         clock uncertainty           -0.080     6.135    
    SLICE_X402Y120       FDCE (Recov_fdce_C_CLR)     -0.255     5.880    b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[18]
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.322ns (7.449%)  route 4.000ns (92.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.022ns = ( 6.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.336    -0.378    b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->0]   
    SLICE_X449Y134       FDRE                                         r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y134       FDRE (Prop_fdre_C_Q)         0.269    -0.109 r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=139, routed)         0.932     0.823    b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X441Y119       LUT1 (Prop_lut1_I0_O)        0.053     0.876 f  b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=319, routed)         3.069     3.945    b2000t_c2c_bram_i/dut_0/inst/rst
    SLICE_X402Y120       FDCE                                         f  b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.094     6.689    b2000t_c2c_bram_i/dut_0/inst/clk
    SLR Crossing[3->0]   
    SLICE_X402Y120       FDCE                                         r  b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[19]/C
                         clock pessimism             -0.474     6.215    
                         clock uncertainty           -0.080     6.135    
    SLICE_X402Y120       FDCE (Recov_fdce_C_CLR)     -0.255     5.880    b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[19]
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.322ns (7.449%)  route 4.000ns (92.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.022ns = ( 6.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.336    -0.378    b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->0]   
    SLICE_X449Y134       FDRE                                         r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y134       FDRE (Prop_fdre_C_Q)         0.269    -0.109 r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=139, routed)         0.932     0.823    b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X441Y119       LUT1 (Prop_lut1_I0_O)        0.053     0.876 f  b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=319, routed)         3.069     3.945    b2000t_c2c_bram_i/dut_0/inst/rst
    SLICE_X402Y120       FDCE                                         f  b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.094     6.689    b2000t_c2c_bram_i/dut_0/inst/clk
    SLR Crossing[3->0]   
    SLICE_X402Y120       FDCE                                         r  b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[20]/C
                         clock pessimism             -0.474     6.215    
                         clock uncertainty           -0.080     6.135    
    SLICE_X402Y120       FDCE (Recov_fdce_C_CLR)     -0.255     5.880    b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[20]
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.322ns (7.449%)  route 4.000ns (92.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.022ns = ( 6.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.336    -0.378    b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->0]   
    SLICE_X449Y134       FDRE                                         r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y134       FDRE (Prop_fdre_C_Q)         0.269    -0.109 r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=139, routed)         0.932     0.823    b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X441Y119       LUT1 (Prop_lut1_I0_O)        0.053     0.876 f  b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=319, routed)         3.069     3.945    b2000t_c2c_bram_i/dut_0/inst/rst
    SLICE_X402Y120       FDCE                                         f  b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.094     6.689    b2000t_c2c_bram_i/dut_0/inst/clk
    SLR Crossing[3->0]   
    SLICE_X402Y120       FDCE                                         r  b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[25]/C
                         clock pessimism             -0.474     6.215    
                         clock uncertainty           -0.080     6.135    
    SLICE_X402Y120       FDCE (Recov_fdce_C_CLR)     -0.255     5.880    b2000t_c2c_bram_i/dut_0/inst/data_ain_1_reg[25]
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.322ns (7.454%)  route 3.998ns (92.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.022ns = ( 6.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.336    -0.378    b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->0]   
    SLICE_X449Y134       FDRE                                         r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y134       FDRE (Prop_fdre_C_Q)         0.269    -0.109 r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=139, routed)         0.932     0.823    b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X441Y119       LUT1 (Prop_lut1_I0_O)        0.053     0.876 f  b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=319, routed)         3.066     3.943    b2000t_c2c_bram_i/dut_0/inst/rst
    SLICE_X403Y120       FDCE                                         f  b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.094     6.689    b2000t_c2c_bram_i/dut_0/inst/clk
    SLR Crossing[3->0]   
    SLICE_X403Y120       FDCE                                         r  b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[18]/C
                         clock pessimism             -0.474     6.215    
                         clock uncertainty           -0.080     6.135    
    SLICE_X403Y120       FDCE (Recov_fdce_C_CLR)     -0.255     5.880    b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[18]
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.322ns (7.454%)  route 3.998ns (92.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.022ns = ( 6.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.336    -0.378    b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->0]   
    SLICE_X449Y134       FDRE                                         r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y134       FDRE (Prop_fdre_C_Q)         0.269    -0.109 r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=139, routed)         0.932     0.823    b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X441Y119       LUT1 (Prop_lut1_I0_O)        0.053     0.876 f  b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=319, routed)         3.066     3.943    b2000t_c2c_bram_i/dut_0/inst/rst
    SLICE_X403Y120       FDCE                                         f  b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.094     6.689    b2000t_c2c_bram_i/dut_0/inst/clk
    SLR Crossing[3->0]   
    SLICE_X403Y120       FDCE                                         r  b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[19]/C
                         clock pessimism             -0.474     6.215    
                         clock uncertainty           -0.080     6.135    
    SLICE_X403Y120       FDCE (Recov_fdce_C_CLR)     -0.255     5.880    b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[19]
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.322ns (7.454%)  route 3.998ns (92.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.022ns = ( 6.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.336    -0.378    b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->0]   
    SLICE_X449Y134       FDRE                                         r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y134       FDRE (Prop_fdre_C_Q)         0.269    -0.109 r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=139, routed)         0.932     0.823    b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X441Y119       LUT1 (Prop_lut1_I0_O)        0.053     0.876 f  b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=319, routed)         3.066     3.943    b2000t_c2c_bram_i/dut_0/inst/rst
    SLICE_X403Y120       FDCE                                         f  b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.094     6.689    b2000t_c2c_bram_i/dut_0/inst/clk
    SLR Crossing[3->0]   
    SLICE_X403Y120       FDCE                                         r  b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[20]/C
                         clock pessimism             -0.474     6.215    
                         clock uncertainty           -0.080     6.135    
    SLICE_X403Y120       FDCE (Recov_fdce_C_CLR)     -0.255     5.880    b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[20]
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.322ns (7.454%)  route 3.998ns (92.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.022ns = ( 6.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.336    -0.378    b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->0]   
    SLICE_X449Y134       FDRE                                         r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y134       FDRE (Prop_fdre_C_Q)         0.269    -0.109 r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=139, routed)         0.932     0.823    b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X441Y119       LUT1 (Prop_lut1_I0_O)        0.053     0.876 f  b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=319, routed)         3.066     3.943    b2000t_c2c_bram_i/dut_0/inst/rst
    SLICE_X403Y120       FDCE                                         f  b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.094     6.689    b2000t_c2c_bram_i/dut_0/inst/clk
    SLR Crossing[3->0]   
    SLICE_X403Y120       FDCE                                         r  b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[23]/C
                         clock pessimism             -0.474     6.215    
                         clock uncertainty           -0.080     6.135    
    SLICE_X403Y120       FDCE (Recov_fdce_C_CLR)     -0.255     5.880    b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[23]
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.322ns (7.454%)  route 3.998ns (92.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.022ns = ( 6.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.336    -0.378    b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->0]   
    SLICE_X449Y134       FDRE                                         r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y134       FDRE (Prop_fdre_C_Q)         0.269    -0.109 r  b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=139, routed)         0.932     0.823    b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X441Y119       LUT1 (Prop_lut1_I0_O)        0.053     0.876 f  b2000t_c2c_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=319, routed)         3.066     3.943    b2000t_c2c_bram_i/dut_0/inst/rst
    SLICE_X403Y120       FDCE                                         f  b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       3.094     6.689    b2000t_c2c_bram_i/dut_0/inst/clk
    SLR Crossing[3->0]   
    SLICE_X403Y120       FDCE                                         r  b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[24]/C
                         clock pessimism             -0.474     6.215    
                         clock uncertainty           -0.080     6.135    
    SLICE_X403Y120       FDCE (Recov_fdce_C_CLR)     -0.255     5.880    b2000t_c2c_bram_i/dut_0/inst/data_bin_0_reg[24]
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  1.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.107ns (27.723%)  route 0.279ns (72.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.326     0.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X480Y100       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X480Y100       FDRE (Prop_fdre_C_Q)         0.107     0.298 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          0.279     0.577    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X480Y98        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.775     0.423    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLR Crossing[3->0]   
    SLICE_X480Y98        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/C
                         clock pessimism              0.047     0.470    
    SLICE_X480Y98        FDCE (Remov_fdce_C_CLR)     -0.088     0.382    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.107ns (27.723%)  route 0.279ns (72.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.326     0.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X480Y100       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X480Y100       FDRE (Prop_fdre_C_Q)         0.107     0.298 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          0.279     0.577    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X480Y98        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.775     0.423    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLR Crossing[3->0]   
    SLICE_X480Y98        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/C
                         clock pessimism              0.047     0.470    
    SLICE_X480Y98        FDCE (Remov_fdce_C_CLR)     -0.088     0.382    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.107ns (27.723%)  route 0.279ns (72.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.326     0.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X480Y100       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X480Y100       FDRE (Prop_fdre_C_Q)         0.107     0.298 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          0.279     0.577    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X480Y98        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.775     0.423    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLR Crossing[3->0]   
    SLICE_X480Y98        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/C
                         clock pessimism              0.047     0.470    
    SLICE_X480Y98        FDCE (Remov_fdce_C_CLR)     -0.088     0.382    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.107ns (28.646%)  route 0.267ns (71.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.326     0.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X480Y100       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X480Y100       FDRE (Prop_fdre_C_Q)         0.107     0.298 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          0.267     0.565    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/out
    SLICE_X481Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.775     0.423    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X481Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.047     0.470    
    SLICE_X481Y99        FDCE (Remov_fdce_C_CLR)     -0.107     0.363    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.107ns (28.646%)  route 0.267ns (71.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.326     0.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X480Y100       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X480Y100       FDRE (Prop_fdre_C_Q)         0.107     0.298 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          0.267     0.565    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/out
    SLICE_X481Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.775     0.423    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X481Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.047     0.470    
    SLICE_X481Y99        FDCE (Remov_fdce_C_CLR)     -0.107     0.363    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.107ns (28.646%)  route 0.267ns (71.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.326     0.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X480Y100       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X480Y100       FDRE (Prop_fdre_C_Q)         0.107     0.298 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          0.267     0.565    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/out
    SLICE_X481Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.775     0.423    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X481Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.047     0.470    
    SLICE_X481Y99        FDCE (Remov_fdce_C_CLR)     -0.107     0.363    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.107ns (28.646%)  route 0.267ns (71.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.326     0.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X480Y100       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X480Y100       FDRE (Prop_fdre_C_Q)         0.107     0.298 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          0.267     0.565    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/out
    SLICE_X481Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.775     0.423    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X481Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.047     0.470    
    SLICE_X481Y99        FDCE (Remov_fdce_C_CLR)     -0.107     0.363    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.107ns (28.646%)  route 0.267ns (71.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.326     0.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X480Y100       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X480Y100       FDRE (Prop_fdre_C_Q)         0.107     0.298 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          0.267     0.565    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X481Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.775     0.423    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X481Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.047     0.470    
    SLICE_X481Y99        FDCE (Remov_fdce_C_CLR)     -0.107     0.363    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.107ns (28.646%)  route 0.267ns (71.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.326     0.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X480Y100       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X480Y100       FDRE (Prop_fdre_C_Q)         0.107     0.298 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          0.267     0.565    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X481Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.775     0.423    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X481Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.047     0.470    
    SLICE_X481Y99        FDCE (Remov_fdce_C_CLR)     -0.107     0.363    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.107ns (27.723%)  route 0.279ns (72.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.326     0.191    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLR Crossing[3->0]   
    SLICE_X480Y100       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X480Y100       FDRE (Prop_fdre_C_Q)         0.107     0.298 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          0.279     0.577    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X481Y98        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=14150, routed)       1.775     0.423    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLR Crossing[3->0]   
    SLICE_X481Y98        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.047     0.470    
    SLICE_X481Y98        FDCE (Remov_fdce_C_CLR)     -0.107     0.363    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.499ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.375ns (11.814%)  route 2.799ns (88.186%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 36.852 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X406Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X406Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.249     6.317    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X409Y145       LUT4 (Prop_lut4_I2_O)        0.053     6.370 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.027     7.397    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X410Y128       LUT1 (Prop_lut1_I0_O)        0.053     7.450 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.523     7.974    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X410Y128       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.536    36.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X410Y128       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.911    37.763    
                         clock uncertainty           -0.035    37.728    
    SLICE_X410Y128       FDCE (Recov_fdce_C_CLR)     -0.255    37.473    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.473    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                 29.499    

Slack (MET) :             29.499ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.375ns (11.814%)  route 2.799ns (88.186%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 36.852 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X406Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X406Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.249     6.317    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X409Y145       LUT4 (Prop_lut4_I2_O)        0.053     6.370 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.027     7.397    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X410Y128       LUT1 (Prop_lut1_I0_O)        0.053     7.450 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.523     7.974    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X410Y128       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.536    36.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X410Y128       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.911    37.763    
                         clock uncertainty           -0.035    37.728    
    SLICE_X410Y128       FDCE (Recov_fdce_C_CLR)     -0.255    37.473    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.473    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                 29.499    

Slack (MET) :             29.499ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.375ns (11.814%)  route 2.799ns (88.186%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 36.852 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X406Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X406Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.249     6.317    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X409Y145       LUT4 (Prop_lut4_I2_O)        0.053     6.370 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.027     7.397    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X410Y128       LUT1 (Prop_lut1_I0_O)        0.053     7.450 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.523     7.974    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X410Y128       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.536    36.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X410Y128       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.911    37.763    
                         clock uncertainty           -0.035    37.728    
    SLICE_X410Y128       FDCE (Recov_fdce_C_CLR)     -0.255    37.473    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.473    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                 29.499    

Slack (MET) :             29.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.375ns (12.774%)  route 2.561ns (87.226%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 36.851 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X406Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X406Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.249     6.317    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X409Y145       LUT4 (Prop_lut4_I2_O)        0.053     6.370 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.027     7.397    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X410Y128       LUT1 (Prop_lut1_I0_O)        0.053     7.450 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.285     7.735    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X410Y127       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.535    36.851    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X410Y127       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.911    37.762    
                         clock uncertainty           -0.035    37.727    
    SLICE_X410Y127       FDCE (Recov_fdce_C_CLR)     -0.255    37.472    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 29.737    

Slack (MET) :             29.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.375ns (12.774%)  route 2.561ns (87.226%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 36.851 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X406Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X406Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.249     6.317    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X409Y145       LUT4 (Prop_lut4_I2_O)        0.053     6.370 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.027     7.397    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X410Y128       LUT1 (Prop_lut1_I0_O)        0.053     7.450 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.285     7.735    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X410Y127       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.535    36.851    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X410Y127       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.911    37.762    
                         clock uncertainty           -0.035    37.727    
    SLICE_X410Y127       FDCE (Recov_fdce_C_CLR)     -0.255    37.472    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 29.737    

Slack (MET) :             29.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.375ns (12.774%)  route 2.561ns (87.226%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 36.851 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X406Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X406Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.249     6.317    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X409Y145       LUT4 (Prop_lut4_I2_O)        0.053     6.370 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.027     7.397    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X410Y128       LUT1 (Prop_lut1_I0_O)        0.053     7.450 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.285     7.735    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X410Y127       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.535    36.851    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X410Y127       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.911    37.762    
                         clock uncertainty           -0.035    37.727    
    SLICE_X410Y127       FDCE (Recov_fdce_C_CLR)     -0.255    37.472    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 29.737    

Slack (MET) :             29.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.375ns (12.774%)  route 2.561ns (87.226%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 36.851 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X406Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X406Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.249     6.317    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X409Y145       LUT4 (Prop_lut4_I2_O)        0.053     6.370 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.027     7.397    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X410Y128       LUT1 (Prop_lut1_I0_O)        0.053     7.450 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.285     7.735    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X410Y127       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.535    36.851    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X410Y127       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.911    37.762    
                         clock uncertainty           -0.035    37.727    
    SLICE_X410Y127       FDCE (Recov_fdce_C_CLR)     -0.255    37.472    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 29.737    

Slack (MET) :             29.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.375ns (12.785%)  route 2.558ns (87.215%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 36.851 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X406Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X406Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.249     6.317    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X409Y145       LUT4 (Prop_lut4_I2_O)        0.053     6.370 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.027     7.397    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X410Y128       LUT1 (Prop_lut1_I0_O)        0.053     7.450 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.282     7.733    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X411Y127       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.535    36.851    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X411Y127       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.911    37.762    
                         clock uncertainty           -0.035    37.727    
    SLICE_X411Y127       FDCE (Recov_fdce_C_CLR)     -0.255    37.472    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                 29.739    

Slack (MET) :             29.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.375ns (12.785%)  route 2.558ns (87.215%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 36.851 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X406Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X406Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.249     6.317    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X409Y145       LUT4 (Prop_lut4_I2_O)        0.053     6.370 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.027     7.397    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X410Y128       LUT1 (Prop_lut1_I0_O)        0.053     7.450 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.282     7.733    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X411Y127       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.535    36.851    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X411Y127       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.911    37.762    
                         clock uncertainty           -0.035    37.727    
    SLICE_X411Y127       FDCE (Recov_fdce_C_CLR)     -0.255    37.472    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                 29.739    

Slack (MET) :             29.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.375ns (12.785%)  route 2.558ns (87.215%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 36.851 - 33.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.018     3.018    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.138 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.661     4.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X406Y147       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X406Y147       FDRE (Prop_fdre_C_Q)         0.269     5.068 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.249     6.317    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X409Y145       LUT4 (Prop_lut4_I2_O)        0.053     6.370 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.027     7.397    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X410Y128       LUT1 (Prop_lut1_I0_O)        0.053     7.450 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.282     7.733    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X411Y127       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.203    35.203    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.316 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.535    36.851    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X411Y127       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.911    37.762    
                         clock uncertainty           -0.035    37.727    
    SLICE_X411Y127       FDCE (Recov_fdce_C_CLR)     -0.255    37.472    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                 29.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.198%)  route 0.103ns (50.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.680     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X418Y126       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y126       FDPE (Prop_fdpe_C_Q)         0.100     1.912 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X419Y125       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X419Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.620     1.822    
    SLICE_X419Y125       FDCE (Remov_fdce_C_CLR)     -0.069     1.753    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.198%)  route 0.103ns (50.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.680     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X418Y126       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y126       FDPE (Prop_fdpe_C_Q)         0.100     1.912 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X419Y125       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X419Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.620     1.822    
    SLICE_X419Y125       FDCE (Remov_fdce_C_CLR)     -0.069     1.753    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.198%)  route 0.103ns (50.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.680     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X418Y126       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y126       FDPE (Prop_fdpe_C_Q)         0.100     1.912 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X419Y125       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X419Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.620     1.822    
    SLICE_X419Y125       FDCE (Remov_fdce_C_CLR)     -0.069     1.753    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.198%)  route 0.103ns (50.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.680     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X418Y126       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y126       FDPE (Prop_fdpe_C_Q)         0.100     1.912 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X419Y125       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X419Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.620     1.822    
    SLICE_X419Y125       FDCE (Remov_fdce_C_CLR)     -0.069     1.753    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.198%)  route 0.103ns (50.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.680     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X418Y126       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y126       FDPE (Prop_fdpe_C_Q)         0.100     1.912 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X419Y125       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X419Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.620     1.822    
    SLICE_X419Y125       FDCE (Remov_fdce_C_CLR)     -0.069     1.753    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.635%)  route 0.106ns (51.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.680     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X418Y126       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y126       FDPE (Prop_fdpe_C_Q)         0.100     1.912 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X418Y125       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X418Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.620     1.822    
    SLICE_X418Y125       FDCE (Remov_fdce_C_CLR)     -0.069     1.753    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.635%)  route 0.106ns (51.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.680     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X418Y126       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y126       FDPE (Prop_fdpe_C_Q)         0.100     1.912 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X418Y125       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X418Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.620     1.822    
    SLICE_X418Y125       FDCE (Remov_fdce_C_CLR)     -0.069     1.753    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.635%)  route 0.106ns (51.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.680     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X418Y126       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y126       FDPE (Prop_fdpe_C_Q)         0.100     1.912 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X418Y125       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X418Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.620     1.822    
    SLICE_X418Y125       FDCE (Remov_fdce_C_CLR)     -0.069     1.753    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.635%)  route 0.106ns (51.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.680     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X418Y126       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y126       FDPE (Prop_fdpe_C_Q)         0.100     1.912 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X418Y125       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X418Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.620     1.822    
    SLICE_X418Y125       FDCE (Remov_fdce_C_CLR)     -0.069     1.753    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.635%)  route 0.106ns (51.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.106    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.680     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X418Y126       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y126       FDPE (Prop_fdpe_C_Q)         0.100     1.912 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X418Y125       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.527     1.527    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.885     2.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X418Y125       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.620     1.822    
    SLICE_X418Y125       FDCE (Remov_fdce_C_CLR)     -0.069     1.753    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.322ns (12.446%)  route 2.265ns (87.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.067ns = ( 17.307 - 10.240 ) 
    Source Clock Delay      (SCD):    7.490ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.749     7.490    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X497Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X497Y101       FDRE (Prop_fdre_C_Q)         0.269     7.759 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.767     9.526    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X493Y99        LUT2 (Prop_lut2_I1_O)        0.053     9.579 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad[9]_i_1/O
                         net (fo=8, routed)           0.498    10.077    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X494Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.646    17.307    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/axi_c2c_phy_clk
    SLICE_X494Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.320    17.627    
                         clock uncertainty           -0.064    17.563    
    SLICE_X494Y99        FDCE (Recov_fdce_C_CLR)     -0.192    17.371    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         17.371    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  7.294    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.322ns (12.503%)  route 2.253ns (87.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.067ns = ( 17.307 - 10.240 ) 
    Source Clock Delay      (SCD):    7.490ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.749     7.490    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X497Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X497Y101       FDRE (Prop_fdre_C_Q)         0.269     7.759 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.767     9.526    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X493Y99        LUT2 (Prop_lut2_I1_O)        0.053     9.579 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad[9]_i_1/O
                         net (fo=8, routed)           0.486    10.065    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X494Y97        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.646    17.307    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/axi_c2c_phy_clk
    SLICE_X494Y97        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/C
                         clock pessimism              0.320    17.627    
                         clock uncertainty           -0.064    17.563    
    SLICE_X494Y97        FDCE (Recov_fdce_C_CLR)     -0.192    17.371    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         17.371    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.322ns (12.503%)  route 2.253ns (87.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.067ns = ( 17.307 - 10.240 ) 
    Source Clock Delay      (SCD):    7.490ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.749     7.490    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X497Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X497Y101       FDRE (Prop_fdre_C_Q)         0.269     7.759 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.767     9.526    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X493Y99        LUT2 (Prop_lut2_I1_O)        0.053     9.579 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad[9]_i_1/O
                         net (fo=8, routed)           0.486    10.065    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X494Y97        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.646    17.307    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/axi_c2c_phy_clk
    SLICE_X494Y97        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/C
                         clock pessimism              0.320    17.627    
                         clock uncertainty           -0.064    17.563    
    SLICE_X494Y97        FDCE (Recov_fdce_C_CLR)     -0.192    17.371    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         17.371    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.322ns (12.503%)  route 2.253ns (87.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.067ns = ( 17.307 - 10.240 ) 
    Source Clock Delay      (SCD):    7.490ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.749     7.490    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X497Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X497Y101       FDRE (Prop_fdre_C_Q)         0.269     7.759 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.767     9.526    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X493Y99        LUT2 (Prop_lut2_I1_O)        0.053     9.579 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad[9]_i_1/O
                         net (fo=8, routed)           0.486    10.065    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X494Y97        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.646    17.307    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/axi_c2c_phy_clk
    SLICE_X494Y97        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/C
                         clock pessimism              0.320    17.627    
                         clock uncertainty           -0.064    17.563    
    SLICE_X494Y97        FDCE (Recov_fdce_C_CLR)     -0.192    17.371    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         17.371    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.322ns (12.963%)  route 2.162ns (87.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.067ns = ( 17.307 - 10.240 ) 
    Source Clock Delay      (SCD):    7.490ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.749     7.490    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X497Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X497Y101       FDRE (Prop_fdre_C_Q)         0.269     7.759 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.767     9.526    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X493Y99        LUT2 (Prop_lut2_I1_O)        0.053     9.579 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad[9]_i_1/O
                         net (fo=8, routed)           0.395     9.974    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X494Y98        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.646    17.307    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/axi_c2c_phy_clk
    SLICE_X494Y98        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C
                         clock pessimism              0.320    17.627    
                         clock uncertainty           -0.064    17.563    
    SLICE_X494Y98        FDCE (Recov_fdce_C_CLR)     -0.192    17.371    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         17.371    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.322ns (12.963%)  route 2.162ns (87.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.067ns = ( 17.307 - 10.240 ) 
    Source Clock Delay      (SCD):    7.490ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.749     7.490    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X497Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X497Y101       FDRE (Prop_fdre_C_Q)         0.269     7.759 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.767     9.526    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X493Y99        LUT2 (Prop_lut2_I1_O)        0.053     9.579 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad[9]_i_1/O
                         net (fo=8, routed)           0.395     9.974    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X494Y98        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.646    17.307    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/axi_c2c_phy_clk
    SLICE_X494Y98        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.320    17.627    
                         clock uncertainty           -0.064    17.563    
    SLICE_X494Y98        FDCE (Recov_fdce_C_CLR)     -0.192    17.371    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         17.371    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.322ns (12.963%)  route 2.162ns (87.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.067ns = ( 17.307 - 10.240 ) 
    Source Clock Delay      (SCD):    7.490ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.749     7.490    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X497Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X497Y101       FDRE (Prop_fdre_C_Q)         0.269     7.759 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.767     9.526    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X493Y99        LUT2 (Prop_lut2_I1_O)        0.053     9.579 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad[9]_i_1/O
                         net (fo=8, routed)           0.395     9.974    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X494Y98        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.646    17.307    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/axi_c2c_phy_clk
    SLICE_X494Y98        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/C
                         clock pessimism              0.320    17.627    
                         clock uncertainty           -0.064    17.563    
    SLICE_X494Y98        FDCE (Recov_fdce_C_CLR)     -0.192    17.371    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         17.371    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.322ns (12.963%)  route 2.162ns (87.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.067ns = ( 17.307 - 10.240 ) 
    Source Clock Delay      (SCD):    7.490ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.749     7.490    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X497Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X497Y101       FDRE (Prop_fdre_C_Q)         0.269     7.759 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.767     9.526    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X493Y99        LUT2 (Prop_lut2_I1_O)        0.053     9.579 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad[9]_i_1/O
                         net (fo=8, routed)           0.395     9.974    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X494Y98        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.646    17.307    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/axi_c2c_phy_clk
    SLICE_X494Y98        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/C
                         clock pessimism              0.320    17.627    
                         clock uncertainty           -0.064    17.563    
    SLICE_X494Y98        FDCE (Recov_fdce_C_CLR)     -0.192    17.371    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         17.371    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.246ns (10.962%)  route 1.998ns (89.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.095ns = ( 17.335 - 10.240 ) 
    Source Clock Delay      (SCD):    7.479ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.738     7.479    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X489Y133       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y133       FDRE (Prop_fdre_C_Q)         0.246     7.725 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          1.998     9.723    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/out
    SLICE_X502Y131       FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.674    17.335    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X502Y131       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.409    17.744    
                         clock uncertainty           -0.064    17.680    
    SLICE_X502Y131       FDCE (Recov_fdce_C_CLR)     -0.355    17.325    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.325    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.246ns (10.962%)  route 1.998ns (89.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.095ns = ( 17.335 - 10.240 ) 
    Source Clock Delay      (SCD):    7.479ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.738     7.479    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X489Y133       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y133       FDRE (Prop_fdre_C_Q)         0.246     7.725 f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          1.998     9.723    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/out
    SLICE_X502Y131       FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        1.674    17.335    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X502Y131       FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.409    17.744    
                         clock uncertainty           -0.064    17.680    
    SLICE_X502Y131       FDCE (Recov_fdce_C_CLR)     -0.355    17.325    b2000t_c2c_bram_i/axi_chip2chip_1/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.325    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  7.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.622%)  route 0.207ns (67.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.740     2.900    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X483Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X483Y101       FDRE (Prop_fdre_C_Q)         0.100     3.000 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.207     3.207    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X484Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.959     3.495    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X484Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.376     3.119    
    SLICE_X484Y99        FDCE (Remov_fdce_C_CLR)     -0.050     3.069    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.622%)  route 0.207ns (67.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.740     2.900    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X483Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X483Y101       FDRE (Prop_fdre_C_Q)         0.100     3.000 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.207     3.207    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X484Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.959     3.495    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X484Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.376     3.119    
    SLICE_X484Y99        FDCE (Remov_fdce_C_CLR)     -0.050     3.069    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.622%)  route 0.207ns (67.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.740     2.900    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X483Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X483Y101       FDRE (Prop_fdre_C_Q)         0.100     3.000 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.207     3.207    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X484Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.959     3.495    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X484Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.376     3.119    
    SLICE_X484Y99        FDCE (Remov_fdce_C_CLR)     -0.050     3.069    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.622%)  route 0.207ns (67.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.740     2.900    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X483Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X483Y101       FDRE (Prop_fdre_C_Q)         0.100     3.000 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.207     3.207    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X484Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.959     3.495    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X484Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.376     3.119    
    SLICE_X484Y99        FDCE (Remov_fdce_C_CLR)     -0.050     3.069    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.622%)  route 0.207ns (67.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.740     2.900    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X483Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X483Y101       FDRE (Prop_fdre_C_Q)         0.100     3.000 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.207     3.207    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X484Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.959     3.495    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X484Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.376     3.119    
    SLICE_X484Y99        FDCE (Remov_fdce_C_CLR)     -0.050     3.069    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.622%)  route 0.207ns (67.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.740     2.900    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X483Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X483Y101       FDRE (Prop_fdre_C_Q)         0.100     3.000 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.207     3.207    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X484Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.959     3.495    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X484Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.376     3.119    
    SLICE_X484Y99        FDCE (Remov_fdce_C_CLR)     -0.050     3.069    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.908%)  route 0.224ns (69.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.740     2.900    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X483Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X483Y101       FDRE (Prop_fdre_C_Q)         0.100     3.000 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.224     3.224    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X485Y98        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.959     3.495    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X485Y98        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism             -0.376     3.119    
    SLICE_X485Y98        FDCE (Remov_fdce_C_CLR)     -0.069     3.050    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.100ns (28.824%)  route 0.247ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.740     2.900    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X483Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X483Y101       FDRE (Prop_fdre_C_Q)         0.100     3.000 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.247     3.247    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X486Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.960     3.496    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X486Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.376     3.120    
    SLICE_X486Y99        FDCE (Remov_fdce_C_CLR)     -0.069     3.051    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.100ns (28.824%)  route 0.247ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.740     2.900    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X483Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X483Y101       FDRE (Prop_fdre_C_Q)         0.100     3.000 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.247     3.247    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X486Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.960     3.496    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X486Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.376     3.120    
    SLICE_X486Y99        FDCE (Remov_fdce_C_CLR)     -0.069     3.051    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.100ns (28.824%)  route 0.247ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.740     2.900    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X483Y101       FDRE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X483Y101       FDRE (Prop_fdre_C_Q)         0.100     3.000 f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.247     3.247    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X486Y99        FDCE                                         f  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3460, routed)        0.960     3.496    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X486Y99        FDCE                                         r  b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.376     3.120    
    SLICE_X486Y99        FDCE (Remov_fdce_C_CLR)     -0.069     3.051    b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.196    





