---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 480
      num_constraints: 546
      at: 032cbfe2f1a70afb3596966cdef50987b03e5b19b25fec363c7a6acad753d15f
      bt: 9a34e1414e01b5651dc4cac26650ae8d54e87ff003850b5bd302f04dbdfd7d26
      ct: 2d5baef65a3506fc8cceed465aa19537a406c4fbf4b4755d1d78d8aafa32e2c2
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, v2"
      - "  eq &v4, v2, 3"
      - "  eq &v5, v2, 5"
      - "  or &v6, v4, v5"
      - "  mask 6, v6"
      - "    add &v8, v3, 1"
      - "    store &v3, v8"
      - "    eq &v9, v2, 3"
      - "    mask 2, v9"
      - "      add &v11, v3, 2"
      - "      store &v3, v11"
      - "  gt &v12, v3, v2"
      - "  retn v12"
      - ""
    output:
      - input_file: inputs/u32_3.in
        output:
          registers:
            a:
              type: bool
              value: "true"
      - input_file: inputs/u32_5.in
        output:
          registers:
            a:
              type: bool
              value: "true"
      - input_file: inputs/u32_6.in
        output:
          registers:
            a:
              type: bool
              value: "false"
    initial_ast: 8d0d6a148035d08edb7f3b6d4c6c31a09faa74e02e6274f742fb244614376e84
    imports_resolved_ast: 8d0d6a148035d08edb7f3b6d4c6c31a09faa74e02e6274f742fb244614376e84
    canonicalized_ast: b64c81346bc90ee4edf2e2f47bb6c720df8635f5ccaad2188b6b807f61087015
    type_inferenced_ast: 51d85af84071995c32af8f04281da16f543543dea80209a3e5797d4604479eaf
