[{"content":"","date":"18 November 2022","permalink":"/projects/solidity-learning/","section":"Projects","summary":"","title":"Solidity-Learning"},{"content":"","date":"25 December 2020","permalink":"/projects/hdu-computer-organization-and-architecture-experiment/","section":"Projects","summary":"","title":"æ­ç”µè®¡ç®—æœºç»„æˆå®éªŒ"},{"content":"","date":"13 March 2023","permalink":"/blogs/","section":"Blog","summary":"","title":"Blog"},{"content":"èƒŒæ™¯ # å½“æ–°æ¥æ‰‹ä»–äººçš„é¡¹ç›®ï¼Œæˆ‘ä»¬å¾ˆå®¹æ˜“ä¸çŸ¥æ‰€æªï¼Œä¸çŸ¥é“è¿™ä¸ªå‡½æ•°çš„ä½œç”¨æ˜¯ä»€ä¹ˆï¼Œå³ä½¿æœ‰å¾ˆå¥½çš„å‘½åè§„èŒƒï¼Œè¿™ç§äº‹æƒ…ä¹Ÿä¼šæ—¶å¸¸å‘ç”Ÿï¼Œç”šè‡³æœ‰æ—¶å€™å‡ ä¸ªæœˆä¸ç¢°è¿™ä¸ªé¡¹ç›®ï¼Œè‡ªå·±å†çœ‹è¿™ä¸ªå‡½æ•°ï¼Œä¹Ÿä¼šæœ‰ä¸€ç§äº‘é‡Œé›¾é‡Œçš„æ„Ÿè§‰ å¦‚æœæ‹¥æœ‰å¥½çš„æ³¨é‡Šï¼Œæ–¹ä¾¿æˆ‘ä»¬è‡ªå·±ä»¥åç»´æŠ¤ï¼Œä¹Ÿæ–¹ä¾¿åæ¥çš„åŒäº‹æ¥æ‰‹ä½ çš„é¡¹ç›®ï¼Œä¸è‡³äºå¯¹ä½ çš„ä»£ç è¯´è¿™å†™çš„æ˜¯å•¥ï¼Œåƒä¸€å¨ğŸ’© æ³¨é‡Šçœ‹å›¢é˜Ÿï¼Œæˆ‘ä»¬å›¢é˜Ÿä¹ æƒ¯ä½¿ç”¨è‹±æ–‡ï¼Œæ‰€ä»¥éƒ½ä½¿ç”¨è‹±æ–‡ï¼Œåªè¦æ•´ä¸ªå›¢é˜Ÿç»Ÿä¸€ä¸€ä¸ªæ³¨é‡Šè¯­è¨€å³å¯ åŒ…æ³¨é‡Š # æ¯ä¸ªåŒ…éƒ½åº”æœ‰è‡³å°‘ä¸€ä¸ªåŒ…æ³¨é‡Š æ”¾ç½®åœ¨packageä¹‹å‰ï¼Œæ¥ç®€çŸ­æè¿°è¿™ä¸ªåŒ…çš„åŠŸèƒ½ // åŒ…çš„åŠŸèƒ½ä»‹ç» package åŒ…åç§° æ–‡ä»¶æ³¨é‡Š # æ¯ä¸ªæ–‡ä»¶éƒ½åº”æœ‰ä¸€ä¸ªæ–‡ä»¶æ³¨é‡Š æ”¾ç½®åœ¨packagä¹‹åï¼Œéœ€è¦åŒ…å«æ–‡ä»¶åç§°ï¼Œæ–‡ä»¶æè¿°ï¼Œæ–‡ä»¶ä½œè€…åŠå…¶æ—¶é—´ï¼Œæ›´æ–°ä½œè€…åŠå…¶æ—¶é—´ å› ä¸ºåœ¨å…¬å¸æ­£å¸¸å¼€å‘æµç¨‹ä¸­ï¼Œå¯èƒ½åˆå¹¶åˆ†æ”¯çš„æ—¶å€™ï¼Œåªæœ‰è‡ªå·±éƒ¨é—¨çš„ä¸šåŠ¡ä¸»ç®¡ï¼Œæœ‰è¿™ä¸ªæƒé™è¿›è¡Œåˆå¹¶ä»£ç ï¼Œå¦‚æœå»çœ‹gitçš„æ—¥å¿—ï¼Œå¦‚æœåªçœ‹ä¸»åˆ†æ”¯ï¼Œåªä¼šæ˜¾ç¤ºä¸»ç®¡çš„idï¼Œå¾ˆéš¾å¾ˆå¿«è½å®åˆ°æ¯ä¸ªäººä¸Š package åŒ…åç§° // @Title æ–‡ä»¶åç§° // @Description æ–‡ä»¶æè¿° // @Author ä½œè€… æ—¥æœŸ æ—¶é—´ // @Update æ›´æ–°ä½œè€… æ—¥æœŸ æ—¶é—´ ç»“æ„ä½“æ³¨é‡Šå’Œæ¥å£æ³¨é‡Š # æ¯ä¸ªç»“æ„ä½“æˆ–æ¥å£éƒ½åº”æœ‰æ³¨é‡Š åœ¨ç»“æ„ä½“å®šä¹‰ä¸Šé¢ï¼Œéœ€è¦æœ‰ä¸€ä¸ªå¯¹æ•´ä¸ªç»“æ„ä½“çš„ç®€è¦ä»‹ç» ç»“æ„ä½“å†…çš„æ¯ä¸ªæˆå‘˜å˜é‡ä¹Ÿéœ€è¦æœ‰æ³¨é‡Š // User defines user login info type User struct { UserName string // user\u0026#39;s name Password string // user\u0026#39;s password } // IUser defines user function type IUser interface { Login() // user login into the system Logout() // user logout the system } å‡½æ•°å’Œæ–¹æ³•çš„æ³¨é‡Š # æ¯ä¸ªå‡½æ•°æˆ–æ–¹æ³•éƒ½åº”æœ‰æ³¨é‡Š éœ€è¦åŒ…å«å‡½æ•°æˆ–æ–¹æ³•åç§°ã€å‡½æ•°æˆ–æ–¹æ³•æè¿°ã€å‡½æ•°æˆ–æ–¹æ³•ä½œè€…åŠå…¶æ—¶é—´ã€è¾“å…¥å‚æ•°åŠå…¶å‚æ•°ç±»å‹å’Œè§£é‡Šã€è¿”å›å‚æ•°åŠå…¶å‚æ•°ç±»å‹å’Œè§£é‡Š åœ¨å‡½æ•°æˆ–æ–¹æ³•å®šä¹‰ä¸Šé¢ï¼Œä¹¦å†™ä¸‹é¢çš„æ³¨é‡Š // å‡½æ•°æˆ–æ–¹æ³•åç§° // @Title å‡½æ•°æˆ–æ–¹æ³•åç§° // @Description å‡½æ•°æˆ–æ–¹æ³•æè¿° // @Author ä½œè€… æ—¥æœŸ æ—¶é—´ // @Param è¾“å…¥å‚æ•°å å‚æ•°ç±»å‹ \u0026#34;è¯´æ˜\u0026#34; // @Return è¿”å›å‚æ•°å å‚æ•°ç±»å‹ \u0026#34;è¯´æ˜\u0026#34; ä»£ç é€»è¾‘æ³¨é‡Š # æ¯ä¸ªä»£ç å—éƒ½éœ€è¦æ·»åŠ æ³¨é‡Š // This is my wife\u0026#39;s birthday if birthday == 1118 { ... } ç¤ºä¾‹ # ç¤ºä¾‹\n","date":"13 March 2023","permalink":"/blogs/go_code_comment_standard/go_code_comment_standard/","section":"Blog","summary":"èƒŒæ™¯ # å½“æ–°æ¥æ‰‹ä»–äººçš„é¡¹ç›®ï¼Œæˆ‘ä»¬å¾ˆå®¹æ˜“ä¸çŸ¥æ‰€æªï¼Œä¸çŸ¥é“è¿™ä¸ªå‡½æ•°çš„ä½œç”¨æ˜¯ä»€ä¹ˆï¼Œå³ä½¿æœ‰å¾ˆå¥½çš„å‘½åè§„èŒƒï¼Œè¿™ç§äº‹æƒ…ä¹Ÿä¼šæ—¶å¸¸å‘ç”Ÿï¼Œç”šè‡³æœ‰æ—¶å€™å‡ ä¸ªæœˆä¸ç¢°è¿™ä¸ªé¡¹ç›®ï¼Œè‡ªå·±å†çœ‹è¿™ä¸ªå‡½æ•°ï¼Œä¹Ÿä¼šæœ‰ä¸€ç§äº‘é‡Œé›¾é‡Œçš„æ„Ÿè§‰ å¦‚æœæ‹¥æœ‰å¥½çš„æ³¨é‡Šï¼Œæ–¹ä¾¿æˆ‘ä»¬è‡ªå·±ä»¥åç»´æŠ¤ï¼Œä¹Ÿæ–¹ä¾¿åæ¥çš„åŒäº‹æ¥æ‰‹ä½ çš„é¡¹ç›®ï¼Œä¸è‡³äºå¯¹ä½ çš„ä»£ç è¯´è¿™å†™çš„æ˜¯å•¥ï¼Œåƒä¸€å¨ğŸ’© æ³¨é‡Šçœ‹å›¢é˜Ÿï¼Œæˆ‘ä»¬å›¢é˜Ÿä¹ æƒ¯ä½¿ç”¨è‹±æ–‡ï¼Œæ‰€ä»¥éƒ½ä½¿ç”¨è‹±æ–‡ï¼Œåªè¦æ•´ä¸ªå›¢é˜Ÿç»Ÿä¸€ä¸€ä¸ªæ³¨é‡Šè¯­è¨€å³å¯ åŒ…æ³¨é‡Š # æ¯ä¸ªåŒ…éƒ½åº”æœ‰è‡³å°‘ä¸€ä¸ªåŒ…æ³¨é‡Š æ”¾ç½®åœ¨packageä¹‹å‰ï¼Œæ¥ç®€çŸ­æè¿°è¿™ä¸ªåŒ…çš„åŠŸèƒ½ // åŒ…çš„åŠŸèƒ½ä»‹ç» package åŒ…åç§° æ–‡ä»¶æ³¨é‡Š # æ¯ä¸ªæ–‡ä»¶éƒ½åº”æœ‰ä¸€ä¸ªæ–‡ä»¶æ³¨é‡Š æ”¾ç½®åœ¨packagä¹‹åï¼Œéœ€è¦åŒ…å«æ–‡ä»¶åç§°ï¼Œæ–‡ä»¶æè¿°ï¼Œæ–‡ä»¶ä½œè€…åŠå…¶æ—¶é—´ï¼Œæ›´æ–°ä½œè€…åŠå…¶æ—¶é—´ å› ä¸ºåœ¨å…¬å¸æ­£å¸¸å¼€å‘æµç¨‹ä¸­ï¼Œå¯èƒ½åˆå¹¶åˆ†æ”¯çš„æ—¶å€™ï¼Œåªæœ‰è‡ªå·±éƒ¨é—¨çš„ä¸šåŠ¡ä¸»ç®¡ï¼Œæœ‰è¿™ä¸ªæƒé™è¿›è¡Œåˆå¹¶ä»£ç ï¼Œå¦‚æœå»çœ‹gitçš„æ—¥å¿—ï¼Œå¦‚æœåªçœ‹ä¸»åˆ†æ”¯ï¼Œåªä¼šæ˜¾ç¤ºä¸»ç®¡çš„idï¼Œå¾ˆéš¾å¾ˆå¿«è½å®åˆ°æ¯ä¸ªäººä¸Š package åŒ…åç§° // @Title æ–‡ä»¶åç§° // @Description æ–‡ä»¶æè¿° // @Author ä½œè€… æ—¥æœŸ æ—¶é—´ // @Update æ›´æ–°ä½œè€… æ—¥æœŸ æ—¶é—´ ç»“æ„ä½“æ³¨é‡Šå’Œæ¥å£æ³¨é‡Š # æ¯ä¸ªç»“æ„ä½“æˆ–æ¥å£éƒ½åº”æœ‰æ³¨é‡Š åœ¨ç»“æ„ä½“å®šä¹‰ä¸Šé¢ï¼Œéœ€è¦æœ‰ä¸€ä¸ªå¯¹æ•´ä¸ªç»“æ„ä½“çš„ç®€è¦ä»‹ç» ç»“æ„ä½“å†…çš„æ¯ä¸ªæˆå‘˜å˜é‡ä¹Ÿéœ€è¦æœ‰æ³¨é‡Š // User defines user login info type User struct { UserName string // user\u0026#39;s name Password string // user\u0026#39;s password } // IUser defines user function type IUser interface { Login() // user login into the system Logout() // user logout the system } å‡½æ•°å’Œæ–¹æ³•çš„æ³¨é‡Š # æ¯ä¸ªå‡½æ•°æˆ–æ–¹æ³•éƒ½åº”æœ‰æ³¨é‡Š éœ€è¦åŒ…å«å‡½æ•°æˆ–æ–¹æ³•åç§°ã€å‡½æ•°æˆ–æ–¹æ³•æè¿°ã€å‡½æ•°æˆ–æ–¹æ³•ä½œè€…åŠå…¶æ—¶é—´ã€è¾“å…¥å‚æ•°åŠå…¶å‚æ•°ç±»å‹å’Œè§£é‡Šã€è¿”å›å‚æ•°åŠå…¶å‚æ•°ç±»å‹å’Œè§£é‡Š åœ¨å‡½æ•°æˆ–æ–¹æ³•å®šä¹‰ä¸Šé¢ï¼Œä¹¦å†™ä¸‹é¢çš„æ³¨é‡Š // å‡½æ•°æˆ–æ–¹æ³•åç§° // @Title å‡½æ•°æˆ–æ–¹æ³•åç§° // @Description å‡½æ•°æˆ–æ–¹æ³•æè¿° // @Author ä½œè€… æ—¥æœŸ æ—¶é—´ // @Param è¾“å…¥å‚æ•°å å‚æ•°ç±»å‹ \u0026#34;è¯´æ˜\u0026#34; // @Return è¿”å›å‚æ•°å å‚æ•°ç±»å‹ \u0026#34;è¯´æ˜\u0026#34; ä»£ç é€»è¾‘æ³¨é‡Š # æ¯ä¸ªä»£ç å—éƒ½éœ€è¦æ·»åŠ æ³¨é‡Š // This is my wife\u0026#39;s birthday if birthday == 1118 { .","title":"Go-Code-Comment-Standard"},{"content":"","date":"13 March 2023","permalink":"/tags/golang/","section":"Tags","summary":"","title":"golang"},{"content":"","date":"13 March 2023","permalink":"/tags/","section":"Tags","summary":"","title":"Tags"},{"content":" å…¬å…±æ¨¡å—ä»£ç†: export GOPROXY=https://goproxy.io åŒæ ·å¯ä»¥è®¾ç½®ä¸º https://goproxy.cn\nç§æœ‰æ¨¡å—ä»£ç†ï¼š export GOPRIVATE=git.xxx.com åˆå§‹åŒ–ï¼š go mod init [module åç§°] æ£€æµ‹å’Œæ¸…ç†ä¾èµ–ï¼š go mod tidy å®‰è£…æŒ‡å®šåŒ…ï¼š go get -v github.com/go-ego/gse@v0.60.0-rc4.2 go modä¸‹ï¼Œgo get github.com/go-ego/gse@v0.60.0 å¯ä»¥è·Ÿè¯­ä¹‰åŒ–ç‰ˆæœ¬å·ï¼Œä¹Ÿå¯ä»¥è·Ÿgitçš„åˆ†æ”¯go get github.com/go-ego/gse@master ,ä¹Ÿå¯ä»¥è·Ÿgitçš„æäº¤å“ˆå¸Œgo get github.com/go-ego/gse@e3702bed2 go getéµå¾ªæœ€å°ç‰ˆæœ¬é€‰æ‹©åŸåˆ™ï¼Œåªä¼šä¸‹è½½ä¸è¶…è¿‡è¿™ä¸ªæœ€å¤§ç‰ˆæœ¬å·ï¼Œå¦‚æœä½¿ç”¨go get github.com/go-ego/gse@master ï¼Œä¸‹æ¬¡åœ¨ä¸‹è½½åªä¼šå’Œç¬¬ä¸€æ¬¡çš„ä¸€æ ·ï¼Œæ— è®º master åˆ†æ”¯æ˜¯å¦æ›´æ–°äº†ä»£ç \næŸ¥çœ‹æ‰€æœ‰å¯ä»¥å‡çº§ä¾èµ–ç‰ˆæœ¬ï¼š go list -u -m all æ›´æ–°ä¾èµ–ï¼š go get -u æ›´æ–°æŒ‡å®šåŒ…ä¾èµ–ï¼š go get -u github.com/go-ego/gse æ›´æ–°è¡¥ä¸ç‰ˆæœ¬å· go get -u=patch github.com/go-ego/gse æŒ‡å®šç‰ˆæœ¬ï¼š go get -u github/com/go-ego/gse@v0.60.0-rc4.2 å‡é™çº§ç‰ˆæœ¬å·ï¼Œä½¿ç”¨æ¯”è¾ƒè¿ç®—ç¬¦æ§åˆ¶ go get github/com/go-ego/gse@`\u0026lt;v0.60.0` Replace:\nä½¿ç”¨å‘½ä»¤è¡Œï¼š go mod edit -replace github.com/go-ego/gse = /path/to/local/gse go mod edit -replace github.com/go-ego/gse = github.com/vcaesar/gse ç›´æ¥ä¿®æ”¹æ¨¡å—æ–‡ä»¶ï¼š replace github.com/go-ego/gse =\u0026gt; github.com/vcaesar/gse ç§»é™¤ä¾èµ–ï¼š go mod tidy go mod edit --droprequire=golang.org/x/crypto,ä»…ä»…ä¿®æ”¹go.modé…ç½®æ–‡ä»¶çš„å†…å®¹\næŸ¥çœ‹ä¾èµ–åŒ…ï¼š go list -m all go list -m -json all # json æ ¼å¼è¾“å‡º æ¨¡å—é…ç½®æ ¼å¼åŒ– go mod edit -fmt å¸¸ç”¨å‘½ä»¤ï¼š go mod init # åˆå§‹åŒ– go mod tidy # æ›´æ–°ä¾èµ–æ–‡ä»¶,ç§»é™¤ä¸éœ€è¦çš„åŒ… go mod download # ä¸‹è½½ä¾èµ–æ–‡ä»¶ go mod vendor # å°†ä¾èµ–è½¬ç§»è‡³æœ¬åœ°çš„ vendoræ–‡ä»¶ go mod edit # æ‰‹åŠ¨ä¿®æ”¹ä¾èµ–æ–‡ä»¶ go mod graph # æ‰“å°ä¾èµ–å›¾ go mod verify # æ ¡éªŒä¾èµ– åœ¨go modæ¨¡å¼ï¼Œå¦‚æœæ²¡æœ‰æ­¤ä¾èµ–ï¼Œåœ¨è¿è¡Œgo run main.goä¼šå…ˆå»ä¸‹è½½æ­¤ä¾èµ–ï¼Œå½“ç„¶ä¸åªæ˜¯go run,go buildã€go test å‘½ä»¤ä¹Ÿèƒ½è‡ªåŠ¨ä¸‹è½½ç›¸å…³ä¾èµ–åŒ…\ngo modä¸ä¼šåœ¨$GOPATH/srcç›®å½•ä¸‹ä¿å­˜ç›¸å…³å¼•ç”¨åŒ…çš„æºç ï¼Œè€ŒåŒ…æºç å’Œé“¾æ¥åº“ä¿å­˜åœ¨$GOPATH/pkg/modç›®å½•ä¸‹\n","date":"21 January 2023","permalink":"/blogs/golang/go_module/","section":"Blog","summary":"å…¬å…±æ¨¡å—ä»£ç†: export GOPROXY=https://goproxy.","title":"Go Module"},{"content":"","date":"29 November 2022","permalink":"/tags/hugo/","section":"Tags","summary":"","title":"hugo"},{"content":"é—®é¢˜1 # found no layout file for \u0026#34;HTML\u0026#34; for kind \u0026#34;page\u0026#34;: You should create a template file which matches Hugo Layouts Lookup Rules for this combination. è§£å†³æ–¹æ³• # hugo mod clean hugo server ","date":"29 November 2022","permalink":"/blogs/hugo/hugo_error/","section":"Blog","summary":"é—®é¢˜1 # found no layout file for \u0026#34;HTML\u0026#34; for kind \u0026#34;page\u0026#34;: You should create a template file which matches Hugo Layouts Lookup Rules for this combination.","title":"hugo é‡åˆ°çš„é—®é¢˜"},{"content":"","date":"18 November 2022","permalink":"/tags/git/","section":"Tags","summary":"","title":"git"},{"content":"åŸç† # æœ¬åœ°ä»“åº“ç”±gitç»´æŠ¤ä¸‰æ£µ\u0026quot;æ ‘\u0026quot; ç¬¬ä¸€ä¸ªæ˜¯å·¥ä½œç›®å½•,å®ƒæ‹¥æœ‰å®é™…çš„æ–‡ä»¶ ç¬¬äºŒä¸ªæ˜¯æš‚å­˜åŒºï¼Œå®ƒç±»ä¼¼äºç¼“å­˜çš„å­˜åœ¨ï¼Œä¸´æ—¶ä¿å­˜ä½ çš„æ”¹åŠ¨ ç¬¬ä¸‰ä¸ªæ˜¯HEAD,å®ƒæŒ‡å‘æœ€åä¸€æ¬¡æäº¤çš„ç»“æœ æ¦‚å¿µ # åˆ†æ”¯ # åˆ†æ”¯æ˜¯ç”¨æ¥å°†ç‰¹æ€§å¼€å‘éš”ç¦»å¼€ã€‚åœ¨ä½ åˆ›å»ºä»“åº“çš„æ—¶å€™ï¼Œmasteræˆ–mainæ˜¯é»˜è®¤çš„åˆ†æ”¯ã€‚æˆ‘ä»¬ä¸€èˆ¬åœ¨å…¶ä»–åˆ†æ”¯ä¸Šè¿›è¡Œå¼€å‘ï¼Œå®Œæˆåå†å°†å®ƒä»¬åˆå¹¶åˆ°ä¸»åˆ†æ”¯ä¸Š ä½ åœ¨æœ¬åœ°åˆ›å»ºçš„åˆ†æ”¯ï¼Œå¦‚æœä¸æ¨é€åˆ°è¿œç«¯ä»“åº“ï¼Œè¿™ä¸ªåˆ†æ”¯å°±åªèƒ½åœ¨æœ¬åœ°å¯è§ å‘½ä»¤ # å‘½ä»¤åªä»‹ç»åœ¨å¼€å‘è¿‡ç¨‹ä¸­ï¼Œå¸¸ç”¨çš„å‘½ä»¤ åˆ›å»ºæ–°çš„gitä»“åº“ # git init æ·»åŠ åˆ°æš‚å­˜åŒº # git add \u0026lt;filename\u0026gt; git add . git add \u0026lt;filename\u0026gt; ,æ·»åŠ å…·ä½“æ–‡ä»¶åˆ°æš‚å­˜åŒº git add .,å°†æ‰€æœ‰å˜åŠ¨æ·»åŠ åˆ°æš‚å­˜åŒº è¿™æ˜¯gitåŸºæœ¬å·¥ä½œæµç¨‹çš„ç¬¬ä¸€æ­¥ï¼Œå°†æ–‡ä»¶æ·»åŠ åˆ°æš‚å­˜åŒº æäº¤ # git commit -m \u0026#34;æäº¤ä¿¡æ¯\u0026#34; å°†æ”¹åŠ¨æäº¤åˆ°æœ¬åœ°ä»“åº“çš„HEADä¸­ è¿™æ˜¯gitåŸºæœ¬å·¥ä½œæµç¨‹çš„ç¬¬äºŒæ­¥ï¼Œå°†æ–‡ä»¶æäº¤åˆ°æœ¬åœ°ä»“åº“çš„HEADä¸­ æ¨é€ # git push origin master å°†æ”¹åŠ¨æäº¤åˆ°è¿œç«¯ä»“åº“ï¼Œå¯ä»¥å°†masteræ¢æˆä»»ä½•ä½ æƒ³è¦æ¨é€çš„åˆ†æ”¯ è¿™æ˜¯gitåŸºæœ¬å·¥ä½œæµç¨‹çš„ç¬¬ä¸‰æ­¥ï¼Œæ¨é€åˆ°è¿œç«¯ä»“åº“ git remote add origin \u0026lt;server\u0026gt; å°†ä½ çš„ä»“åº“è¿æ¥åˆ°è¿œç«¯ä»“åº“ï¼Œè‹¥ä½ æœ¬åœ°ä»“åº“æœªå’Œè¿œç«¯ä»“åº“å»ºç«‹å…³ç³» åˆ†æ”¯ # git checkout -b feature_xdp åˆ›å»ºä¸€ä¸ªå«åšfeature_xdpçš„åˆ†æ”¯ git checkout master åˆ‡æ¢åˆ°ä¸»åˆ†æ”¯ æ›´æ–°ä¸åˆå¹¶ # git pull \u0026lt;è¿œç¨‹ä¸»æœºå\u0026gt; \u0026lt;è¿œç¨‹åˆ†æ”¯å\u0026gt;:\u0026lt;æœ¬åœ°åˆ†æ”¯å\u0026gt; æ ‡å‡†æ ¼å¼ ä»¥å½“å‰å·¥ä½œç›®å½•è¿›è¡Œè·å–ï¼ˆfetchï¼‰å¹¶åˆå¹¶ï¼ˆmergeï¼‰è¿œç«¯çš„æ”¹åŠ¨ git pull git pull origin å°†è¿œç«¯ä»“åº“çš„originçš„masteråˆ†æ”¯æ‹‰å–åˆ°æœ¬åœ°ï¼Œå¹¶ä¸æœ¬åœ°çš„å½“å‰åˆ†æ”¯è¿›è¡Œåˆå¹¶ git pull origin master:feature_xdp å°†è¿œç«¯ä»“åº“çš„originçš„masteråˆ†æ”¯æ‹‰å–è¿‡æ¥ï¼Œä¸æœ¬åœ°çš„feature_xdpåˆ†æ”¯åˆå¹¶ git pull origin master å¦‚æœè¿œç«¯ä»“åº“çš„åˆ†æ”¯æ˜¯ä¸å½“å‰åˆ†æ”¯åˆå¹¶ï¼Œåˆ™å†’å·åé¢çš„éƒ¨åˆ†å¯ä»¥çœç•¥ git merge \u0026lt;branch\u0026gt; åˆå¹¶å…¶ä»–åˆ†æ”¯åˆ°å½“å‰åˆ†æ”¯ å†²çª # git pull \u0026lt;è¿œç¨‹ä¸»æœºå\u0026gt; \u0026lt;è¿œç¨‹åˆ†æ”¯å\u0026gt;:\u0026lt;æœ¬åœ°åˆ†æ”¯å\u0026gt; å’Œ git merge \u0026lt;branch\u0026gt;,åœ¨ä¸¤ç§æƒ…å†µä¸‹ï¼Œgit ä¼šå°è¯•è‡ªåŠ¨åˆå¹¶æ”¹åŠ¨ï¼Œä½†æ˜¯å¹¶ä¸æ˜¯æ¯ä¸€æ¬¡éƒ½ä¼šæˆåŠŸï¼Œå¯èƒ½ä¼šå‡ºç°å†²çªã€‚è¿™ä¸ªæ—¶å€™ï¼Œéœ€è¦ä½ æ‰‹åŠ¨ä¿®æ”¹æ¥åˆå¹¶è¿™äº›å†²çª git add \u0026lt;filename\u0026gt; åˆå¹¶å®Œæˆåï¼Œéœ€è¦å°†å®ƒä»¬æ·»åŠ åˆ°æš‚å­˜åŒº git diff \u0026lt;source_branch\u0026gt; \u0026lt;target_branch\u0026gt; å¯ä»¥ä½¿ç”¨è¯¥å‘½ä»¤é¢„è§ˆå·®å¼‚ï¼Œåœ¨åˆå¹¶æ”¹åŠ¨ä¹‹å‰ log # git log æŸ¥çœ‹æœ¬åœ°ä»“åº“å†å²è®°å½• git log --author=XdpCs åªçœ‹XdpCsçš„æäº¤è®°å½• git log --pretty=oneline æ¯ä¸€æ¡æäº¤è®°å½•åªå ä¸€è¡Œè¾“å‡º git log --graph --oneline --decorate --all é€šè¿‡æ ‘å½¢ç»“æ„æ¥å±•ç¤ºæ‰€æœ‰çš„åˆ†æ”¯ï¼Œæ¯ä¸ªåˆ†æ”¯éƒ½æ ‡æ˜å®ƒçš„åå­—å’Œæ ‡ç­¾ git log --name-status æŸ¥çœ‹å“ªäº›æ–‡ä»¶å‘ç”Ÿæ”¹å˜ æ ‡ç­¾ # é€šè¿‡åˆ›å»ºæ ‡ç­¾ï¼Œå‘å¸ƒè½¯ä»¶æ˜¯ä¸€ä¸ªä¸é”™çš„æ–¹æ³• git tag 1.0.0 1fd11181114 åˆ›å»ºä¸€ä¸ªå«1.0.0çš„æ ‡ç­¾ï¼Œ1fd11181114æ˜¯ä½ æƒ³è¦æ ‡è®°çš„æäº¤ID æäº¤IDå¯ä»¥é€šè¿‡ä¸Šé¢çš„git logè·å– åªè¦æäº¤IDå…·æœ‰æŒ‡å‘å”¯ä¸€æ€§ï¼Œæäº¤IDå¯ä»¥å°‘å‡ ä½ æ›¿æ¢æœ¬åœ°æ”¹åŠ¨ # git checkout -- \u0026lt;filename\u0026gt; ä½¿ç”¨HEADä¸­æœ€æ–°çš„å†…å®¹æ›¿æ¢æ‰ä½ å·¥ä½œç›®å½•ä¸­çš„æ–‡ä»¶ å·²æ·»åŠ åˆ°æš‚å­˜åŒºçš„æ”¹åŠ¨å’Œæ–°æ–‡ä»¶ä¸ä¼šå—åˆ°å½±å“ git fetch origin git reset --hard origin/master ä¸¢å¼ƒæœ¬åœ°çš„æ‰€æœ‰æ”¹åŠ¨å’Œæäº¤ï¼Œä»è¿œç«¯æœåŠ¡å™¨è·å–æœ€æ–°çš„ç‰ˆæœ¬å†å²ï¼Œå¹¶å°†æœ¬åœ°åˆ†æ”¯æŒ‡å‘å®ƒ å…‹éš†ä»“åº“ # git clone ../xdpcs.github.io åˆ›å»ºä¸€ä¸ªæœ¬åœ°ä»“åº“çš„å…‹éš†ç‰ˆæœ¬ git clone git@github.com:XdpCs/Solidity-Learning.git å…‹éš†ä¸€ä¸ªè¿œç«¯æœåŠ¡å™¨ä¸Šçš„ä»“åº“ ","date":"18 November 2022","permalink":"/blogs/git/git_study/","section":"Blog","summary":"åŸç† # æœ¬åœ°ä»“åº“ç”±gitç»´æŠ¤ä¸‰æ£µ\u0026quot;æ ‘\u0026quot; ç¬¬ä¸€ä¸ªæ˜¯å·¥ä½œç›®å½•,å®ƒæ‹¥æœ‰å®é™…çš„æ–‡ä»¶ ç¬¬äºŒä¸ªæ˜¯æš‚å­˜åŒºï¼Œå®ƒç±»ä¼¼äºç¼“å­˜çš„å­˜åœ¨ï¼Œä¸´æ—¶ä¿å­˜ä½ çš„æ”¹åŠ¨ ç¬¬ä¸‰ä¸ªæ˜¯HEAD,å®ƒæŒ‡å‘æœ€åä¸€æ¬¡æäº¤çš„ç»“æœ æ¦‚å¿µ # åˆ†æ”¯ # åˆ†æ”¯æ˜¯ç”¨æ¥å°†ç‰¹æ€§å¼€å‘éš”ç¦»å¼€ã€‚åœ¨ä½ åˆ›å»ºä»“åº“çš„æ—¶å€™ï¼Œmasteræˆ–mainæ˜¯é»˜è®¤çš„åˆ†æ”¯ã€‚æˆ‘ä»¬ä¸€èˆ¬åœ¨å…¶ä»–åˆ†æ”¯ä¸Šè¿›è¡Œå¼€å‘ï¼Œå®Œæˆåå†å°†å®ƒä»¬åˆå¹¶åˆ°ä¸»åˆ†æ”¯ä¸Š ä½ åœ¨æœ¬åœ°åˆ›å»ºçš„åˆ†æ”¯ï¼Œå¦‚æœä¸æ¨é€åˆ°è¿œç«¯ä»“åº“ï¼Œè¿™ä¸ªåˆ†æ”¯å°±åªèƒ½åœ¨æœ¬åœ°å¯è§ å‘½ä»¤ # å‘½ä»¤åªä»‹ç»åœ¨å¼€å‘è¿‡ç¨‹ä¸­ï¼Œå¸¸ç”¨çš„å‘½ä»¤ åˆ›å»ºæ–°çš„gitä»“åº“ # git init æ·»åŠ åˆ°æš‚å­˜åŒº # git add \u0026lt;filename\u0026gt; git add .","title":"Git å­¦ä¹ "},{"content":"","date":"18 November 2022","permalink":"/projects/","section":"Projects","summary":"","title":"Projects"},{"content":"","date":"18 November 2022","permalink":"/tags/web3/","section":"Tags","summary":"","title":"web3"},{"content":"åŸºç¡€çŸ¥è¯† # éœ€è¦ä¸ºä¸€ç¬”äº¤æ˜“æ”¯ä»˜å¤šå°‘Wei? éœ€è¦æ”¯ä»˜gasæ¶ˆè€—(gas spent) * gasä»·æ ¼(gas price)æ•°é‡çš„Wei gasï¼šè®¡ç®—å•ä½ gasæ¶ˆè€—(gas spent)ï¼šä¸€ç¬”äº¤æ˜“ä¸­æ¶ˆè€—çš„gasæ€»æ•° gasä»·æ ¼(gas price)ï¼šä½ æ„¿æ„æ”¯ä»˜çš„gaså•ä»· æ‹¥æœ‰æ›´é«˜çš„gasä»·æ ¼çš„äº¤æ˜“ä¼šæœ‰æ›´é«˜çš„ä¼˜å…ˆæƒè¢«æ‰“åŒ…å…¥åŒºå—ä¸­ æ²¡æœ‰æ¶ˆè€—å®Œçš„gaså°†ä¼šè¢«å½’è¿˜ gas é™åˆ¶(gas limit) é»˜è®¤èŠ±è´¹çš„gasæ•°é‡æ˜¯21000ä¸ª gas é™åˆ¶(gas limit): ä½ æ‰€è®¾ç½®çš„ç”¨åœ¨è¿™ç¬”äº¤æ˜“ä¸­çš„æœ€å¤§æ•°é‡çš„gas åŒºå—gasé™åˆ¶(block gas limit): ç½‘ç»œä¸­è®¾ç½®çš„åŒºå—ä¸­æ‰€å…è®¸çš„æœ€å¤§æ•°é‡çš„gas ä½¿ç”¨å®Œä½ å‘é€çš„æ‰€æœ‰gas,è¿™ä¼šå¯¼è‡´äº¤æ˜“å¤±è´¥,çŠ¶æ€å˜é‡çš„æ›´æ”¹ä¼šè¢«å›æ»š,æ¶ˆè€—çš„gasä¸ä¼šè¢«é€€è¿˜ ä¾‹å­ # ä¾‹å­\nè¯¥ä¾‹å­æ˜¯è¡¨ç¤ºå‡½æ•°å‡ºç°æ­»å¾ªç¯ï¼Œæ¶ˆè€—å®Œç”¨æˆ·æ‰€æä¾›çš„æ‰€æœ‰gasï¼Œå¯¼è‡´äº¤æ˜“å¤±è´¥\n// SPDX-License-Identifier: MIT pragma solidity ^0.8.0; contract Gas { uint public i = 0; function forever() external { while (true) { i += 1; } } } ç¨‹åºè§£æ # function forever() external { while (true) { i += 1; } } è¿™ä¸ªå¾ªç¯ä¼šè¿è¡Œåˆ°ç›´è‡³æ‰€æœ‰gasæ¶ˆè€—å…‰ï¼Œç„¶åäº¤æ˜“å¤±è´¥ ","date":"20 September 2022","permalink":"/blogs/solidity/gas_and_gas_price/","section":"Blog","summary":"åŸºç¡€çŸ¥è¯† # éœ€è¦ä¸ºä¸€ç¬”äº¤æ˜“æ”¯ä»˜å¤šå°‘Wei?","title":"10-Gaså’ŒGasä»·æ ¼"},{"content":"","date":"20 September 2022","permalink":"/tags/solidity/","section":"Tags","summary":"","title":"Solidity"},{"content":"åŸºç¡€çŸ¥è¯† # Solidityä¸­è‡ªå¸¦æ—¶é—´å•ä½ï¼Œå®ƒä»¬åˆ†åˆ«æ˜¯ seconds minutes hours days weeks åŸºæœ¬æ¢ç®—å…³ç³»å¦‚ä¸‹ï¼š 1 == 1 seconds 1 minutes == 60 seconds 1 hours == 60 minutes 1 days == 24 hours 1 weeks == 7 days ç§’ä¸ºç¼ºçœæ—¶é—´å•ä½ ä¾‹å­ # ä¾‹å­\nè¯¥ä¾‹å­æ˜¯åˆ¤æ–­å½“å‰æ—¶é—´æ˜¯å¦å¤§äºåˆçº¦éƒ¨ç½²åçš„ä¸€åˆ†é’Ÿ\n// SPDX-License-Identifier: MIT pragma solidity ^0.8.0; contract Time { uint public start; constructor(){ start = block.timestamp; } function judge() public view returns (bool) { if (block.timestamp \u0026gt;= start + 1 minutes) return true; return false; } } ç¨‹åºè§£æ # function judge() public view returns (bool) { if (block.timestamp \u0026gt;= start + 1 minutes) return true; return false; } è¿™äº›æ—¶é—´å•ä½æ˜¯ä¸èƒ½ç›´æ¥ç”¨åœ¨å˜é‡åé¢ æƒ³è¦ä½¿ç”¨ï¼Œå¿…é¡»å°†è¾“å…¥å˜é‡æ¢ç®—ä¸ºæ—¶é—´ ","date":"19 September 2022","permalink":"/blogs/solidity/time/","section":"Blog","summary":"åŸºç¡€çŸ¥è¯† # Solidityä¸­è‡ªå¸¦æ—¶é—´å•ä½ï¼Œå®ƒä»¬åˆ†åˆ«æ˜¯ seconds minutes hours days weeks åŸºæœ¬æ¢ç®—å…³ç³»å¦‚ä¸‹ï¼š 1 == 1 seconds 1 minutes == 60 seconds 1 hours == 60 minutes 1 days == 24 hours 1 weeks == 7 days ç§’ä¸ºç¼ºçœæ—¶é—´å•ä½ ä¾‹å­ # ä¾‹å­","title":"9-æ—¶é—´å•ä½"},{"content":"åŸºç¡€çŸ¥è¯† # ä»¥å¤ªå¸å•ä½ å•ä½ Wei Weiå€¼ Wei 1 1 Wei Kwei (babbage) 1,000 1e3 Wei Mwei (lovelace) 1,000,000 1e6 Wei Gwei (shannon) 1,000,000,000 1e9 Wei microether (szabo) 1,000,000,000,000 1e12 Wei milliether (finney) 1,000,000,000,000,000 1e15 Wei ether 1,000,000,000,000,000,000 1e18 Wei äº¤æ˜“éœ€è¦æ”¯ä»˜ether åœ¨Solidityä¸­ï¼Œå•ä½ä¹‹é—´çš„æ¢ç®—æ˜¯åœ¨æ•°å­—ååŠ ä¸Š weiï¼Œgwei æˆ– ether æ¥å®ç°çš„ åœ¨Solidityä¸­ï¼Œåé¢æ²¡æœ‰å•ä½ï¼Œç¼ºçœä¸º wei ä»Solidity0.7.0ç‰ˆæœ¬å¼€å§‹ï¼Œ finney å’Œ szabo è¢«ç§»é™¤äº† gwei åœ¨solidity 0.6.11ç‰ˆæœ¬ä¸­æ·»åŠ ï¼Œå› æ­¤åœ¨0.6.11ä¹‹å‰çš„ç‰ˆæœ¬ä¸­ä¸å¯ç”¨ ä¾‹å­ # ä¾‹å­\nè¯¥ä¾‹å­æ˜¯æµ‹è¯•ä»¥å¤ªå¸çš„å•ä½æ¢ç®—\n// SPDX-License-Identifier: MIT pragma solidity ^0.8.0; contract EtherUnits { uint public oneWei = 1 wei; bool public isOneWei = 1 wei == 1; uint public oneEther = 1 ether; bool public isOneEther = 1 ether == 1e18; uint public oneGwei = 1 gwei; bool public isOneGwei = 1 gwei == 1e9; } ç¨‹åºè§£æ # uint public oneWei = 1 wei; bool public isOneWei = 1 wei == 1; 1 wei ç­‰äº 1ï¼Œè‹¥æ²¡å¡«å†™å•ä½ï¼Œé»˜è®¤æ˜¯ä»¥weiä¸ºå•ä½ uint public oneEther = 1 ether; bool public isOneEther = 1 ether == 1e18; 1 ether ç­‰äº 10^18 wei uint public oneGwei = 1 gwei; bool public isOneGwei = 1 gwei == 1e9; 1 gwei ç­‰äº 10^9 wei ","date":"18 September 2022","permalink":"/blogs/solidity/ether_and_wei/","section":"Blog","summary":"åŸºç¡€çŸ¥è¯† # ä»¥å¤ªå¸å•ä½ å•ä½ Wei Weiå€¼ Wei 1 1 Wei Kwei (babbage) 1,000 1e3 Wei Mwei (lovelace) 1,000,000 1e6 Wei Gwei (shannon) 1,000,000,000 1e9 Wei microether (szabo) 1,000,000,000,000 1e12 Wei milliether (finney) 1,000,000,000,000,000 1e15 Wei ether 1,000,000,000,000,000,000 1e18 Wei äº¤æ˜“éœ€è¦æ”¯ä»˜ether åœ¨Solidityä¸­ï¼Œå•ä½ä¹‹é—´çš„æ¢ç®—æ˜¯åœ¨æ•°å­—ååŠ ä¸Š weiï¼Œgwei æˆ– ether æ¥å®ç°çš„ åœ¨Solidityä¸­ï¼Œåé¢æ²¡æœ‰å•ä½ï¼Œç¼ºçœä¸º wei ä»Solidity0.","title":"8-ä»¥å¤ªå¸å•ä½"},{"content":"åŸºç¡€çŸ¥è¯† # å†™å…¥å’Œæ›´æ–°çŠ¶æ€å˜é‡éœ€è¦å‘é€ä¸€ç¬”äº¤æ˜“ è¯»å–çŠ¶æ€å˜é‡æ˜¯å…è´¹çš„ï¼Œæ— éœ€ä»»ä½•äº¤æ˜“è´¹ç”¨ ä¾‹å­ # ä¾‹å­\nè¯¥ä¾‹å­æ˜¯è¯»å†™ä¸€ä¸ªçŠ¶æ€å˜é‡çš„ä¾‹å­\n// SPDX-License-Identifier: MIT pragma solidity ^0.8.0; contract SimpleStorage { uint public num; function set(uint _num) public { num = _num; } function get() public view returns (uint) { return num; } } ç¨‹åºè§£æ # uint public num; å­˜å‚¨ä¸€ä¸ªuintçš„çŠ¶æ€å˜é‡ function set(uint _num) public { num = _num; } éœ€è¦å‘é€ä¸€ç¬”äº¤æ˜“æ‰èƒ½å†™å…¥çŠ¶æ€å˜é‡ function get() public view returns (uint) { return num; } è¯»å–çŠ¶æ€å˜é‡æ—¶ï¼Œä¸éœ€è¦å‘é€ä¸€ç¬”äº¤æ˜“ ","date":"17 September 2022","permalink":"/blogs/solidity/read_and_write_state/","section":"Blog","summary":"åŸºç¡€çŸ¥è¯† # å†™å…¥å’Œæ›´æ–°çŠ¶æ€å˜é‡éœ€è¦å‘é€ä¸€ç¬”äº¤æ˜“ è¯»å–çŠ¶æ€å˜é‡æ˜¯å…è´¹çš„ï¼Œæ— éœ€ä»»ä½•äº¤æ˜“è´¹ç”¨ ä¾‹å­ # ä¾‹å­","title":"7-è¯»å–å’Œå†™å…¥çŠ¶æ€å˜é‡"},{"content":"åŸºç¡€çŸ¥è¯† # ä¸å¯å˜å˜é‡å°±åƒå¸¸é‡ ä¸å¯å˜å˜é‡çš„å€¼å¯ä»¥åœ¨æ„é€ å‡½æ•°ä¸­åˆå§‹åŒ–æˆ–åœ¨å£°æ˜æ—¶åˆå§‹åŒ–ï¼Œä½†åˆå§‹åŒ–åå°±ä¸èƒ½è¢«ä¿®æ”¹äº†,è¿™æ ·å¯ä»¥èŠ‚çœgas,æé«˜åˆçº¦çš„å®‰å…¨æ€§ æ•°å€¼å˜é‡å¯ä»¥å£°æ˜ä¸ºimmutable stringå’Œbytesä¸å¯ä»¥å£°æ˜ä¸ºimmutable,è¿™ä¸åŒäºconstant ä¾‹å­ # ä¾‹å­\nè¯¥ä¾‹å­æ˜¯å¦‚ä½•å¯¹ä¸å¯å˜å˜é‡è¿›è¡Œèµ‹å€¼\n// SPDX-License-Identifier: MIT pragma solidity ^0.8.0; contract Immutable { address public immutable MY_ADDRESS; uint public immutable MY_UINT; uint public immutable MY_LOVE = 1118; constructor(uint _myUint){ MY_ADDRESS = msg.sender; MY_UINT = _myUint; } } ç¨‹åºè§£æ # address public immutable MY_ADDRESS; uint public immutable MY_UINT; uint public immutable MY_LOVE = 1118; å¤§å†™ä¸å¯å˜å˜é‡çš„åç§°æ˜¯ä¸€ç§ç¼–ç ä¹ æƒ¯ constructor(uint _myUint){ MY_ADDRESS = msg.sender; MY_UINT = _myUint; } ä¸å¯å˜å˜é‡å¿…é¡»åœ¨æ„é€ å‡½æ•°çš„æ—¶å€™å°±èµ‹å€¼ï¼Œæ„é€ å‡½æ•°åªä¼šåœ¨åˆçº¦éƒ¨ç½²çš„æ—¶å€™è°ƒç”¨ä¸€æ¬¡ ","date":"16 September 2022","permalink":"/blogs/solidity/immutable/","section":"Blog","summary":"åŸºç¡€çŸ¥è¯† # ä¸å¯å˜å˜é‡å°±åƒå¸¸é‡ ä¸å¯å˜å˜é‡çš„å€¼å¯ä»¥åœ¨æ„é€ å‡½æ•°ä¸­åˆå§‹åŒ–æˆ–åœ¨å£°æ˜æ—¶åˆå§‹åŒ–ï¼Œä½†åˆå§‹åŒ–åå°±ä¸èƒ½è¢«ä¿®æ”¹äº†,è¿™æ ·å¯ä»¥èŠ‚çœgas,æé«˜åˆçº¦çš„å®‰å…¨æ€§ æ•°å€¼å˜é‡å¯ä»¥å£°æ˜ä¸ºimmutable stringå’Œbytesä¸å¯ä»¥å£°æ˜ä¸ºimmutable,è¿™ä¸åŒäºconstant ä¾‹å­ # ä¾‹å­","title":"6-ä¸å¯å˜å˜é‡"},{"content":"åŸºç¡€çŸ¥è¯† # å¸¸é‡æ˜¯ä¸å¯ä¿®æ”¹çš„å˜é‡ å®ƒä»¬çš„å€¼æ˜¯ç¡¬ç¼–ç çš„ï¼Œä½¿ç”¨å¸¸é‡å¯ä»¥èŠ‚çœgasæˆæœ¬,è¿˜å¯ä»¥æé«˜åˆçº¦å®‰å…¨æ€§ ä¾‹å­ # ä¾‹å­\nè¯¥ä¾‹å­æ˜¯å¸¸é‡çš„ä½¿ç”¨æ–¹æ³•çš„ä¾‹å­\n// SPDX-License-Identifier: MIT pragma solidity ^0.8.0; contract Constants { address public constant MY_ADDRESS = 0x0000000000000000000000000000000000001118; uint public constant MY_UINT = 1118; string public constant MY_STRING = \u0026#34;0x1118\u0026#34;; bytes public constant MY_BYTES = \u0026#34;FYY\u0026#34;; } ç¨‹åºè§£æ # address public constant MY_ADDRESS = 0x0000000000000000000000000000000000001118; uint public constant MY_UINT = 1118; string public constant MY_STRING = \u0026#34;0x1118\u0026#34;; bytes public constant MY_BYTES = \u0026#34;FYY\u0026#34;; å¤§å†™å¸¸é‡å˜é‡çš„åç§°æ˜¯ä¸€ç§ç¼–ç ä¹ æƒ¯ å¸¸é‡å¿…é¡»åœ¨å£°æ˜çš„æ—¶å€™ï¼Œè¿›è¡Œåˆå§‹åŒ–ï¼Œä¹‹åä¾¿ä¸èƒ½å†æ”¹å˜äº† æ•°å€¼å˜é‡ã€stringå’Œbyteså¯ä»¥å£°æ˜ä¸ºconstant ","date":"15 September 2022","permalink":"/blogs/solidity/constants/","section":"Blog","summary":"åŸºç¡€çŸ¥è¯† # å¸¸é‡æ˜¯ä¸å¯ä¿®æ”¹çš„å˜é‡ å®ƒä»¬çš„å€¼æ˜¯ç¡¬ç¼–ç çš„ï¼Œä½¿ç”¨å¸¸é‡å¯ä»¥èŠ‚çœgasæˆæœ¬,è¿˜å¯ä»¥æé«˜åˆçº¦å®‰å…¨æ€§ ä¾‹å­ # ä¾‹å­","title":"5-å¸¸é‡"},{"content":"åŸºç¡€çŸ¥è¯† # åœ¨Solidityä¸­æœ‰3ç§ç±»å‹çš„å˜é‡ å±€éƒ¨å˜é‡ å£°æ˜åœ¨å‡½æ•°å†…éƒ¨ ä¸å­˜å‚¨åœ¨åŒºå—é“¾ä¸Š çŠ¶æ€å˜é‡ å£°æ˜åœ¨å‡½æ•°å¤–éƒ¨ å­˜å‚¨åœ¨åŒºå—é“¾ä¸Š å…¨å±€å˜é‡ æä¾›å…³äºåŒºå—é“¾ä¸Šçš„ä¿¡æ¯ å¯ä»¥åœ¨å‡½æ•°å†…ä¸å£°æ˜ç›´æ¥ä½¿ç”¨ å…¨å±€å˜é‡åˆ—ä¸¾ blockhash(uint blockNumber) returns (bytes32): æŒ‡å®šåŒºå—çš„å“ˆå¸Œå€¼\u0026ndash;ä»…å¯ç”¨äºæœ€æ–°çš„256ä¸ªåŒºå—ä¸”ä¸åŒ…æ‹¬å½“å‰åŒºå—ï¼Œå¦åˆ™è¿”å›0 block.basefee (uint): å½“å‰åŒºå—çš„åŸºç¡€è´¹ç”¨ block.chainid (uint): å½“å‰é“¾ id block.coinbase(address): æŒ–å‡ºå½“å‰åŒºå—çŸ¿å·¥çš„åœ°å€ block.difficulty(uint): å½“å‰åŒºå—éš¾åº¦ block.gaslimit(uint): å½“å‰åŒºå—çš„gasé™é¢ block.number(uint): å½“å‰åŒºå—å· block.timestamp(uint): å½“å‰åŒºå—çš„æ—¶é—´æˆ³ï¼Œè‡ªunixçºªå…ƒä»¥æ¥çš„ç§’æ•° gasleft() returns (uint256): å‰©ä½™çš„gas msg.data(bytes): å®Œæ•´çš„calldata msg.sender(address): æ¶ˆæ¯å‘é€è€… (å½“å‰è°ƒç”¨è€…) msg.sig(bytes4)ï¼šcalldataçš„å‰å››ä¸ªå­—èŠ‚ (ä¹Ÿå°±æ˜¯å‡½æ•°æ ‡è¯†ç¬¦) msg.value(uint): å½“å‰äº¤æ˜“å‘é€çš„weiçš„æ•°é‡ tx.gasprice(uint): äº¤æ˜“çš„gasä»·æ ¼ tx.origin(address): äº¤æ˜“å‘èµ·è€…(å®Œå…¨çš„è°ƒç”¨é“¾ï¼‰ ä¾‹å­ # ä¾‹å­\nè¯¥ä¾‹å­æ˜¯å±€éƒ¨å˜é‡ã€çŠ¶æ€å˜é‡å’Œå…¨å±€å˜é‡ä½¿ç”¨çš„ä¾‹å­\n// SPDX-License-Identifier: MIT pragma solidity ^0.8.0; contract Variables { string public text = \u0026#34;hello,fyy\u0026#34;; uint public num = 1118; uint public gasLeft; address public origin; uint public timestamp; function doSomething() public { uint i = 1114; text = \u0026#34;hello,xdp\u0026#34;; gasLeft = gasleft(); origin = tx.origin; timestamp = block.timestamp; } } ç¨‹åºè§£æ # string public text = \u0026#34;hello,fyy\u0026#34;; uint public num = 1118; uint public gasLeft; address public origin; uint public timestamp; çŠ¶æ€å˜é‡å­˜å‚¨åœ¨åŒºå—é“¾ä¸Šï¼Œä¼šæ›´åŠ æ¶ˆè€—gas uint i = 1114; å±€éƒ¨å˜é‡ä¸å­˜å‚¨åœ¨åŒºå—é“¾ä¸Šï¼Œä»…åœ¨å‡½æ•°æ‰§è¡Œè¿‡ç¨‹ä¸­å˜é‡æ‰æœ‰æ•ˆï¼Œç›¸æ¯”çŠ¶æ€å˜é‡æ›´åŠ èŠ‚çœgas text = \u0026#34;hello,xdp\u0026#34;; gasLeft = gasleft(); origin = tx.origin; timestamp = block.timestamp; ä¿®æ”¹çŠ¶æ€å˜é‡å€¼ gasLeft = gasleft(); origin = tx.origin; timestamp = block.timestamp; å…¨å±€å˜é‡çš„ä½¿ç”¨æ–¹æ³• ","date":"14 September 2022","permalink":"/blogs/solidity/variables/","section":"Blog","summary":"åŸºç¡€çŸ¥è¯† # åœ¨Solidityä¸­æœ‰3ç§ç±»å‹çš„å˜é‡ å±€éƒ¨å˜é‡ å£°æ˜åœ¨å‡½æ•°å†…éƒ¨ ä¸å­˜å‚¨åœ¨åŒºå—é“¾ä¸Š çŠ¶æ€å˜é‡ å£°æ˜åœ¨å‡½æ•°å¤–éƒ¨ å­˜å‚¨åœ¨åŒºå—é“¾ä¸Š å…¨å±€å˜é‡ æä¾›å…³äºåŒºå—é“¾ä¸Šçš„ä¿¡æ¯ å¯ä»¥åœ¨å‡½æ•°å†…ä¸å£°æ˜ç›´æ¥ä½¿ç”¨ å…¨å±€å˜é‡åˆ—ä¸¾ blockhash(uint blockNumber) returns (bytes32): æŒ‡å®šåŒºå—çš„å“ˆå¸Œå€¼\u0026ndash;ä»…å¯ç”¨äºæœ€æ–°çš„256ä¸ªåŒºå—ä¸”ä¸åŒ…æ‹¬å½“å‰åŒºå—ï¼Œå¦åˆ™è¿”å›0 block.","title":"4-å˜é‡"},{"content":"åŸºç¡€çŸ¥è¯† # æˆ‘å°†ä»‹ç»å››ç§åœ¨Solidityä¸­å¯ç”¨çš„åŸå§‹æ•°æ®ç±»å‹ï¼Œå®ƒä»¬éƒ½æ˜¯å€¼ç±»å‹ bool uintã€int address bytes(å®šé•¿æ•°ç»„) å¸ƒå°”å‹(bool) å¸ƒå°”å‹çš„å–å€¼åªæœ‰ä¸¤ç§ï¼štrueå’Œfalse å¸ƒå°”å‹çš„è¿ç®—ç¬¦åŒ…æ‹¬ï¼š æ¯”è¾ƒè¿ç®—ç¬¦ï¼š\u0026gt;ï¼Œ\u0026gt;=ï¼Œ\u0026lt;ï¼Œ\u0026lt;=ï¼Œ==ï¼Œ!= ä¸è¿ç®— \u0026amp;\u0026amp; æˆ–è¿ç®— || éè¿ç®— ! \u0026amp;\u0026amp;å’Œ||è¿ç®—ç¬¦éµå¾ªçŸ­è·¯è§„åˆ™ï¼Œa||bï¼Œå¦‚æœaæ˜¯true,bä¸ä¼šè¢«è®¡ç®—;a\u0026amp;\u0026amp;b,å¦‚æœaæ˜¯false,bä¸ä¼šè¢«è®¡ç®— çŸ­è·¯è§„åˆ™ä¼šæ›´åŠ èŠ‚çœgasè´¹ç”¨ æ•´æ•°å‹(uintã€int) uintä»£è¡¨æ— ç¬¦å·æ•´æ•°ï¼Œä¹Ÿå°±æ˜¯è¯´æ²¡æœ‰è´Ÿæ•°çš„æ•´æ•° æœ‰ä¸åŒå­—èŠ‚æ•°çš„æ— ç¬¦å·æ•´æ•°ï¼Œå¯ä¾›ä½¿ç”¨ uint8 èŒƒå›´ ä» 0 åˆ° 2 ** 8 - 1 uint16 èŒƒå›´ ä» 0 åˆ° 2 ** 16 - 1 \u0026hellip; ä»¥8ä½ä¸ºé€’å¢ uint256 èŒƒå›´ ä» 0 åˆ° 2 ** 256 - 1 intè¡¨ç¤ºæœ‰ç¬¦å·æ•´æ•°ï¼Œåœ¨intä¸­å…è®¸æœ‰è´Ÿæ•°å­˜åœ¨ intè¡¨ç¤ºçš„èŒƒå›´ä¸uintè¡¨ç¤ºçš„èŒƒå›´ä¸åŒ int8 èŒƒå›´ ä» -2 ** 7 åˆ° 2 ** 7 - 1 int16 èŒƒå›´ ä» -2 ** 15 åˆ° 2 ** 15 - 1 \u0026hellip; ä»¥8ä½ä¸ºé€’å¢ int256 èŒƒå›´ ä» -2 ** 255 åˆ° 2 ** 255 - 1 æ•´å‹çš„è¿ç®—ç¬¦ æ¯”è¾ƒè¿ç®—ç¬¦ï¼š \u0026lt;=,\u0026lt;,==,!=,\u0026gt;=,\u0026gt; ç®—æ•°è¿ç®—ç¬¦ï¼š +,-,-ï¼ˆä¸€å…ƒè¿ç®—ç¬¦),*,/,%ï¼ˆå–ä½™ï¼‰,**ï¼ˆå¹‚ï¼‰ åœ°å€ç±»å‹(address) addressç±»å‹æ˜¯ä¸€ä¸ª20ä¸ªå­—èŠ‚çš„å€¼ æœ‰å•çº¯çš„åœ°å€å’Œå¯ä»¥è¿›è¡ŒETHè½¬è´¦çš„åœ°å€(payable)ä¸¤ç§ç±»å‹ payableçš„åœ°å€æ‹¥æœ‰balanceå’Œtransfer() balanceç”¨äºæŸ¥è¯¢ä½™é¢ transfer()ç”¨äºè½¬è´¦ å­—èŠ‚ç±»å‹(bytes) bytesè¡¨ç¤ºä¸€ä¸ªå­—èŠ‚åºåˆ— Solidity æä¾›äº†2ç§å­—èŠ‚ç±»å‹ï¼š å›ºå®šå¤§å°çš„å­—èŠ‚æ•°ç»„ å›ºå®šå¤§å°çš„å­—èŠ‚æ•°ç»„å±äºåŸå§‹æ•°æ®ç±»å‹(å€¼ç±»å‹) å›ºå®šå¤§å°çš„å­—èŠ‚æ•°ç»„å­˜å‚¨æ•°æ®ä¼šæ›´èŠ‚çœgasè´¹ç”¨ åŠ¨æ€å¤§å°çš„å­—èŠ‚æ•°ç»„ åŠ¨æ€å¤§å°çš„å­—èŠ‚æ•°ç»„ä¸å±äºæ­¤ç±»å‹(å€¼ç±»å‹)ï¼Œåœ¨åé¢ä¼šè®² é»˜è®¤å€¼ æœªèµ‹å€¼çš„å˜é‡æœ‰ä¸€ä¸ªé»˜è®¤å€¼ å¸ƒå°”å‹(bool)ä¸ºfalse æ•´æ•°å‹(uintã€int)ä¸º0 åœ°å€ç±»å‹(address)ä¸º0x0000000000000000000000000000000000000000 å­—èŠ‚ç±»å‹(bytes)ä¸º0 ä¾‹å­ # ä¾‹å­\nè¯¥ä¾‹å­æ˜¯åŸå§‹ç±»å‹ä½¿ç”¨çš„ä¾‹å­\n// SPDX-License-Identifier: MIT pragma solidity ^0.8.0; contract Primitives { bool public b = false; bool public b1 = 1118 \u0026gt; 1114; // true bool public b2 = 1118 \u0026gt;= 1114; // true bool public b3 = 1118 \u0026lt; 1114; // false bool public b4 = 1118 \u0026lt;= 1114; // false bool public b5 = 1118 == 1114; // false bool public b6 = 1118 != 1114; // true bool public b7 = !b; // true bool public b8 = b1 \u0026amp;\u0026amp; b2; // true bool public b9 = b3 \u0026amp;\u0026amp; b1; // false,å‘ç”ŸçŸ­è·¯è¿ç®— bool public b10 = b3 || b4; // false bool public b11 = b1 || b3; // true,å‘ç”ŸçŸ­è·¯è¿ç®— uint8 public u8 = 18; uint24 public u24 = 1118; uint public u256 = 1114; // uintæ˜¯uint256çš„åˆ«ç§° int8 public i8 = - 18; int24 public i24 = 1118; int public i256 = - 1114; // intæ˜¯int256çš„åˆ«ç§° int public minInt = type(int).min; int public maxInt = type(int).max; int public int_1 = - 1114; int public int_2 = 1118 + 1114; int public int_3 = 1118 - 1114; int public int_4 = 18 * 14; int public int_5 = 18 / 18; int public int_6 = 1118 % 1114; int public int_7 = 2 ** 10; address public addr; constructor ()payable{ } function getEth() public { addr = msg.sender; address payable _addr = payable(addr); _addr.transfer(1 ether); } bytes1 public a1 = 0xb5; // [10110101] bytes2 public a2 = 0xb556; // [1011010101010110] bytes1 public a3 = a1[0]; // [10110101] bool public defaultBoo; // false uint public defaultUint; // 0 int public defaultInt; // 0 address public defaultAddr; // 0x0000000000000000000000000000000000000000 bytes2 public defaultBytes; // 0x0000 } ç¨‹åºè§£æ # bool public b = false; bool public b1 = 1118 \u0026gt; 1114; // true bool public b2 = 1118 \u0026gt;= 1114; // true bool public b3 = 1118 \u0026lt; 1114; // false bool public b4 = 1118 \u0026lt;= 1114; // false bool public b5 = 1118 == 1114; // false bool public b6 = 1118 != 1114; // true bool public b7 = !b; // true bool public b8 = b1 \u0026amp;\u0026amp; b2; // true bool public b9 = b3 \u0026amp;\u0026amp; b1; // false,å‘ç”ŸçŸ­è·¯è¿ç®— bool public b10 = b3 || b4; // false bool public b11 = b1 || b3; // true,å‘ç”ŸçŸ­è·¯è¿ç®— å¸ƒå°”å‹(bool)ä½¿ç”¨çš„ä¾‹å­ uint8 public u8 = 18; uint24 public u24 = 1118; uint public u256 = 1114; // uintæ˜¯uint256çš„åˆ«ç§° int8 public i8 = - 18; int24 public i24 = 1118; int public i256 = - 1114; // intæ˜¯int256çš„åˆ«ç§° æ•´æ•°å‹(uintã€int)ä½¿ç”¨çš„ä¾‹å­ int public minInt = type(int).min; int public maxInt = type(int).max; intçš„æœ€å¤§å€¼å’Œæœ€å°å€¼ int public int_1 = - 1114; int public int_2 = 1118 + 1114; int public int_3 = 1118 - 1114; int public int_4 = 18 * 14; int public int_5 = 18 / 18; int public int_6 = 1118 % 1114; int public int_7 = 2 ** 10; ç®—æœ¯è¿ç®—ç¬¦çš„ä¾‹å­ï¼Œå¦‚æœæƒ³çœ‹æ¯”è¾ƒè¿ç®—ç¬¦çš„ä¾‹å­ï¼Œå¯ä»¥çœ‹ä¸Šé¢å¸ƒå°”å€¼çš„ä¾‹å­ address public addr; åœ°å€ç±»å‹(address)ä½¿ç”¨çš„ä¾‹å­ constructor ()payable{ } åœ¨éƒ¨ç½²åˆçº¦çš„æ—¶å€™ï¼Œéœ€è¦å‘åˆçº¦ä¸­è½¬å…¥eth,å¦åˆ™ä¼šè°ƒç”¨å¤±è´¥ æ„é€ å‡½æ•°ç”¨payableä¿®é¥°ï¼Œä¿è¯éƒ¨ç½²åˆçº¦çš„æ—¶å€™ï¼Œèƒ½æ‰“å…¥eth function getEth() public { addr = msg.sender; address payable _addr = payable(addr); _addr.transfer(1 ether); } ç”¨æˆ·è°ƒç”¨æ­¤å‡½æ•°ï¼Œå¯ä»¥ä»åˆçº¦ä¸­æå–1ä¸ªetheråˆ°è‡ªå·±çš„è´¦æˆ· bytes1 public a1 = 0xb5; // [10110101] bytes2 public a2 = 0xb556; // [1011010101010110] bytes1 public a3 = a1[0]; // [10110101] å­—èŠ‚ç±»å‹(bytes)ä½¿ç”¨çš„ä¾‹å­ bool public defaultBoo; // false uint public defaultUint; // 0 int public defaultInt; // 0 address public defaultAddr; // 0x0000000000000000000000000000000000000000 bytes2 public defaultBytes; // 0x0000 é»˜è®¤å€¼ä½¿ç”¨çš„ä¾‹å­ ","date":"13 September 2022","permalink":"/blogs/solidity/primitives/","section":"Blog","summary":"åŸºç¡€çŸ¥è¯† # æˆ‘å°†ä»‹ç»å››ç§åœ¨Solidityä¸­å¯ç”¨çš„åŸå§‹æ•°æ®ç±»å‹ï¼Œå®ƒä»¬éƒ½æ˜¯å€¼ç±»å‹ bool uintã€int address bytes(å®šé•¿æ•°ç»„) å¸ƒå°”å‹(bool) å¸ƒå°”å‹çš„å–å€¼åªæœ‰ä¸¤ç§ï¼štrueå’Œfalse å¸ƒå°”å‹çš„è¿ç®—ç¬¦åŒ…æ‹¬ï¼š æ¯”è¾ƒè¿ç®—ç¬¦ï¼š\u0026gt;ï¼Œ\u0026gt;=ï¼Œ\u0026lt;ï¼Œ\u0026lt;=ï¼Œ==ï¼Œ!","title":"3-åŸå§‹æ•°æ®ç±»å‹"},{"content":"è¿™æ˜¯ä¸€ä¸ªç®€å•çš„è®¡æ•°å™¨åˆçº¦,åœ¨åˆçº¦ä¸­å­˜å‚¨ä¸€ä¸ªæ•°ï¼Œä½ å¯ä»¥å¢åŠ å’Œå‡å°‘æ­¤æ•°\nä¾‹å­ # è¯¥ä¾‹å­æ˜¯ä¸€ä¸ªé“¾ä¸Šè®¡æ•°å™¨åˆçº¦\nä¾‹å­\n// SPDX-License-Identifier: MIT pragma solidity ^0.8.0; contract Counter { uint public count; function getCount() public view returns (uint) { return count; } function inc() public { count++; } function dec() public { count--; } } ç¨‹åºè§£æ # uint public count; å­˜å‚¨åœ¨é“¾ä¸Šåˆçº¦ä¸­çš„countå˜é‡,ç”¨publicä¿®é¥°å¯è§æ€§ï¼Œåœ¨åé¢å¯ä»¥çŸ¥é“ï¼Œpublicä¿®é¥°çš„å˜é‡ï¼Œä¼šè‡ªåŠ¨ç”Ÿæˆä¸€ä¸ªgetå‡½æ•° function getCount() public view returns (uint) { return count; } è¯¥å‡½æ•°ç”¨äºè·å–å½“å‰countçš„å€¼ï¼Œå…¶å®æ­¤å‡½æ•°æ˜¯å¤šæ­¤ä¸€ä¸¾hhh function inc() public { count++; } è¯¥å‡½æ•°ç”¨äºå¢åŠ countçš„å€¼ function dec() public { count--; } è¯¥å‡½æ•°ç”¨äºå‡å°‘countçš„å€¼ï¼Œä½†æ˜¯åœ¨åˆšå¼€å§‹éƒ¨ç½²åˆçº¦çš„æ—¶å€™ï¼Œä¸èƒ½å…ˆè°ƒç”¨æ­¤å‡½æ•° å› ä¸ºåœ¨Solidity 8.0ç‰ˆæœ¬ä¹‹åï¼Œå¦‚æœæº¢å‡ºï¼Œä¼šå°†äº¤æ˜“å›æ»šï¼Œæ˜¾ç¤ºäº¤æ˜“å¤±è´¥ ","date":"12 September 2022","permalink":"/blogs/solidity/first_app/","section":"Blog","summary":"è¿™æ˜¯ä¸€ä¸ªç®€å•çš„è®¡æ•°å™¨åˆçº¦,åœ¨åˆçº¦ä¸­å­˜å‚¨ä¸€ä¸ªæ•°ï¼Œä½ å¯ä»¥å¢åŠ å’Œå‡å°‘æ­¤æ•°","title":"2-ç¬¬ä¸€ä¸ªApp"},{"content":"ä»»ä½•ä¸€ä¸ªç¨‹åºæ•™å­¦ï¼Œå¼€å¤´éƒ½ä¼šæ•™ä½ å¦‚ä½•å†™Hello Worldï¼Œæ­¤æ•™ç¨‹ä¹Ÿä¸ä¾‹å¤–\nä¾‹å­ # è¯¥ä¾‹å­æ˜¯åœ¨é“¾ä¸Šå­˜å‚¨\u0026quot;Hello World!\u0026quot;çš„å­—ç¬¦ä¸²\nä¾‹å­\n// SPDX-License-Identifier: MIT pragma solidity ^0.8.17; contract HelloWorld { string public greet = \u0026#34;Hello World!\u0026#34;; } ç¨‹åºè§£æ # // SPDX-License-Identifier: MIT åœ¨é“¾ä¸Šçš„é¡¹ç›®ï¼Œä¸€èˆ¬éƒ½ä¼šæŠŠæ™ºèƒ½åˆçº¦çš„ä»£ç å…¬å¼€ï¼Œä»¥å–å¾—ä½¿ç”¨è€…çš„ä¿¡ä»» æ¯ä¸ªæºæ–‡ä»¶éƒ½åº”è¯¥æ³¨é‡Šåœ¨æœ€ä¸Šé¢ä¸€è¡Œï¼Œä»¥è¯´æ˜ç‰ˆæƒè®¸å¯è¯ å¦‚æœä¸åŠ æ­¤è¡Œï¼Œç¼–è¯‘çš„æ—¶å€™ï¼Œç¼–è¯‘å™¨ä¼šè­¦å‘Šï¼Œä½†ç¨‹åºä»ç„¶å¯ä»¥ç¼–è¯‘æˆåŠŸ å¦‚æœä¸æƒ³æŒ‡å®šä¸€ä¸ªè®¸å¯è¯æˆ–æºä»£ç ä¸å¼€æºï¼Œè¯·ä½¿ç”¨ç‰¹æ®Šå€¼UNLICENSED,æ³¨æ„ï¼ŒUNLICENSED(ä¸å­˜åœ¨äºSPDXè®¸å¯è¯åˆ—è¡¨ä¸­)ä¸UNLICENSE(æˆäºˆæ‰€æœ‰äººæ‰€æœ‰æƒåˆ©)ä¸åŒ ç‰ˆæƒæ³¨é‡Šåœ¨æ–‡ä»¶çš„ä»»ä½•ä½ç½®éƒ½å¯ä»¥è¢«ç¼–è¯‘å™¨è¯†åˆ«ï¼Œä½†å»ºè®®æŠŠå®ƒæ”¾åœ¨æ–‡ä»¶çš„é¡¶éƒ¨ ç¼–è¯‘å™¨ä¸ä¼šéªŒè¯è®¸å¯è¯æ˜¯å¦å±äºSPDXç‰ˆæƒè®¸å¯åˆ—è¡¨,ä½†å®ƒä¼šåœ¨bytecode metadataä¸­åŒ…å«æä¾›çš„å­—ç¬¦ä¸² pragma solidity ^0.8.17; pragmaå…³é”®å­—ç”¨äºå¯ç”¨ç¼–è¯‘å™¨ç‰¹æ€§æˆ–æ£€æŸ¥ pragmaæŒ‡ä»¤åªå¯¹è¯¥æºæ–‡ä»¶ä¸‹ç”Ÿæ•ˆ pragmaæŒ‡ä»¤ä¸ä¼šæ”¹å˜ç¼–è¯‘å™¨çš„ç‰ˆæœ¬ pragmaæŒ‡ä»¤æ˜¯æŒ‡ç¤ºç¼–è¯‘å™¨æ£€æŸ¥å½“å‰ç¼–è¯‘å™¨çš„ç‰ˆæœ¬æ˜¯å¦ä¸ç¼–è¯‘æ‰€è¦æ±‚çš„ç‰ˆæœ¬ä¸€è‡´ æºæ–‡ä»¶ä¸å…è®¸ä½¿ç”¨ä½äº0.8.17ç‰ˆæœ¬å¹¶ä¸”ä¸é«˜äº0.9.0çš„ç¼–è¯‘å™¨è¿›è¡Œç¼–è¯‘,^è¡¨ç¤ºé«˜äº å½“å¼€å‘æ™ºèƒ½åˆçº¦æ—¶ï¼Œåº”ä½¿ç”¨æœ€æ–°ç‰ˆæœ¬çš„Solidityï¼Œé™¤æŸäº›ç‰¹æ®Šæƒ…å†µä¹‹å¤–ï¼Œå› ä¸ºä¸€äº›å®‰å…¨é—®é¢˜åªä¼šåœ¨æœ€æ–°ç‰ˆæœ¬ä¿®å¤ contract HelloWorld contractå£°æ˜äº†ä¸€ä¸ªåˆçº¦çš„åå­—ï¼Œåå­—å«HelloWorld string public greet = \u0026#34;Hello World!\u0026#34;; å£°æ˜äº†ä¸€ä¸ªstringå˜é‡ï¼Œå¹¶ä¸”å¯è§æ€§æ˜¯public å‚è€ƒèµ„æ–™æ¨è # Solidityä¸­æ–‡æ–‡æ¡£ ","date":"11 September 2022","permalink":"/blogs/solidity/hello_world/","section":"Blog","summary":"ä»»ä½•ä¸€ä¸ªç¨‹åºæ•™å­¦ï¼Œå¼€å¤´éƒ½ä¼šæ•™ä½ å¦‚ä½•å†™Hello Worldï¼Œæ­¤æ•™ç¨‹ä¹Ÿä¸ä¾‹å¤–","title":"1-ä½ å¥½ï¼Œä¸–ç•Œ"},{"content":"Hi! My name is Alan Xu. # I am interested in all golang\u0026rsquo;s project. # ","date":"18 June 2022","permalink":"/","section":"Welcome to XdpCsâ€™s blog!","summary":"Hi! My name is Alan Xu.","title":"Welcome to XdpCsâ€™s blog!"},{"content":"","date":"26 December 2020","permalink":"/tags/r-i-j%E5%9E%8B%E6%8C%87%E4%BB%A4/","section":"Tags","summary":"","title":"R-I-Jå‹æŒ‡ä»¤"},{"content":"","date":"26 December 2020","permalink":"/tags/%E6%9D%AD%E7%94%B5%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%AE%9E%E9%AA%8C/","section":"Tags","summary":"","title":"æ­ç”µè®¡ç®—æœºç»„æˆå®éªŒ"},{"content":"å®éªŒå†…å®¹ # æŒæ¡MIPS Rå‹ã€Iå‹å’ŒJå‹æŒ‡ä»¤çš„ç»¼åˆæ•°æ®é€šè·¯è®¾è®¡ï¼ŒæŒæ¡å„ç§è½¬ç§»ç±»æŒ‡ä»¤çš„æ§åˆ¶æµå’ŒæŒ‡ä»¤æµçš„å¤šè·¯é€‰é€šæ§åˆ¶æ–¹æ³• æŒæ¡Jå‹ã€Iå‹å’ŒRå‹è½¬ç§»æŒ‡ä»¤çš„æŒ‡ä»¤æ ¼å¼å’Œå¯»å€æ–¹å¼ï¼Œå­¦ä¹ è½¬ç§»åœ°å€çš„äº§ç”Ÿæ–¹æ³•ï¼ŒæŒæ¡æ— æ¡ä»¶è½¬ç§»æŒ‡ä»¤å’Œæ¡ä»¶è½¬ç§»æŒ‡ä»¤çš„å®ç°æ–¹æ³• ç¼–ç¨‹å®ç°MIPSçš„éƒ¨åˆ†Jå‹ã€Iå‹å’ŒRå‹è½¬ç§»æŒ‡ä»¤çš„åŠŸèƒ½ è§£å†³æ–¹æ³• # åˆ†æMIPS Jå‹æŒ‡ä»¤çš„ç‰¹ç‚¹ï¼Œç”±6ä½OPå­—æ®µå’Œ26ä½çš„addresså­—æ®µæ„æˆ åˆ†æè½¬ç§»æŒ‡ä»¤çš„æ•°æ®é€šè·¯ï¼Œè½¬ç§»åœ°å€çš„äº§ç”Ÿæœ‰ä¸‰ç§æ–¹å¼ï¼Œè½¬ç§»åœ°å€äº§ç”Ÿåï¼Œè¦é€å…¥PCï¼Œæ‰èƒ½å®Œæˆè·³è½¬ Rå‹æŒ‡ä»¤è¿˜æ·»åŠ äº†ä¸€æ¡æ— æ¡ä»¶è·³è½¬æŒ‡ä»¤ï¼Œè¦åœ¨åŸæ¥çš„PCæ¨¡å—åˆ¤æ–­Rå‹æŒ‡ä»¤çš„åœ°æ–¹è¿›è¡Œä¿®æ”¹ï¼Œä¸èƒ½åœ¨Iå‹æŒ‡ä»¤ä¸‹åˆ¤æ–­ï¼Œè¿™æ ·ä¼šäº§ç”Ÿå†²çª å¯¹äºæ¡ä»¶è½¬ç§»æŒ‡ä»¤beqå’Œbneè¦ä½¿ç”¨ALUåšå‡æ³•ï¼Œåˆ¤æ–­æ˜¯å¦å…¨ä¸ºé›¶ï¼Œä¹Ÿå°±æ˜¯ç”¨ZFåˆ¤æ–­æ˜¯å¦è½¬ç§» Jå‹æŒ‡ä»¤å¯ä»¥æ¥ç€Iå‹æŒ‡ä»¤çš„caseç»“æ„å†™ä¸‹æ¥ï¼Œä¸Jå‹caseç»“æ„æ— å†²çª ç”±äºå®éªŒä¹å’Œå®éªŒåæƒ³æ³•ååˆ†æ¥è¿‘ï¼Œä¸»è¦æ˜¯æ§åˆ¶ä¿¡å·çš„æ”¹å˜ï¼ŒåŠå…¶è¯‘ç æ¨¡å—çš„æ”¹å˜ æ¶‰åŠå®éªŒï¼šå…·ä½“ç”¨åˆ°çš„å®éªŒæ˜¯å¤šåŠŸèƒ½ALUè®¾è®¡å®éªŒã€å¯„å­˜å™¨å †è®¾è®¡å®éªŒ ã€å–æŒ‡ä»¤ä¸æŒ‡ä»¤è¯‘ç å®éªŒ ä»£ç å±•ç¤º é¡¶å±‚æ¨¡å—\nmodule CPU(clk,rst,OF,ZF,F,ALU_OP,M_R_Data,w_r_s,imm_s,rt_imm_s,Mem_Write,Write_Reg,PC,PC_s,clk_M,R_Data_B,Inst_code); input clk,rst,clk_M; output [31:0]Inst_code; wire [5:0]op_code,funct; wire [4:0]rs_addr,rt_addr,rd_addr,shamt; output [31:0]F; output OF,ZF; output [31:0]M_R_Data; output [2:0]ALU_OP; wire [31:0]Mem_Addr; wire [4:0]W_Addr; output imm_s,rt_imm_s,Mem_Write,Write_Reg; output [1:0]w_r_s; wire [31:0]imm_data; wire [31:0]R_Data_A; output [31:0]R_Data_B; wire [15:0]imm; wire [31:0]ALU_B; wire [31:0]W_Data; output [1:0]PC_s; wire [25:0]address; wire [1:0]wr_data_s; wire [31:0]PC_new; output [31:0]PC; PC pc1(clk,rst,Inst_code,PC_s,R_Data_A,address,PC,imm_data,PC_new); assign op_code = Inst_code[31:26]; assign rs_addr = Inst_code[25:21]; assign rt_addr = Inst_code[20:16]; assign rd_addr = Inst_code[15:11]; assign shamt = Inst_code[10:6]; assign funct = Inst_code[5:0]; assign imm = Inst_code[15:0]; assign address = Inst_code[25:0]; OP_Func op(op_code,funct,Write_Reg,ALU_OP,w_r_s,imm_s,rt_imm_s,Mem_Write,wr_data_s,PC_s,ZF); assign W_Addr = (w_r_s[1])?5\u0026#39;b11111:((w_r_s[0])?rt_addr:rd_addr); assign imm_data = (imm_s)?{{16{imm[15]}},imm}:{{16{1\u0026#39;b0}},imm}; Fourth_experiment_first F1(rs_addr,rt_addr,Write_Reg,R_Data_A,R_Data_B,rst,~clk,W_Addr,W_Data); assign ALU_B = (rt_imm_s)?imm_data:R_Data_B; Third_experiment_first T1(OF,ZF,ALU_OP,R_Data_A,ALU_B,F); RAM RAM_B ( .clka(clk_M), // input clka .wea(Mem_Write), // input [0 : 0] wea .addra(F[5:0]), // input [5 : 0] addra .dina(R_Data_B), // input [31 : 0] dina .douta(M_R_Data) // output [31 : 0] douta ); assign W_Data = (wr_data_s[1])?PC_new:((wr_data_s[0])? M_R_Data:F); endmodule PCï¼ˆå–æŒ‡ä»¤æ¨¡å—ï¼‰\nmodule PC(clk,rst,Inst_code,PC_s,R_Data_A,address,PC,imm_data,PC_new); input clk,rst; input [1:0]PC_s; input [31:0]R_Data_A; input [25:0]address; input [31:0]imm_data; output reg[31:0]PC; output [31:0]PC_new; initial PC = 32\u0026#39;h0000_0000; output [31:0]Inst_code; assign PC_new = PC +4; Inst_Rom rom( .clka(clk), // input clka .addra(PC[7:2]), // input [5 : 0] addra .douta(Inst_code) // output [31 : 0] douta ); always@(negedge clk or posedge rst) begin if(rst) begin PC \u0026lt;= 32\u0026#39;h0000_0000; end else begin case (PC_s) 2\u0026#39;b00:\tPC \u0026lt;= PC_new; 2\u0026#39;b01:\tPC \u0026lt;= R_Data_A;\t2\u0026#39;b10: PC \u0026lt;= PC_new + (imm_data\u0026lt;\u0026lt;2);\t2\u0026#39;b11:\tPC \u0026lt;= {PC_new[31:28],address,2\u0026#39;b00}; endcase end end endmodule OP_Funcï¼ˆè¯‘ç æ¨¡å—ï¼‰\nmodule OP_Func(op_code,funct,Write_Reg,ALU_OP,w_r_s,imm_s,rt_imm_s,Mem_Write,wr_data_s,PC_s,ZF); input [5:0]op_code; input [5:0]funct; input ZF; output reg[2:0]ALU_OP; output reg Write_Reg; output reg [1:0]wr_data_s; output reg imm_s; output reg rt_imm_s; output reg Mem_Write; output reg [1:0]w_r_s; output reg [1:0]PC_s; always@(*) begin\tWrite_Reg=1; ALU_OP=3\u0026#39;b100; wr_data_s=0; imm_s=0; rt_imm_s=0; Mem_Write=0; w_r_s=0; PC_s = 0; if(op_code==6\u0026#39;b000000) begin case(funct) 6\u0026#39;b100000:begin ALU_OP=3\u0026#39;b100; end 6\u0026#39;b100010:begin ALU_OP=3\u0026#39;b101; end 6\u0026#39;b100100:begin ALU_OP=3\u0026#39;b000;end 6\u0026#39;b100101:begin ALU_OP=3\u0026#39;b001;end 6\u0026#39;b100110:begin ALU_OP=3\u0026#39;b010;end 6\u0026#39;b100111:begin ALU_OP=3\u0026#39;b011;end 6\u0026#39;b101011:begin ALU_OP=3\u0026#39;b110;end 6\u0026#39;b000100:begin ALU_OP=3\u0026#39;b111;end 6\u0026#39;b001000:begin Write_Reg=0;Mem_Write=0;PC_s = 2\u0026#39;b01; end endcase end else begin case(op_code) 6\u0026#39;b001000:begin w_r_s=2\u0026#39;b01;imm_s=1;rt_imm_s=1;ALU_OP=3\u0026#39;b100;end 6\u0026#39;b001100:begin w_r_s=2\u0026#39;b01;rt_imm_s=1;ALU_OP=3\u0026#39;b000; end 6\u0026#39;b001110:begin w_r_s=2\u0026#39;b01;rt_imm_s=1;ALU_OP=3\u0026#39;b010;end 6\u0026#39;b001011:begin w_r_s=2\u0026#39;b01;rt_imm_s=1;ALU_OP=3\u0026#39;b110; end 6\u0026#39;b100011:begin w_r_s=2\u0026#39;b01;imm_s=1;rt_imm_s=1;wr_data_s=2\u0026#39;b01;ALU_OP=3\u0026#39;b100; end 6\u0026#39;b101011:begin imm_s=1;rt_imm_s=1;ALU_OP=3\u0026#39;b100;Write_Reg=0;Mem_Write=1; end 6\u0026#39;b000100:begin ALU_OP=3\u0026#39;b101;PC_s = (ZF)?2\u0026#39;b10:2\u0026#39;b00; Write_Reg = 1\u0026#39;b0;end 6\u0026#39;b000101:begin ALU_OP=3\u0026#39;b101;PC_s = (ZF)?2\u0026#39;b00:2\u0026#39;b10; Write_Reg = 1\u0026#39;b0;end 6\u0026#39;b000010:begin Write_Reg=0;PC_s = 2\u0026#39;b11; end 6\u0026#39;b000011:begin w_r_s=2\u0026#39;b10;wr_data_s=2\u0026#39;b10;PC_s = 2\u0026#39;b11; end endcase end end endmodule Fourth_experiment_firstï¼ˆå¯„å­˜å™¨å †æ¨¡å—ï¼‰\nmodule Fourth_experiment_first(R_Addr_A,R_Addr_B,Write_Reg,R_Data_A,R_Data_B,Reset,Clk,W_Addr,W_Data); input [4:0]R_Addr_A,R_Addr_B,W_Addr; input Write_Reg,Reset,Clk; input[31:0] W_Data; output [31:0] R_Data_A,R_Data_B; reg [31:0] REG_Files[0:31]; integer i=0; initial for(i=0;i\u0026lt;32;i=i+1) REG_Files[i]\u0026lt;=0; always @ (posedge Clk or posedge Reset) begin if(Reset) begin for(i=0;i\u0026lt;=31;i=i+1) REG_Files[i]\u0026lt;=0; end else begin if(Write_Reg) REG_Files[W_Addr]\u0026lt;=W_Data; end end assign R_Data_A = REG_Files[R_Addr_A]; assign R_Data_B = REG_Files[R_Addr_B]; endmodule Third_experiment_firstï¼ˆALUæ¨¡å—ï¼‰\nmodule Third_experiment_first(OF,ZF,ALU_OP,A,B,F); input [2:0]ALU_OP; input [31:0]A,B; output reg[31:0]F; reg C32; output reg OF; output reg ZF; always @(ALU_OP or A or B) begin OF = 0; C32 = 0; case(ALU_OP) 3\u0026#39;b000:F\u0026lt;=A\u0026amp;B; 3\u0026#39;b001:F\u0026lt;=A|B; 3\u0026#39;b010:F\u0026lt;=A^B; 3\u0026#39;b011:F\u0026lt;=A~^B; 3\u0026#39;b100:{C32,F}\u0026lt;=A+B; 3\u0026#39;b101:{C32,F}\u0026lt;=A-B; 3\u0026#39;b110:begin if(A\u0026lt;B) F\u0026lt;=32\u0026#39;h0000_0001;else F\u0026lt;=32\u0026#39;h0000_0000;end 3\u0026#39;b111:begin F\u0026lt;=B\u0026lt;\u0026lt;A;end endcase if(F==32\u0026#39;h0000_0000)\tZF\u0026lt;=1; else ZF\u0026lt;=0; if(ALU_OP == 3\u0026#39;b100 || ALU_OP == 3\u0026#39;b101) OF\u0026lt;=C32^F[31]^A[31]^B[31];\telse OF \u0026lt;=0; end endmodule æ•°æ®.coe\nmemory_initialization_radix=16; memory_initialization_vector=88888888,99999999,00010fff,20006789,FFFF0000,0000FFFF,88888888,99999999, aaaaaaaa,bbbbbbbb,00000820,00632020,00010fff,20006789,FFFF0000,0000FFFF,88888888,99999999,aaaaaaaa,bbbbbbbb,00000820,00632020,00010fff, 20006789,FFFF0000,0000FFFF,88888888,99999999,aaaaaaaa,bbbbbbbb,00000820,00632020,00010fff,20006789,FFFF0000,0000FFFF,88888888,99999999,aaaaaaaa,bbbbbbbb, 00000820,00632020,00010fff,20006789,FFFF0000,0000FFFF,88888888,99999999,aaaaaaaa,bbbbbbbb,12345678,23456789,3456789a,6789abcd; ç¨‹åºæœºå™¨ç .coe\nmemory_initialization_radix=16; memory_initialization_vector=00002020,20050014,2006000b,0c000004,00804020,00a04820,00c05020,8d0b0000,ad2b0000,21080001,21290001,214affff,1540fffa,03e00008; æµ‹è¯•æ¨¡å—\nmodule test; // Inputs reg clk; reg rst; reg clk_M; // Outputs wire OF; wire ZF; wire [31:0] F; wire [2:0] ALU_OP; wire [31:0] M_R_Data; wire [1:0] w_r_s; wire imm_s; wire rt_imm_s; wire Mem_Write; wire Write_Reg; wire [31:0] PC; wire [1:0] PC_s; wire [31:0] R_Data_B; wire [31:0] Inst_code; CPU uut ( .clk(clk), .rst(rst), .OF(OF), .ZF(ZF), .F(F), .ALU_OP(ALU_OP), .M_R_Data(M_R_Data), .w_r_s(w_r_s), .imm_s(imm_s), .rt_imm_s(rt_imm_s), .Mem_Write(Mem_Write), .Write_Reg(Write_Reg), .PC(PC), .PC_s(PC_s), .clk_M(clk_M), .R_Data_B(R_Data_B), .Inst_code(Inst_code) ); always #4 clk_M = ~clk_M; always #16 clk =~clk; initial begin clk = 0; rst = 1; clk_M = 0; #2; rst = 0; end endmodule æ±‡ç¼–ç¨‹åº\nmain: add $a0,$zero,$zero addi $a1,$zero,20; addi $a2,$zero,10; jal BankMove BankMove: add $t0,$a0,$zero; add $t1,$a1,$zero; add $t2,$a2,$zero; Loop1:lw $t3,0($t0); sw $t3,0($t1); addi $t0,$t0,1; addi $t1,$t1,1; addi $t2,$t2,-1; bne $t2,$zero,Loop1; jr $ra å‹æƒ…æç¤º # ä¹¦ä¸Šçš„æœºå™¨ç å­˜åœ¨é”™è¯¯ï¼Œè¯»è€…å¯ä»¥è‡ªè¡Œå¯¹æ¯”ï¼Œçº æ­£æœºå™¨ç ï¼Œåšä¸»ç”¨çš„æ±‡ç¼–ç¨‹åºæ˜¯å°†å­˜å‚¨å™¨1-10ä½æ¬åˆ°20-30ä½\nä»£ç åœ°å€ # ä»£ç åœ°å€\n","date":"26 December 2020","permalink":"/blogs/hdu_computer_organization_and_architecture_experiment/tenth_experiment/","section":"Blog","summary":"å®éªŒå†…å®¹ # æŒæ¡MIPS Rå‹ã€Iå‹å’ŒJå‹æŒ‡ä»¤çš„ç»¼åˆæ•°æ®é€šè·¯è®¾è®¡ï¼ŒæŒæ¡å„ç§è½¬ç§»ç±»æŒ‡ä»¤çš„æ§åˆ¶æµå’ŒæŒ‡ä»¤æµçš„å¤šè·¯é€‰é€šæ§åˆ¶æ–¹æ³• æŒæ¡Jå‹ã€Iå‹å’ŒRå‹è½¬ç§»æŒ‡ä»¤çš„æŒ‡ä»¤æ ¼å¼å’Œå¯»å€æ–¹å¼ï¼Œå­¦ä¹ è½¬ç§»åœ°å€çš„äº§ç”Ÿæ–¹æ³•ï¼ŒæŒæ¡æ— æ¡ä»¶è½¬ç§»æŒ‡ä»¤å’Œæ¡ä»¶è½¬ç§»æŒ‡ä»¤çš„å®ç°æ–¹æ³• ç¼–ç¨‹å®ç°MIPSçš„éƒ¨åˆ†Jå‹ã€Iå‹å’ŒRå‹è½¬ç§»æŒ‡ä»¤çš„åŠŸèƒ½ è§£å†³æ–¹æ³• # åˆ†æMIPS Jå‹æŒ‡ä»¤çš„ç‰¹ç‚¹ï¼Œç”±6ä½OPå­—æ®µå’Œ26ä½çš„addresså­—æ®µæ„æˆ åˆ†æè½¬ç§»æŒ‡ä»¤çš„æ•°æ®é€šè·¯ï¼Œè½¬ç§»åœ°å€çš„äº§ç”Ÿæœ‰ä¸‰ç§æ–¹å¼ï¼Œè½¬ç§»åœ°å€äº§ç”Ÿåï¼Œè¦é€å…¥PCï¼Œæ‰èƒ½å®Œæˆè·³è½¬ Rå‹æŒ‡ä»¤è¿˜æ·»åŠ äº†ä¸€æ¡æ— æ¡ä»¶è·³è½¬æŒ‡ä»¤ï¼Œè¦åœ¨åŸæ¥çš„PCæ¨¡å—åˆ¤æ–­Rå‹æŒ‡ä»¤çš„åœ°æ–¹è¿›è¡Œä¿®æ”¹ï¼Œä¸èƒ½åœ¨Iå‹æŒ‡ä»¤ä¸‹åˆ¤æ–­ï¼Œè¿™æ ·ä¼šäº§ç”Ÿå†²çª å¯¹äºæ¡ä»¶è½¬ç§»æŒ‡ä»¤beqå’Œbneè¦ä½¿ç”¨ALUåšå‡æ³•ï¼Œåˆ¤æ–­æ˜¯å¦å…¨ä¸ºé›¶ï¼Œä¹Ÿå°±æ˜¯ç”¨ZFåˆ¤æ–­æ˜¯å¦è½¬ç§» Jå‹æŒ‡ä»¤å¯ä»¥æ¥ç€Iå‹æŒ‡ä»¤çš„caseç»“æ„å†™ä¸‹æ¥ï¼Œä¸Jå‹caseç»“æ„æ— å†²çª ç”±äºå®éªŒä¹å’Œå®éªŒåæƒ³æ³•ååˆ†æ¥è¿‘ï¼Œä¸»è¦æ˜¯æ§åˆ¶ä¿¡å·çš„æ”¹å˜ï¼ŒåŠå…¶è¯‘ç æ¨¡å—çš„æ”¹å˜ æ¶‰åŠå®éªŒï¼šå…·ä½“ç”¨åˆ°çš„å®éªŒæ˜¯å¤šåŠŸèƒ½ALUè®¾è®¡å®éªŒã€å¯„å­˜å™¨å †è®¾è®¡å®éªŒ ã€å–æŒ‡ä»¤ä¸æŒ‡ä»¤è¯‘ç å®éªŒ ä»£ç å±•ç¤º é¡¶å±‚æ¨¡å—","title":"æ­ç”µè®¡ç®—æœºç»„æˆå®éªŒ å®éªŒ10-å®ç°R-I-Jå‹æŒ‡ä»¤çš„CPUè®¾è®¡å®éªŒ"},{"content":"","date":"25 December 2020","permalink":"/tags/architecture/","section":"Tags","summary":"","title":"architecture"},{"content":"","date":"25 December 2020","permalink":"/tags/fpga/","section":"Tags","summary":"","title":"fpga"},{"content":"","date":"25 December 2020","permalink":"/tags/r-i%E5%9E%8B%E6%8C%87%E4%BB%A4/","section":"Tags","summary":"","title":"R-Iå‹æŒ‡ä»¤"},{"content":"å®éªŒå†…å®¹ # æŒæ¡MIPS Rå‹å’ŒIå‹æŒ‡ä»¤çš„ç»¼åˆæ•°æ®é€šè·¯è®¾è®¡ï¼ŒæŒæ¡æ•°æ®æµçš„å¤šè·¯é€‰é€šæ§åˆ¶æ–¹æ³• æŒæ¡å–æ•°æŒ‡ä»¤lwå’Œå­˜æ•°æŒ‡ä»¤swçš„å¯»å€æ–¹å¼åŠå…¶æœ‰æ•ˆåœ°å€äº§ç”Ÿçš„æ–¹æ³• å®ç°MIPSçš„éƒ¨åˆ†Iå‹å’Œ Rå‹æŒ‡ä»¤çš„åŠŸèƒ½ è§£å†³æ–¹æ³• # åˆ†æMIPS Iå‹æŒ‡ä»¤çš„ç‰¹ç‚¹ï¼Œä¸Rå‹æŒ‡ä»¤æœ‰æ˜æ˜¾çš„ä¸åŒï¼šæ²¡æœ‰rdå¯„å­˜å™¨ï¼Œä½¿ç”¨rtä½œä¸ºç›®çš„å¯„å­˜å™¨ï¼›æºæ“ä½œæ•°ä¸­æœ‰ä¸€ä¸ªä¸ºç«‹å³æ•°ï¼Œä½äºæŒ‡ä»¤çš„ä½16ä½ åœ¨å¯„å­˜å™¨å †æ¨¡å—çš„å†™åœ°å€è¾“å…¥ç«¯å£è®¾ç½®äºŒé€‰ä¸€é€‰æ‹©å™¨ï¼Œç”±äºRå‹å’ŒIå‹çš„ç›®çš„å¯„å­˜å™¨ä¸åŒï¼Œç”±rd_rt_sæ§åˆ¶ 16ä½çš„ç«‹å³æ•°imméœ€è¦ç»è¿‡æ‰©å±•æ‰èƒ½ä¸rsæ‰§è¡Œè¿ç®—æ“ä½œï¼Œå¯¹äºæœ‰ç¬¦å·æ•°çš„æ“ä½œï¼Œæ‰§è¡Œçš„æ˜¯ç¬¦å·æ‰©å±•ï¼Œå¯¹äºæ— ç¬¦å·æ•°çš„æ“ä½œï¼Œæ‰§è¡Œçš„æ˜¯0æ‰©å±• Rå‹æŒ‡ä»¤æ‰§è¡Œrså’Œrtè¿ç®—ï¼Œç»“æœé€rdï¼›è€ŒIå‹ç«‹å³æ•°å³æ•°å¯»å€æŒ‡ä»¤åˆ™æ‰§è¡Œrså’Œæ‰©å±•åçš„ç«‹å³æ•°immè¿ç®—ï¼Œç»“æœé€rtã€‚å› æ­¤ALUçš„è¾“å…¥æ•°æ®Bç«¯æœ‰ä¸¤ä¸ªé€‰æ‹©ï¼šrtæˆ–è€…immï¼Œä»å¯ä»¥é€šè¿‡äºŒé€‰ä¸€æ•°æ®é€‰æ‹©å™¨ï¼Œç”¨rt_imm_sæ§åˆ¶ä¿¡å· éœ€è¦æ·»åŠ ä¸€ä¸ªæ•°æ®å­˜å‚¨å™¨RAMå­˜æ”¾æŒ‡ä»¤è®¿é—®çš„æ•°æ®ï¼Œè¯»å‡ºçš„æ•°æ®ï¼Œæ„å‘³ç€è¦åœ¨å¯„å­˜å™¨å †çš„å†™ç«¯å£åŠ ä¸ªé€‰æ‹©å™¨ï¼Œç”¨alu_mem_sæ§åˆ¶ä¿¡å·ï¼Œå…¶ä¸­è¦æ³¨æ„ä¸€ç‚¹å°±æ˜¯æ•°æ®å­˜å‚¨å™¨çš„clkè‡³å°‘æ˜¯CPUé¢‘ç‡çš„2å€ä»¥ä¸Šï¼Œæˆ‘ä½¿ç”¨äº†ä¸¤ä¸ªclkè¾“å…¥è§£å†³è¿™ä¸ªé—®é¢˜ åœ¨å®é™…å†™ä»£ç æ—¶ï¼Œè¦æ³¨æ„é¡¶å±‚æ¨¡å—ä¸­ï¼Œå®ä¾‹ä¸‹å±‚æ¨¡å—çš„é¡ºåºï¼Œç”±äºè¯‘ç æ¨¡å—å˜é‡å¤šï¼Œæˆ‘å°†å…¶æŠ½ç¦»å‡ºæ¥ï¼Œä¸ºäº†ä½¿é¡¶å±‚æ¨¡å—çœ‹èµ·æ¥ç®€æ´ æ¶‰åŠå®éªŒï¼š å…·ä½“ç”¨åˆ°çš„å®éªŒæ˜¯å¤šåŠŸèƒ½ALUè®¾è®¡å®éªŒã€å¯„å­˜å™¨å †è®¾è®¡å®éªŒ ã€å–æŒ‡ä»¤ä¸æŒ‡ä»¤è¯‘ç å®éªŒ ä»£ç å±•ç¤º é¡¶å±‚æ¨¡å—\nmodule CPU(clk,rst,OF,ZF,F,ALU_OP,M_R_Data,rd_rt_s,imm_s,rt_imm_s,Mem_Write,alu_mem_s,Write_Reg,clk_M,R_Data_B,Inst_code); input clk,rst,clk_M; wire [31:0]Inst_code; wire [5:0]op_code,funct; wire [4:0]rs_addr,rt_addr,rd_addr,shamt; output [31:0]F; output OF,ZF; output [31:0]M_R_Data; output [2:0]ALU_OP; wire [31:0]Mem_Addr; wire [4:0]W_Addr; output rd_rt_s,imm_s,rt_imm_s,Mem_Write,alu_mem_s,Write_Reg; output [31:0]Inst_code; wire [31:0]imm_data; wire [31:0]R_Data_A; output [31:0] R_Data_B; wire [15:0]imm; wire [31:0]ALU_B; wire [31:0]W_Data; PC pc1(clk,rst,Inst_code); assign op_code = Inst_code[31:26]; assign rs_addr = Inst_code[25:21]; assign rt_addr = Inst_code[20:16]; assign rd_addr = Inst_code[15:11]; assign shamt = Inst_code[10:6]; assign funct = Inst_code[5:0]; assign imm = Inst_code[15:0]; OP_Func op(op_code,funct,Write_Reg,ALU_OP,rd_rt_s,imm_s,rt_imm_s,Mem_Write,alu_mem_s); assign W_Addr = (rd_rt_s)?rt_addr:rd_addr; assign imm_data = (imm_s)?{{16{imm[15]}},imm}:{{16{1\u0026#39;b0}},imm}; assign W_Data = alu_mem_s?M_R_Data:F; Fourth_experiment_first F1(rs_addr,rt_addr,Write_Reg,R_Data_A,R_Data_B,rst,clk,W_Addr,W_Data); assign ALU_B = (rt_imm_s)?imm_data:R_Data_B;\tThird_experiment_first T1(OF,ZF,ALU_OP,R_Data_A,ALU_B,F); RAM RAM_B ( .clka(clk_M), // input clka .wea(Mem_Write), // input [0 : 0] wea .addra(F[5:0]), // input [5 : 0] addra .dina(R_Data_B), // input [31 : 0] dina .douta(M_R_Data) // output [31 : 0] douta ); endmodule PC(å–æŒ‡ä»¤æ¨¡å—)\nmodule PC(clk,rst,Inst_code); input clk,rst; wire [31:0]PC_new; reg[31:0]PC; initial PC = 32\u0026#39;h0000_0000; output [31:0]Inst_code; assign PC_new = PC +4; Inst_Rom rom( .clka(clk), // input clka .addra(PC[7:2]), // input [5 : 0] addra .douta(Inst_code) // output [31 : 0] douta ); always@(negedge clk or posedge rst) begin if(rst) begin PC \u0026lt;= 32\u0026#39;h0000_0000; end else begin PC \u0026lt;= PC_new; end end endmodule OP_Func(è¯‘ç æ¨¡å—)\nmodule OP_Func(op_code,funct,Write_Reg,ALU_OP,rd_rt_s,imm_s,rt_imm_s,Mem_Write,alu_mem_s); input [5:0]op_code; input [5:0]funct; output reg[2:0]ALU_OP; output reg Write_Reg; output reg rd_rt_s; output reg imm_s; output reg rt_imm_s; output reg Mem_Write; output reg alu_mem_s; always@(*) begin\tWrite_Reg=1; ALU_OP=0; rd_rt_s=0; imm_s=0; rt_imm_s=0; Mem_Write=0; alu_mem_s=0; if(op_code==0) begin case(funct) 6\u0026#39;b100000:begin ALU_OP=3\u0026#39;b100; end 6\u0026#39;b100010:begin ALU_OP=3\u0026#39;b101; end 6\u0026#39;b100100:begin ALU_OP=3\u0026#39;b000;end 6\u0026#39;b100101:begin ALU_OP=3\u0026#39;b001;end 6\u0026#39;b100110:begin ALU_OP=3\u0026#39;b010;end 6\u0026#39;b100111:begin ALU_OP=3\u0026#39;b011;end 6\u0026#39;b101011:begin ALU_OP=3\u0026#39;b110;end 6\u0026#39;b000100:begin ALU_OP=3\u0026#39;b111;end endcase end else begin case(op_code) 6\u0026#39;b001000:begin rd_rt_s=1;imm_s=1;rt_imm_s=1;ALU_OP=100;end 6\u0026#39;b001100:begin rd_rt_s=1;rt_imm_s=1;ALU_OP=000; end 6\u0026#39;b001110:begin rd_rt_s=1;rt_imm_s=1;ALU_OP=010;end 6\u0026#39;b001011:begin rd_rt_s=1;rt_imm_s=1;ALU_OP=110; end 6\u0026#39;b100011:begin rd_rt_s=1;imm_s=1;rt_imm_s=1;alu_mem_s=1;ALU_OP=100; end 6\u0026#39;b101011:begin imm_s=1;rt_imm_s=1;ALU_OP=100;Write_Reg=0;Mem_Write=1; end endcase end end endmodule Fourth_experiment_firstï¼ˆå¯„å­˜å™¨å †æ¨¡å—ï¼‰\nmodule Fourth_experiment_first(R_Addr_A,R_Addr_B,Write_Reg,R_Data_A,R_Data_B,Reset,Clk,W_Addr,W_Data); input [4:0]R_Addr_A,R_Addr_B,W_Addr; input Write_Reg,Reset,Clk; input[31:0] W_Data; output [31:0] R_Data_A,R_Data_B; reg [31:0] REG_Files[0:31]; integer i=0; initial for(i=0;i\u0026lt;32;i=i+1) REG_Files[i]\u0026lt;=0; always @ (posedge Clk or posedge Reset) begin if(Reset) begin for(i=0;i\u0026lt;=31;i=i+1) REG_Files[i]\u0026lt;=0; end else begin if(Write_Reg) REG_Files[W_Addr]\u0026lt;=W_Data; end end assign R_Data_A = REG_Files[R_Addr_A]; assign R_Data_B = REG_Files[R_Addr_B]; endmodule Third_experiment_firstï¼ˆALUæ¨¡å—ï¼‰\nmodule Third_experiment_first(OF,ZF,ALU_OP,A,B,F); input [2:0]ALU_OP; input [31:0]A,B; output reg[31:0]F; reg C32; output reg OF; output reg ZF; always @(ALU_OP or A or B) begin OF = 0; C32 = 0; case(ALU_OP) 3\u0026#39;b000:F\u0026lt;=A\u0026amp;B; 3\u0026#39;b001:F\u0026lt;=A|B; 3\u0026#39;b010:F\u0026lt;=A^B; 3\u0026#39;b011:F\u0026lt;=A~^B; 3\u0026#39;b100:{C32,F}\u0026lt;=A+B; 3\u0026#39;b101:{C32,F}\u0026lt;=A-B; 3\u0026#39;b110:begin if(A\u0026lt;B) F\u0026lt;=32\u0026#39;h0000_0001;else F\u0026lt;=32\u0026#39;h0000_0000;end 3\u0026#39;b111:begin F\u0026lt;=B\u0026lt;\u0026lt;A;end endcase if(F==32\u0026#39;h0000_0000)\tZF\u0026lt;=1; else ZF\u0026lt;=0; if(ALU_OP == 3\u0026#39;b100 || ALU_OP == 3\u0026#39;b101) OF\u0026lt;=C32^F[31]^A[31]^B[31];\telse OF \u0026lt;=0; end endmodule MIPS32.coe\nmemory_initialization_radix=16; memory_initialization_vector=38011234,20026789,20039000,38040010,00822804,00253025,00833804,00464020,00414822,00225022,206b7fff,206c8000,314dffff,2c4e6788,2c4f678a,ac8b0000,ac0c0014,ac8d0010,ac8e0014,8c100010,8c910004,02119025,8c930010,8c940014,0274a827,8c96fff0,8c97fff4,02d7c02b; æ•°æ®coe\nmemory_initialization_radix=16; memory_initialization_vector=88888888,99999999,00010fff,20006789,FFFF0000,0000FFFF,88888888,99999999, aaaaaaaa,bbbbbbbb,00000820,00632020,00010fff,20006789,FFFF0000,0000FFFF,88888888,99999999,aaaaaaaa,bbbbbbbb,00000820,00632020,00010fff, 20006789,FFFF0000,0000FFFF,88888888,99999999,aaaaaaaa,bbbbbbbb,00000820,00632020,00010fff,20006789,FFFF0000,0000FFFF,88888888,99999999,aaaaaaaa,bbbbbbbb, 00000820,00632020,00010fff,20006789,FFFF0000,0000FFFF,88888888,99999999,aaaaaaaa,bbbbbbbb,12345678,23456789,3456789a,6789abcd; æµ‹è¯•æ¨¡å—\nmodule test; reg clk; reg rst; reg clk_M; wire OF; wire ZF; wire [31:0] F; wire [2:0] ALU_OP; wire [31:0] M_R_Data; wire rd_rt_s; wire imm_s; wire rt_imm_s; wire Mem_Write; wire alu_mem_s; wire Write_Reg; wire [31:0] R_Data_B; wire [31:0] Inst_code; CPU uut ( .clk(clk), .rst(rst), .OF(OF), .ZF(ZF), .F(F), .ALU_OP(ALU_OP), .M_R_Data(M_R_Data), .rd_rt_s(rd_rt_s), .imm_s(imm_s), .rt_imm_s(rt_imm_s), .Mem_Write(Mem_Write), .alu_mem_s(alu_mem_s), .Write_Reg(Write_Reg), .clk_M(clk_M), .R_Data_B(R_Data_B), .Inst_code(Inst_code) ); always #9 clk_M = ~clk_M; always #20 clk =~clk; initial begin clk = 0; rst = 1; clk_M = 0; #2; rst = 0; end endmodule å‹æƒ…æç¤º # 1.æœ‰çš„åŒå­¦ä¼šæŠŠåœ¨é¡¶å±‚æ¨¡å—å­˜æ•°æ®å­˜å‚¨å™¨çš„åœ°å€å’ŒPCçš„åœ°å€å¼„æ··ï¼Œå¤§å®¶ä¼šé—®ä¸ºä»€ä¹ˆPCçš„å­˜å‚¨å™¨æ˜¯å–[7:2],è€Œé¡¶å±‚æ¨¡å—å­˜æ•°æ®å­˜å‚¨å™¨çš„åœ°å€[5:0] ,ä¸»è¦åŸå› å°±åœ¨PC=PC+4è¿™ä¸ªè¯­å¥ä¸Šï¼Œæˆ‘ä»¬çš„å­˜å‚¨å™¨è¿˜æ˜¯æŒ‰ç…§å­—èŠ‚å»å¯»å€çš„ï¼Œå¦‚æœæˆ‘ä»¬ä¸å–[7:2]çš„åœ°å€å°±ä¼šå¯¼è‡´ä¸­é—´å‡ æ¡æŒ‡ä»¤è·³è¿‡ï¼Œè€Œé¡¶å±‚æ•°æ®æ¨¡å—å°±æ˜¯é€ä¸€å¢åŠ çš„\n2.æ•°æ®å­˜å‚¨å™¨çš„clkè‡³å°‘æ˜¯CPUé¢‘ç‡çš„2å€ä»¥ä¸Š\n3.å¼€å§‹çš„æ—¶å€™ï¼Œrstä¸€å®šè¦æ‹‰é«˜å“¦\nä»£ç åœ°å€ # ä»£ç åœ°å€\n","date":"25 December 2020","permalink":"/blogs/hdu_computer_organization_and_architecture_experiment/ninth_experiment/","section":"Blog","summary":"å®éªŒå†…å®¹ # æŒæ¡MIPS Rå‹å’ŒIå‹æŒ‡ä»¤çš„ç»¼åˆæ•°æ®é€šè·¯è®¾è®¡ï¼ŒæŒæ¡æ•°æ®æµçš„å¤šè·¯é€‰é€šæ§åˆ¶æ–¹æ³• æŒæ¡å–æ•°æŒ‡ä»¤lwå’Œå­˜æ•°æŒ‡ä»¤swçš„å¯»å€æ–¹å¼åŠå…¶æœ‰æ•ˆåœ°å€äº§ç”Ÿçš„æ–¹æ³• å®ç°MIPSçš„éƒ¨åˆ†Iå‹å’Œ Rå‹æŒ‡ä»¤çš„åŠŸèƒ½ è§£å†³æ–¹æ³• # åˆ†æMIPS Iå‹æŒ‡ä»¤çš„ç‰¹ç‚¹ï¼Œä¸Rå‹æŒ‡ä»¤æœ‰æ˜æ˜¾çš„ä¸åŒï¼šæ²¡æœ‰rdå¯„å­˜å™¨ï¼Œä½¿ç”¨rtä½œä¸ºç›®çš„å¯„å­˜å™¨ï¼›æºæ“ä½œæ•°ä¸­æœ‰ä¸€ä¸ªä¸ºç«‹å³æ•°ï¼Œä½äºæŒ‡ä»¤çš„ä½16ä½ åœ¨å¯„å­˜å™¨å †æ¨¡å—çš„å†™åœ°å€è¾“å…¥ç«¯å£è®¾ç½®äºŒé€‰ä¸€é€‰æ‹©å™¨ï¼Œç”±äºRå‹å’ŒIå‹çš„ç›®çš„å¯„å­˜å™¨ä¸åŒï¼Œç”±rd_rt_sæ§åˆ¶ 16ä½çš„ç«‹å³æ•°imméœ€è¦ç»è¿‡æ‰©å±•æ‰èƒ½ä¸rsæ‰§è¡Œè¿ç®—æ“ä½œï¼Œå¯¹äºæœ‰ç¬¦å·æ•°çš„æ“ä½œï¼Œæ‰§è¡Œçš„æ˜¯ç¬¦å·æ‰©å±•ï¼Œå¯¹äºæ— ç¬¦å·æ•°çš„æ“ä½œï¼Œæ‰§è¡Œçš„æ˜¯0æ‰©å±• Rå‹æŒ‡ä»¤æ‰§è¡Œrså’Œrtè¿ç®—ï¼Œç»“æœé€rdï¼›è€ŒIå‹ç«‹å³æ•°å³æ•°å¯»å€æŒ‡ä»¤åˆ™æ‰§è¡Œrså’Œæ‰©å±•åçš„ç«‹å³æ•°immè¿ç®—ï¼Œç»“æœé€rtã€‚å› æ­¤ALUçš„è¾“å…¥æ•°æ®Bç«¯æœ‰ä¸¤ä¸ªé€‰æ‹©ï¼šrtæˆ–è€…immï¼Œä»å¯ä»¥é€šè¿‡äºŒé€‰ä¸€æ•°æ®é€‰æ‹©å™¨ï¼Œç”¨rt_imm_sæ§åˆ¶ä¿¡å· éœ€è¦æ·»åŠ ä¸€ä¸ªæ•°æ®å­˜å‚¨å™¨RAMå­˜æ”¾æŒ‡ä»¤è®¿é—®çš„æ•°æ®ï¼Œè¯»å‡ºçš„æ•°æ®ï¼Œæ„å‘³ç€è¦åœ¨å¯„å­˜å™¨å †çš„å†™ç«¯å£åŠ ä¸ªé€‰æ‹©å™¨ï¼Œç”¨alu_mem_sæ§åˆ¶ä¿¡å·ï¼Œå…¶ä¸­è¦æ³¨æ„ä¸€ç‚¹å°±æ˜¯æ•°æ®å­˜å‚¨å™¨çš„clkè‡³å°‘æ˜¯CPUé¢‘ç‡çš„2å€ä»¥ä¸Šï¼Œæˆ‘ä½¿ç”¨äº†ä¸¤ä¸ªclkè¾“å…¥è§£å†³è¿™ä¸ªé—®é¢˜ åœ¨å®é™…å†™ä»£ç æ—¶ï¼Œè¦æ³¨æ„é¡¶å±‚æ¨¡å—ä¸­ï¼Œå®ä¾‹ä¸‹å±‚æ¨¡å—çš„é¡ºåºï¼Œç”±äºè¯‘ç æ¨¡å—å˜é‡å¤šï¼Œæˆ‘å°†å…¶æŠ½ç¦»å‡ºæ¥ï¼Œä¸ºäº†ä½¿é¡¶å±‚æ¨¡å—çœ‹èµ·æ¥ç®€æ´ æ¶‰åŠå®éªŒï¼š å…·ä½“ç”¨åˆ°çš„å®éªŒæ˜¯å¤šåŠŸèƒ½ALUè®¾è®¡å®éªŒã€å¯„å­˜å™¨å †è®¾è®¡å®éªŒ ã€å–æŒ‡ä»¤ä¸æŒ‡ä»¤è¯‘ç å®éªŒ ä»£ç å±•ç¤º é¡¶å±‚æ¨¡å—","title":"æ­ç”µè®¡ç®—æœºç»„æˆå®éªŒ å®éªŒ9-å®ç°R-Iå‹æŒ‡ä»¤çš„CPUè®¾è®¡å®éªŒ"},{"content":"","date":"23 December 2020","permalink":"/tags/r%E5%9E%8B%E6%8C%87%E4%BB%A4/","section":"Tags","summary":"","title":"Rå‹æŒ‡ä»¤"},{"content":"å®éªŒå†…å®¹ # æŒæ¡MIPS Rå‹æŒ‡ä»¤çš„æ•°æ®é€šè·¯è®¾è®¡ï¼ŒæŒæ¡æŒ‡ä»¤æµå’Œæ•°æ®æµçš„æ§åˆ¶æ–¹æ³• æŒæ¡å®Œæ•´çš„å•å‘¨æœŸCPUé¡¶å±‚æ¨¡å—çš„è®¾è®¡æ–¹æ³• å®ç°MIPS Rå‹æŒ‡ä»¤çš„åŠŸèƒ½ è§£å†³æ–¹æ³• # åˆ†æMIPS Rå‹æŒ‡ä»¤çš„ç‰¹ç‚¹ï¼ŒOPå‡ä¸º000000bï¼Œå¯ä½œä¸ºåˆ¤æ–­Rå‹æŒ‡ä»¤çš„ä¾æ® ä¸¤ä¸ªæºæ“ä½œæ•°åˆ†åˆ«åœ¨rså’Œrtå­—æ®µæ‰€æŒ‡å®šçš„å¯„å­˜å™¨ä¸­ï¼Œè€Œç›®çš„æ“ä½œæ•°åˆ™æ˜¯åœ¨rdå­—æ®µæ‰€æŒ‡å®šçš„å¯„å­˜å™¨ 3.åˆ†ææ•°æ®é€šè·¯æ˜¯ä»æŒ‡ä»¤å­˜å‚¨å™¨å–å‡ºçš„æŒ‡ä»¤ç»è¿‡åˆçº§è¯‘ç ï¼Œå°†åˆ†è§£å‡ºçš„æºå¯„å­˜å™¨rsã€rtç›´æ¥ä¸å¯„å­˜å™¨å †çš„ä¸¤ä¸ªè¯»ç«¯å£Aå’ŒBçš„å¯„å­˜å™¨åœ°å€è¿æ¥ï¼Œè€Œå°†ç›®çš„å¯„å­˜å™¨rdå­—æ®µä¸å¯„å­˜å™¨å †çš„å†™ç«¯å£åœ°å€ç›¸è¿ï¼Œå¯„å­˜å™¨è¯»å‡ºçš„Aå£æ•°æ®å’ŒBå£æ•°æ®åˆ™ç›´æ¥è¿æ¥åˆ°ALUçš„è¾“å…¥ç«¯Aå’ŒBï¼ŒALUè®¡ç®—åçš„ç»“æœåˆ™é€å…¥å¯„å­˜å™¨å †çš„å†™æ•°æ®ç«¯å£ åˆ†ææ—¶åºï¼Œé¦–å…ˆæ˜¯å–æŒ‡ä»¤ï¼Œç„¶åè¿›è¡ŒæŒ‡ä»¤è¯‘ç ï¼Œæœ€åå°†è¿ç®—ç»“æœé€åˆ°ç›®çš„å¯„å­˜å™¨ï¼ŒPCè‡ªå¢ï¼ŒæŒ‡å‘ä¸‹ä¸€æ¡æŒ‡ä»¤ å®éªŒå…«ä¸­é™¤è¯‘ç æ¨¡å—ï¼Œå…¶ä»–æ¨¡å—éƒ½å·²ç»å‰å‡ ä¸ªå®éªŒä¸­å®Œæˆï¼Œåªéœ€è¦å°†å…¶è¿æ¥ï¼Œç„¶ååœ¨è¯‘ç æ¨¡å—ä¸­é€šè¿‡OPåˆ¤æ–­æ˜¯å¦ä¸ºRå‹ï¼Œä¸”å°†functç¿»è¯‘æˆALUçš„æ§åˆ¶ä¿¡å·ALU_OPä»¥åŠæŒ‡å®šALUçš„è¿ç®—åŠŸèƒ½ï¼Œç”±äºæ­¤è¯‘ç æ¨¡å—è¾ƒä¸ºç®€å•ï¼Œæˆ‘å°±åœ¨é¡¶å±‚æ¨¡å—å®ç°äº† å…·ä½“ç”¨åˆ°çš„å®éªŒæ˜¯å¤šåŠŸèƒ½ALUè®¾è®¡å®éªŒã€å¯„å­˜å™¨å †è®¾è®¡å®éªŒã€å–æŒ‡ä»¤ä¸æŒ‡ä»¤è¯‘ç å®éªŒ ä»£ç å®ç°: é¡¶å±‚æ¨¡å—\nmodule CPU(clk,rst,op_code,funct,rs_addr,rt_addr,rd_addr,shamt,OF,ZF,F,ALU_OP,Inst_code); input clk,rst; output [31:0]Inst_code; output [5:0]op_code,funct; output [4:0]rs_addr,rt_addr,rd_addr,shamt; output [31:0]F; output OF,ZF; output reg [2:0]ALU_OP; reg Write_Reg; wire [31:0]R_Data_A,R_Data_B; PC pc1(clk,rst,Inst_code); assign op_code = Inst_code[31:26]; assign rs_addr = Inst_code[25:21]; assign rt_addr = Inst_code[20:16]; assign rd_addr = Inst_code[15:11]; assign shamt = Inst_code[10:6]; assign funct = Inst_code[5:0]; Fourth_experiment_first F1(rs_addr,rt_addr,Write_Reg,R_Data_A,R_Data_B,rst,~clk,rd_addr,F); Third_experiment_first T1(OF,ZF,ALU_OP,R_Data_A,R_Data_B,F); always@(*) begin\tWrite_Reg\u0026lt;=0; ALU_OP=0; if(op_code==0) Write_Reg\u0026lt;=1; begin case(funct) 6\u0026#39;b100000:ALU_OP=3\u0026#39;b100; 6\u0026#39;b100010:ALU_OP=3\u0026#39;b101; 6\u0026#39;b100100:ALU_OP=3\u0026#39;b000; 6\u0026#39;b100101:ALU_OP=3\u0026#39;b001; 6\u0026#39;b100110:ALU_OP=3\u0026#39;b010; 6\u0026#39;b100111:ALU_OP=3\u0026#39;b011; 6\u0026#39;b101011:ALU_OP=3\u0026#39;b110; 6\u0026#39;b000100:ALU_OP=3\u0026#39;b111; endcase end end endmodule PCï¼ˆå–æŒ‡ä»¤æ¨¡å—ï¼‰\nmodule PC(clk,rst,Inst_code); input clk,rst; wire [31:0]PC_new; reg[31:0]PC; initial PC = 32\u0026#39;h0000_0000; output [31:0]Inst_code; assign PC_new = PC +4; Inst_Rom your_instance_name( .clka(clk), // input clka .addra(PC[7:2]), // input [5 : 0] addra .douta(Inst_code) // output [31 : 0] douta ); always@(negedge clk or posedge rst) begin if(rst) begin PC \u0026lt;= 32\u0026#39;h0000_0000; end else begin PC \u0026lt;= PC_new; end end endmodule Fourth_experiment_firstæ¨¡å—ï¼ˆå¯„å­˜å™¨å †æ¨¡å—ï¼‰\nmodule Fourth_experiment_first(R_Addr_A,R_Addr_B,Write_Reg,R_Data_A,R_Data_B,Reset,Clk,W_Addr,W_Data); input [4:0]R_Addr_A,R_Addr_B,W_Addr; input Write_Reg,Reset,Clk; input[31:0] W_Data; output [31:0] R_Data_A,R_Data_B; reg [31:0] REG_Files[0:31]; integer i=0; initial for(i=0;i\u0026lt;32;i=i+1) REG_Files[i]\u0026lt;=0; always @ (posedge Clk or posedge Reset) begin if(Reset) begin for(i=0;i\u0026lt;=31;i=i+1) REG_Files[i]\u0026lt;=0; end else begin if(Write_Reg) REG_Files[W_Addr]\u0026lt;=W_Data; end end assign R_Data_A = REG_Files[R_Addr_A]; assign R_Data_B = REG_Files[R_Addr_B]; endmodule Third_experiment_firstï¼ˆALUæ¨¡å—ï¼‰\nmodule Third_experiment_first(OF,ZF,ALU_OP,A,B,F); input [2:0]ALU_OP; input [31:0]A,B; output reg[31:0]F; reg C32; output reg OF; output reg ZF; always @(ALU_OP or A or B) begin OF = 0; C32 = 0; case(ALU_OP) 3\u0026#39;b000:F\u0026lt;=A\u0026amp;B; 3\u0026#39;b001:F\u0026lt;=A|B; 3\u0026#39;b010:F\u0026lt;=A^B; 3\u0026#39;b011:F\u0026lt;=A~^B; 3\u0026#39;b100:{C32,F}\u0026lt;=A+B; 3\u0026#39;b101:{C32,F}\u0026lt;=A-B; 3\u0026#39;b110:begin if(A\u0026lt;B) F\u0026lt;=32\u0026#39;h0000_0001;else F\u0026lt;=32\u0026#39;h0000_0000;end 3\u0026#39;b111:begin F\u0026lt;=B\u0026lt;\u0026lt;A;end endcase if(F==32\u0026#39;h0000_0000)\tZF\u0026lt;=1; else ZF\u0026lt;=0; if(ALU_OP == 3\u0026#39;b100 || ALU_OP == 3\u0026#39;b101) OF\u0026lt;=C32^F[31]^A[31]^B[31];\telse OF \u0026lt;=0; end endmodule MIPS32.coe\nmemory_initialization_radix=16; memory_initialization_vector=00000827 0001102b 00421820 00622020 00832820 00a33020 00463804 00a64820 01264004 00284826 01215020 01075822 00e86022 012c6824 012c7025 00c77825 00c78027 00e38820 02289004 02239804 00f3a004 0281a820 0255b025 0296b820 0296c022 02d4c822 0241d026 02d4d82b 0354e02b 02c2e820 0282f022 017af820; æµ‹è¯•æ¨¡å—\nmodule test; // Inputs reg clk; reg rst; // Outputs wire [5:0] op_code; wire [5:0] funct; wire [4:0] rs_addr; wire [4:0] rt_addr; wire [4:0] rd_addr; wire [4:0] shamt; wire OF; wire ZF; wire [31:0] F; wire [2:0] ALU_OP; wire [31:0] Inst_code; CPU uut ( .clk(clk), .rst(rst), .op_code(op_code), .funct(funct), .rs_addr(rs_addr), .rt_addr(rt_addr), .rd_addr(rd_addr), .shamt(shamt), .OF(OF), .ZF(ZF), .F(F), .ALU_OP(ALU_OP), .Inst_code(Inst_code) ); always #20 clk = ~clk; initial begin clk = 0; rst = 1; #2; rst = 0; end endmodule å‹æƒ…æç¤ºï¼šå¼€å§‹ä¸æ‹‰é«˜rstï¼Œç¬¬ä¸€æ¡æŒ‡ä»¤å–ä¸åˆ°å™¢ï¼Œè§£é‡Šå¯ä»¥çœ‹å®éªŒä¸ƒï¼Œé¡¶ä¸Šæœ‰é“¾æ¥\nä»£ç åœ°å€ # ä»£ç åœ°å€\n","date":"23 December 2020","permalink":"/blogs/hdu_computer_organization_and_architecture_experiment/eighth_experiment/","section":"Blog","summary":"å®éªŒå†…å®¹ # æŒæ¡MIPS Rå‹æŒ‡ä»¤çš„æ•°æ®é€šè·¯è®¾è®¡ï¼ŒæŒæ¡æŒ‡ä»¤æµå’Œæ•°æ®æµçš„æ§åˆ¶æ–¹æ³• æŒæ¡å®Œæ•´çš„å•å‘¨æœŸCPUé¡¶å±‚æ¨¡å—çš„è®¾è®¡æ–¹æ³• å®ç°MIPS Rå‹æŒ‡ä»¤çš„åŠŸèƒ½ è§£å†³æ–¹æ³• # åˆ†æMIPS Rå‹æŒ‡ä»¤çš„ç‰¹ç‚¹ï¼ŒOPå‡ä¸º000000bï¼Œå¯ä½œä¸ºåˆ¤æ–­Rå‹æŒ‡ä»¤çš„ä¾æ® ä¸¤ä¸ªæºæ“ä½œæ•°åˆ†åˆ«åœ¨rså’Œrtå­—æ®µæ‰€æŒ‡å®šçš„å¯„å­˜å™¨ä¸­ï¼Œè€Œç›®çš„æ“ä½œæ•°åˆ™æ˜¯åœ¨rdå­—æ®µæ‰€æŒ‡å®šçš„å¯„å­˜å™¨ 3.","title":"æ­ç”µè®¡ç®—æœºç»„æˆå®éªŒ å®éªŒ8-å®ç°Rå‹æŒ‡ä»¤çš„CPUè®¾è®¡å®éªŒ"},{"content":"","date":"22 December 2020","permalink":"/tags/mips/","section":"Tags","summary":"","title":"MIPS"},{"content":"","date":"22 December 2020","permalink":"/tags/%E5%8F%96%E6%8C%87%E4%BB%A4%E4%B8%8E%E6%8C%87%E4%BB%A4%E8%AF%91%E7%A0%81/","section":"Tags","summary":"","title":"å–æŒ‡ä»¤ä¸æŒ‡ä»¤è¯‘ç "},{"content":"","date":"22 December 2020","permalink":"/tags/%E5%AD%98%E5%82%A8%E5%99%A8/","section":"Tags","summary":"","title":"å­˜å‚¨å™¨"},{"content":"å®éªŒå†…å®¹ # æŒæ¡çµæ´»è¿ç”¨ Verilog HDL è¿›è¡Œå„ç§æè¿°ä¸å»ºæ¨¡çš„æŠ€å·§å’Œæ–¹æ³• å­¦ä¹ åœ¨ ISE ä¸­è®¾è®¡ç”Ÿæˆ Memory IP æ ¸çš„æ–¹æ³• å­¦ä¹ å­˜å‚¨å™¨çš„ç»“æ„åŠè¯»å†™åŸç†ï¼ŒæŒæ¡å­˜å‚¨å™¨çš„è®¾è®¡æ–¹æ³• è§£å†³æ–¹æ³• # åˆ†æä¸€ä¸ª 256x8 ä½çš„ç‰©ç†å­˜å‚¨å™¨ï¼Œå…·æœ‰è¯» å†™åŠŸèƒ½ï¼ŒæŒ‰å­—èŠ‚ç¼–å€ï¼ŒæŒ‰å­—è®¿é—®ï¼Œ å³ 64x32 ä½ã€‚\né¦–å…ˆï¼Œç»™å‡ºçš„ 8 ä½å­˜å‚¨å™¨åœ°å€ï¼ŒåªæŒ‰ç…§é«˜ 6 ä½è®¿é—®å­˜å‚¨å™¨ï¼Œè€Œä½ 2 ä½å¿…é¡»ä¸º 00\næˆ‘é‡‡ç”¨äº†ä¸¤ç§æ–¹æ³•è¿›è¡Œè®¾è®¡å­˜å‚¨å™¨ï¼Œé¦–å…ˆæ˜¯ MemoryIP æ ¸\nMemoryIPæ ¸åªéœ€æŒ‰ç…§ä¹¦ä¸Šæ­¥éª¤ä¸‹æ¥ï¼Œè´´å‡ å¼ æ­¥éª¤å›¾ï¼Œå¤§å®¶æŒ‰ç…§æ­¥éª¤ä¸‹æ¥ è¿™é‡Œæˆ‘é€‰æ‹©çš„æ˜¯åŒæ­¥å­˜å‚¨å™¨ï¼Œç”±æ—¶é’Ÿæ§åˆ¶ï¼›å¦ä¸€ç§æ˜¯åˆ†å¸ƒå¼å­˜å‚¨å™¨ï¼Œä¸å¸¦æ—¶é’ŸåŒæ­¥ï¼Œä¹Ÿå°±æ˜¯å¼‚æ­¥æ§åˆ¶\n5. MemoryIPä»£ç å±•ç¤ºï¼š\nmodule RAM( input [7:2]Mem_Addr, input [1:0]MUX,\tinput Mem_Write,\tinput Clk,\toutput reg [7:0]LED); wire [31:0]M_R_Data;\treg [31:0]M_W_Data;\tRAM_B your_instance_name ( .clka(Clk), // input clka .wea(Mem_Write), // input [0 : 0] wea .addra(Mem_Addr), // input [5 : 0] addra .dina(M_W_Data), // input [31 : 0] dina .douta(M_R_Data) // output [31 : 0] douta ); always @(*) begin LED = 0; M_W_Data = 0; if(Mem_Write) begin case(MUX) 2\u0026#39;b00:\tM_W_Data = 32\u0026#39;h0000_000F; 2\u0026#39;b01:\tM_W_Data = 32\u0026#39;h0000_0DB0; 2\u0026#39;b10:\tM_W_Data = 32\u0026#39;h003C_C381; 2\u0026#39;b11:\tM_W_Data = 32\u0026#39;hFFFF_FFFF;\tendcase end else begin case(MUX) 2\u0026#39;b00:\tLED = M_R_Data[7:0]; 2\u0026#39;b01:\tLED = M_R_Data[15:8]; 2\u0026#39;b10:\tLED = M_R_Data[23:16]; 2\u0026#39;b11:\tLED = M_R_Data[31:24];\tendcase end end endmodule Test_Mem.coe\nmemory_initialization_radix = 16; memory_initialization_vector = 00000820,00632020,00010fff,20006789,ffff0000,0000ffff,88888888,99999999,aaaaaaaa,bbbbbbbb; æµ‹è¯•æ¨¡å—\nmodule test; // Inputs reg [7:2] Mem_Addr; reg [1:0] MUX; reg Mem_Write; reg Clk; // Outputs wire [7:0] LED; RAM uut ( .Mem_Addr(Mem_Addr), .MUX(MUX), .Mem_Write(Mem_Write), .Clk(Clk), .LED(LED) ); always #20 Clk=~Clk; initial begin // Initialize Inputs Mem_Addr = 0; MUX = 0; Mem_Write = 1; Clk = 0; #100; Mem_Addr = 6\u0026#39;b000000; MUX = 0; Mem_Write = 0; end endmodule 6. è‡ªå·±å®ç°åŒæ­¥å­˜å‚¨å™¨æ ¸å¿ƒä»£ç å±•ç¤ºï¼ˆè¿™è‡ªå·±å®ç°çš„ä»£ç æ¬¢è¿å¤§å®¶æŒ‡æ­£é”™è¯¯ï¼‰ï¼š\nå­˜å‚¨å™¨æ¨¡å—\nmodule RAMA(Mem_Read,Mem_Write,Mem_Addr,M_W_Data,M_R_Data,clk); input Mem_Read,Mem_Write,clk; input [5:0]Mem_Addr; input [31:0]M_W_Data; output reg[31:0]M_R_Data; reg [0:31]memory[0:63]; always@(posedge clk) if(Mem_Write) memory[Mem_Addr]\u0026lt;=M_W_Data; else if(Mem_Read) M_R_Data \u0026lt;= memory[Mem_Addr]; endmodule é¡¶å±‚æ¨¡å—\nmodule RAM( input [5:0]Mem_Addr, input [1:0]MUX,\tinput Mem_Write, input Mem_Read, input clk,\toutput reg [7:0]LED); wire [31:0]M_R_Data;\treg [31:0]M_W_Data;\tRAMA ram (Mem_Read,Mem_Write,Mem_Addr,M_W_Data,M_R_Data,clk); always @(*) begin LED = 0; M_W_Data = 0; if(Mem_Write) begin case(MUX) 2\u0026#39;b00:\tM_W_Data = 32\u0026#39;h0000_000F; 2\u0026#39;b01:\tM_W_Data = 32\u0026#39;h0000_0DB0; 2\u0026#39;b10:\tM_W_Data = 32\u0026#39;h003C_C381; 2\u0026#39;b11:\tM_W_Data = 32\u0026#39;hFFFF_FFFF;\tendcase end else if(Mem_Read) begin case(MUX) 2\u0026#39;b00:\tLED = M_R_Data[7:0]; 2\u0026#39;b01:\tLED = M_R_Data[15:8]; 2\u0026#39;b10:\tLED = M_R_Data[23:16]; 2\u0026#39;b11:\tLED = M_R_Data[31:24];\tendcase end end endmodule æµ‹è¯•æ¨¡å—\nmodule test; // Inputs reg [5:0] Mem_Addr; reg [1:0] MUX; reg Mem_Write; reg Mem_Read; reg clk; // Outputs wire [7:0] LED; RAM uut ( .Mem_Addr(Mem_Addr), .MUX(MUX), .Mem_Write(Mem_Write), .Mem_Read(Mem_Read), .clk(clk), .LED(LED) ); always #20 clk = ~clk; initial begin // Initialize Inputs Mem_Addr = 0; MUX = 0; Mem_Write = 1; Mem_Read = 0; clk = 0; #100; Mem_Addr = 0; MUX = 0; Mem_Write = 0; Mem_Read = 1; end endmodule 7. è‡ªå·±å®ç°å¼‚æ­¥å­˜å‚¨å™¨æ ¸å¿ƒä»£ç å±•ç¤ºï¼ˆè¿™è‡ªå·±å®ç°çš„ä»£ç æ¬¢è¿å¤§å®¶æŒ‡æ­£é”™è¯¯ï¼‰ï¼š\nå­˜å‚¨å™¨æ¨¡å—\nmodule RAMA(Mem_Read,Mem_Write,Mem_Addr,M_W_Data,M_R_Data); input Mem_Read,Mem_Write; input [5:0]Mem_Addr; input [31:0]M_W_Data; output reg[31:0]M_R_Data; reg [0:31]memory[0:63]; //M_R_Data \u0026lt;= Mem_Read?memory[Mem_Addr]:32\u0026#39;bz; always@(*) if(Mem_Write) memory[Mem_Addr]\u0026lt;=M_W_Data; else if(Mem_Read) M_R_Data \u0026lt;= memory[Mem_Addr]; endmodule é¡¶å±‚æ¨¡å—\nmodule RAM( input [5:0]Mem_Addr, input [1:0]MUX,\tinput Mem_Write, input Mem_Read,\toutput reg [7:0]LED); wire [31:0]M_R_Data;\treg [31:0]M_W_Data;\tRAMA ram (Mem_Read,Mem_Write,Mem_Addr,M_W_Data,M_R_Data); always @(*) begin LED = 0; M_W_Data = 0; if(Mem_Write) begin case(MUX) 2\u0026#39;b00:\tM_W_Data = 32\u0026#39;h0000_000F; 2\u0026#39;b01:\tM_W_Data = 32\u0026#39;h0000_0DB0; 2\u0026#39;b10:\tM_W_Data = 32\u0026#39;h003C_C381; 2\u0026#39;b11:\tM_W_Data = 32\u0026#39;hFFFF_FFFF;\tendcase end else if(Mem_Read) begin case(MUX) 2\u0026#39;b00:\tLED = M_R_Data[7:0]; 2\u0026#39;b01:\tLED = M_R_Data[15:8]; 2\u0026#39;b10:\tLED = M_R_Data[23:16]; 2\u0026#39;b11:\tLED = M_R_Data[31:24];\tendcase end end endmodule æµ‹è¯•æ¨¡å—\nmodule test; reg [5:0] Mem_Addr; reg [1:0] MUX; reg Mem_Write; reg Mem_Read; wire [7:0] LED; RAM uut ( .Mem_Addr(Mem_Addr), .MUX(MUX), .Mem_Write(Mem_Write), .Mem_Read(Mem_Read), .LED(LED) ); initial begin Mem_Addr = 0; MUX = 0; Mem_Write = 1; Mem_Read = 0; #100; Mem_Addr = 0; MUX = 0; Mem_Write = 0; Mem_Read = 1; end endmodule ä»£ç åœ°å€ # ä»£ç åœ°å€-1\nä»£ç åœ°å€-2\nä»£ç åœ°å€-3\n","date":"22 December 2020","permalink":"/blogs/hdu_computer_organization_and_architecture_experiment/fifth_experiment/","section":"Blog","summary":"å®éªŒå†…å®¹ # æŒæ¡çµæ´»è¿ç”¨ Verilog HDL è¿›è¡Œå„ç§æè¿°ä¸å»ºæ¨¡çš„æŠ€å·§å’Œæ–¹æ³• å­¦ä¹ åœ¨ ISE ä¸­è®¾è®¡ç”Ÿæˆ Memory IP æ ¸çš„æ–¹æ³• å­¦ä¹ å­˜å‚¨å™¨çš„ç»“æ„åŠè¯»å†™åŸç†ï¼ŒæŒæ¡å­˜å‚¨å™¨çš„è®¾è®¡æ–¹æ³• è§£å†³æ–¹æ³• # åˆ†æä¸€ä¸ª 256x8 ä½çš„ç‰©ç†å­˜å‚¨å™¨ï¼Œå…·æœ‰è¯» å†™åŠŸèƒ½ï¼ŒæŒ‰å­—èŠ‚ç¼–å€ï¼ŒæŒ‰å­—è®¿é—®ï¼Œ å³ 64x32 ä½ã€‚","title":"æ­ç”µè®¡ç®—æœºç»„æˆå®éªŒ å®éªŒ5-å­˜å‚¨å™¨è®¾è®¡å®éªŒ"},{"content":"å®éªŒå†…å®¹ # å­¦ä¹  MIPSæŒ‡ä»¤ç³»ç»Ÿï¼Œç†Ÿæ‚‰ MIPSæŒ‡ä»¤æ ¼å¼åŠå…¶æ±‡ç¼–æŒ‡ä»¤åŠ©è®°ç¬¦ï¼ŒæŒæ¡æœºå™¨ æŒ‡ä»¤ç¼–ç æ–¹æ³• å­¦ä¹  MIPSæ±‡ç¼–ç¨‹åºè®¾è®¡ï¼Œå­¦ä¼šä½¿ç”¨ MIPS æ±‡ç¼–å™¨å°†æ±‡ç¼–è¯­è¨€ç¨‹åºç¿»è¯‘æˆäºŒ è¿›åˆ¶æ–‡ä»¶ äº†è§£ä½¿ç”¨ MIPSæ•™å­¦ç³»ç»Ÿæ¨¡æ‹Ÿå™¨è¿è¡Œç¨‹åºçš„æ–¹æ³• è§£å†³æ–¹æ³• # ä¸‹è½½ PCSpim è½¯ä»¶ ç»™å¤§å®¶ä¸€ä¸ªä¸‹è½½çš„åœ°æ–¹ï¼Œåªè¦å…³æ³¨æˆ‘ï¼Œå°±å¯ä»¥ä¸‹è½½åˆ°PCSpimä¸‹è½½åœ°å€ æŒ‰ç…§ä¹¦ä¸Šçš„è¦æ±‚ï¼Œåœ¨æ–‡æœ¬ç¼–è¾‘å™¨ä¸­è¾“å…¥æ±‡ç¼–ç¨‹åºï¼Œç„¶åè£…å…¥PCSpim å·¦ä¾§å†…ä¸ºæŒ‡ä»¤åœ°å€ï¼Œä¸­é—´æ˜¯åå…­è¿›åˆ¶çš„æŒ‡ä»¤ç¼–ç ï¼Œå³ä¾§æ˜¯ç›¸åº”çš„æ ‡å‡†æ±‡ç¼–æŒ‡ ä»¤ï¼Œä¸»è¦æ³¨æ„çš„æ˜¯ç¬¬äºŒä¸ªç¨‹åºï¼Œå¿…é¡»åœ¨è£¸æœºæ‰§è¡Œæ–¹å¼ ä¹¦ä¸Šçš„æ±‡ç¼–å’Œç»“æœå±•ç¤ºï¼š test.asm\nmain:\tli $v0 , 5 syscall move $t0,$v0 li $v0,5 syscall\tmove $t1 , $v0 bgt $t0,$t1,t0_bigger move $t2,$t1 b endif t0_bigger : move $t2,$t0 endif :move $a0,$t2 li $v0,1 syscall jr $ra R_CPU_Test.asm\nmain:nor $1,$0,$0;\t#$1 = FFFF_FFFF\tsltu $2,$0,$1;\t#$2 = 0000_0001 if($2\u0026lt;$3) $1=1 else $1=0 add $3,$2,$2;\t#$3 = 0000_0002 add $4,$3,$2;\t#$4 = 0000_0003 add $5,$4,$3;\t#$5 = 0000_0005 add $6,$5,$3;\t#$6 = 0000_0007 sllv $7,$6,$2;\t#$7 = 0000_000E $1=$2\u0026lt;\u0026lt;$3 add $9,$5,$6;\t#$9 = 0000_000C sllv $8,$6,$9;\t#$8 = 0000_7000 xor $9,$1,$8;\t#$9 = FFFF_8FFF add $10,$9,$1;\t#$10 = FFFF_8FFE sub $11,$8,$7; #$11 = 0000_6FF2 sub $12,$7,$8;\t#$12 = FFFF_900E and $13,$9,$12; #$13 = FFFF_800E or $14,$9,$12;\t#$14 = FFFF_9FFF or $15,$6,$7;\t#$15 = 0000_000F nor $16,$6,$7;\t#$16 = FFFF_FFF0 add $17,$7,$3;\t#$17 = 0000_0010 sllv $18,$8,$17;\t#$18 = 7000_0000 sllv $19,$3,$17;\t#$19 = 0002_0000 sllv $20,$19,$7;\t#$20 = 8000_0000 add $21,$20,$1; #$21 = 7FFF_FFFF or $22,$18,$21\t#$22 = 7FFF_FFFF add $23,$20,$22;\t#$23 = FFFF_FFFF sub $24,$20,$22;\t#$24 = 0000_0001 sub $25,$22,$20;\t#$25 = FFFF_FFFF xor $26,$18,$1;\t#$26 = 8FFF_FFFF sltu $27,$22,$20;\t#$27 = 0000_0001 sltu $28,$26,$20;\t#$28 = 0000_0000 add $29,$22,$2;\t#$29 = 8000_0000 sub $30,$20,$2;\t#$30 = 7FFF_FFFF add $31,$11,$26;\t#$31 = 9000_6FF1 ç»“æœæœºå™¨ç å±•ç¤º\n00000827 0001102b 00421820 00622020 00832820 00a33020 00463804 00a64820 01264004 00284826 01215020 01075822 00e86022 012c6824 012c7025 00c77825 00c78027 00e38820 02289004 02239804 00f3a004 0281a820 0255b025 0296b820 0296c022 02d4c822 0241d026 02d4d82b 0354e02b 02c2e820 0282f022 017af820 ä»£ç åœ°å€ # ä»£ç åœ°å€\n","date":"22 December 2020","permalink":"/blogs/hdu_computer_organization_and_architecture_experiment/sixth_experiment/","section":"Blog","summary":"å®éªŒå†…å®¹ # å­¦ä¹  MIPSæŒ‡ä»¤ç³»ç»Ÿï¼Œç†Ÿæ‚‰ MIPSæŒ‡ä»¤æ ¼å¼åŠå…¶æ±‡ç¼–æŒ‡ä»¤åŠ©è®°ç¬¦ï¼ŒæŒæ¡æœºå™¨ æŒ‡ä»¤ç¼–ç æ–¹æ³• å­¦ä¹  MIPSæ±‡ç¼–ç¨‹åºè®¾è®¡ï¼Œå­¦ä¼šä½¿ç”¨ MIPS æ±‡ç¼–å™¨å°†æ±‡ç¼–è¯­è¨€ç¨‹åºç¿»è¯‘æˆäºŒ è¿›åˆ¶æ–‡ä»¶ äº†è§£ä½¿ç”¨ MIPSæ•™å­¦ç³»ç»Ÿæ¨¡æ‹Ÿå™¨è¿è¡Œç¨‹åºçš„æ–¹æ³• è§£å†³æ–¹æ³• # ä¸‹è½½ PCSpim è½¯ä»¶ ç»™å¤§å®¶ä¸€ä¸ªä¸‹è½½çš„åœ°æ–¹ï¼Œåªè¦å…³æ³¨æˆ‘ï¼Œå°±å¯ä»¥ä¸‹è½½åˆ°PCSpimä¸‹è½½åœ°å€ æŒ‰ç…§ä¹¦ä¸Šçš„è¦æ±‚ï¼Œåœ¨æ–‡æœ¬ç¼–è¾‘å™¨ä¸­è¾“å…¥æ±‡ç¼–ç¨‹åºï¼Œç„¶åè£…å…¥PCSpim å·¦ä¾§å†…ä¸ºæŒ‡ä»¤åœ°å€ï¼Œä¸­é—´æ˜¯åå…­è¿›åˆ¶çš„æŒ‡ä»¤ç¼–ç ï¼Œå³ä¾§æ˜¯ç›¸åº”çš„æ ‡å‡†æ±‡ç¼–æŒ‡ ä»¤ï¼Œä¸»è¦æ³¨æ„çš„æ˜¯ç¬¬äºŒä¸ªç¨‹åºï¼Œå¿…é¡»åœ¨è£¸æœºæ‰§è¡Œæ–¹å¼ ä¹¦ä¸Šçš„æ±‡ç¼–å’Œç»“æœå±•ç¤ºï¼š test.","title":"æ­ç”µè®¡ç®—æœºç»„æˆå®éªŒ å®éªŒ6-MIPSæ±‡ç¼–å™¨ä¸æ¨¡æ‹Ÿå™¨å®éªŒ"},{"content":"å®éªŒå†…å®¹ # å­¦ä¹ æŒ‡ä»¤å­˜å‚¨å™¨çš„è®¾è®¡ æŒæ¡CPUå–æŒ‡ä»¤æ“ä½œä¸æŒ‡ä»¤è¯‘ç çš„æ–¹æ³•å’Œè¿‡ç¨‹ è§£å†³æ–¹æ³• # æœ¬æ¬¡å®éªŒè®¾è®¡é‡‡ç”¨å“ˆä½›ç»“æ„è®¾è®¡å­˜å‚¨å™¨æ¨¡å—ï¼Œéœ€è¦è®¾è®¡ä¸€ä¸ªåªè¯»å­˜å‚¨å™¨ä½œä¸ºæŒ‡ä»¤å­˜å‚¨å™¨ï¼Œé‡‡ç”¨Memory IPæ ¸å®ç°ï¼ˆä¸ä¼šç”¨Memory IPæ ¸ï¼Œå¯ä»¥çœ‹æˆ‘è¿™ä¸ªåšæ–‡å­˜å‚¨å™¨å®éªŒ ç¨‹åºè®¡æ•°å™¨PCä¸PCè‡ªå¢åŠ æ³•å™¨ç»„åˆæˆä¸€ä¸ªæ¨¡å—ï¼Œç”±äºæŒ‡ä»¤å­˜å‚¨å™¨åªæœ‰64ä¸ª32ä½å•å…ƒï¼Œæ‰€ä»¥PCçš„32ä½æŒ‡ä»¤åœ°å€çš„é«˜24ä½å¯ç›´æ¥åœ¨è®¾è®¡ä¸­æ¸…é›¶ éœ€è¦æ³¨æ„åœ¨æŒ‡ä»¤å‘¨æœŸclkçš„ä¸Šå‡æ²¿æ‰§è¡Œå–æŒ‡ä»¤æ“ä½œï¼Œåœ¨clkä¸‹é™æ²¿æ›´æ–°PCå€¼ ä»£ç å±•ç¤º: é¡¶å±‚æ¨¡å—\nmodule Fetch_Inst_Code(clk,rst,LED,MUX,op_code,funct,rs_addr,rt_addr,rd_addr,shamt,Inst_code); input clk,rst; input [1:0]MUX; output [31:0]Inst_code; output reg[7:0]LED; reg [31:0]PC; wire [31:0]PC_new; output [5:0]op_code,funct; output [4:0]rs_addr,rt_addr,rd_addr,shamt; PC pc1(clk,rst,Inst_code); always@(*) begin case(MUX) 2\u0026#39;b00:LED = Inst_code[7:0]; 2\u0026#39;b01:LED = Inst_code[15:8]; 2\u0026#39;b10:LED = Inst_code[23:16]; 2\u0026#39;b11:LED = Inst_code[31:25]; endcase end assign op_code = Inst_code[31:26]; assign rs_addr = Inst_code[25:21]; assign rt_addr = Inst_code[20:16]; assign rd_addr = Inst_code[15:11]; assign shamt = Inst_code[10:6]; assign funct = Inst_code[5:0]; endmodule PC(å–æŒ‡ä»¤æ¨¡å—)\nmodule PC(clk,rst,Inst_code); input clk,rst; wire [31:0]PC_new; reg[31:0]PC; initial PC = 32\u0026#39;h0000_0000; output [31:0]Inst_code; assign PC_new = PC +4; Inst_Rom your_instance_name ( .clka(clk), // input clka .addra(PC[7:2]), // input [5 : 0] addra .douta(Inst_code) // output [31 : 0] douta ); always@(negedge clk or posedge rst) begin if(rst) begin PC \u0026lt;= 32\u0026#39;h0000_0000; end else begin PC \u0026lt;=PC_new; end end endmodule å‹æƒ…æç¤ºï¼šPCä¸€å®šè¦åˆå§‹åŒ–ï¼Œå¦åˆ™ç»“æœä¼šæœ‰æ‰€åå·®\næµ‹è¯•æ¨¡å—\nmodule test; // Inputs reg clk; reg rst; reg [1:0] MUX; // Outputs wire [7:0] LED; wire [5:0] op_code; wire [5:0] funct; wire [4:0] rs_addr; wire [4:0] rt_addr; wire [4:0] rd_addr; wire [4:0] shamt; wire [31:0] Inst_code; Fetch_Inst_Code uut ( .clk(clk), .rst(rst), .LED(LED), .MUX(MUX), .op_code(op_code), .funct(funct), .rs_addr(rs_addr), .rt_addr(rt_addr), .rd_addr(rd_addr), .shamt(shamt), .Inst_code(Inst_code) ); always #33 clk = ~clk; initial begin clk = 0; rst = 1; MUX = 0; #2; rst = 0; end endmodule MIPS32.coe\nmemory_initialization_radix=16; memory_initialization_vector=00000827 0001102b 00421820 00622020 00832820 00a33020 00463804 00a64820 01264004 00284826 01215020 01075822 00e86022 012c6824 012c7025 00c77825 00c78027 00e38820 02289004 02239804 00f3a004 0281a820 0255b025 0296b820 0296c022 02d4c822 0241d026 02d4d82b 0354e02b 02c2e820 0282f022 017af820; å‹æƒ…æç¤ºï¼šå¦‚æœrstä¸å…ˆå¼€å§‹æ‹‰é«˜ï¼Œå°±ä¼šå¯¼è‡´ç¬¬ä¸€æ¡æŒ‡ä»¤å–ä¸åˆ°ï¼Œæˆ‘ä¸€ä¸ªæœ‹å‹å°±å› ä¸ºè¿™ä¸ªå†™äº†ä¸€ä¸ªä¸‹åˆï¼Œé‡æ„äº†å¾ˆä¹…ï¼›æ ¹æ®æˆ‘ä¸ªäººåˆ†æï¼Œæ˜¯å› ä¸ºclkçš„ä¸Šå‡æ²¿çš„åˆ°æ¥ï¼Œä½†æ˜¯PCåœ°å€è¿˜æ²¡å‡†å¤‡å¥½ï¼Œå¯¼è‡´ç¬¬ä¸€æ¡æŒ‡ä»¤æ²¡æœ‰å–åˆ°\nè¯¢é—®äº†ç ”ç©¶ç”Ÿå­¦é•¿ï¼Œè¯å®è‡ªå·±çš„æƒ³æ³•\nä»£ç åœ°å€ # ä»£ç åœ°å€\n","date":"22 December 2020","permalink":"/blogs/hdu_computer_organization_and_architecture_experiment/seventh_experiment/","section":"Blog","summary":"å®éªŒå†…å®¹ # å­¦ä¹ æŒ‡ä»¤å­˜å‚¨å™¨çš„è®¾è®¡ æŒæ¡CPUå–æŒ‡ä»¤æ“ä½œä¸æŒ‡ä»¤è¯‘ç çš„æ–¹æ³•å’Œè¿‡ç¨‹ è§£å†³æ–¹æ³• # æœ¬æ¬¡å®éªŒè®¾è®¡é‡‡ç”¨å“ˆä½›ç»“æ„è®¾è®¡å­˜å‚¨å™¨æ¨¡å—ï¼Œéœ€è¦è®¾è®¡ä¸€ä¸ªåªè¯»å­˜å‚¨å™¨ä½œä¸ºæŒ‡ä»¤å­˜å‚¨å™¨ï¼Œé‡‡ç”¨Memory IPæ ¸å®ç°ï¼ˆä¸ä¼šç”¨Memory IPæ ¸ï¼Œå¯ä»¥çœ‹æˆ‘è¿™ä¸ªåšæ–‡å­˜å‚¨å™¨å®éªŒ ç¨‹åºè®¡æ•°å™¨PCä¸PCè‡ªå¢åŠ æ³•å™¨ç»„åˆæˆä¸€ä¸ªæ¨¡å—ï¼Œç”±äºæŒ‡ä»¤å­˜å‚¨å™¨åªæœ‰64ä¸ª32ä½å•å…ƒï¼Œæ‰€ä»¥PCçš„32ä½æŒ‡ä»¤åœ°å€çš„é«˜24ä½å¯ç›´æ¥åœ¨è®¾è®¡ä¸­æ¸…é›¶ éœ€è¦æ³¨æ„åœ¨æŒ‡ä»¤å‘¨æœŸclkçš„ä¸Šå‡æ²¿æ‰§è¡Œå–æŒ‡ä»¤æ“ä½œï¼Œåœ¨clkä¸‹é™æ²¿æ›´æ–°PCå€¼ ä»£ç å±•ç¤º: é¡¶å±‚æ¨¡å—","title":"æ­ç”µè®¡ç®—æœºç»„æˆå®éªŒ å®éªŒ7-å–æŒ‡ä»¤ä¸æŒ‡ä»¤è¯‘ç å®éªŒ"},{"content":"","date":"21 December 2020","permalink":"/tags/%E5%85%A8%E5%8A%A0%E5%99%A8/","section":"Tags","summary":"","title":"å…¨åŠ å™¨"},{"content":"","date":"21 December 2020","permalink":"/tags/%E5%A4%9A%E5%8A%9F%E8%83%BDalu/","section":"Tags","summary":"","title":"å¤šåŠŸèƒ½ALU"},{"content":"","date":"21 December 2020","permalink":"/tags/%E5%AF%84%E5%AD%98%E5%99%A8%E5%A0%86/","section":"Tags","summary":"","title":"å¯„å­˜å™¨å †"},{"content":"å®éªŒå†…å®¹ # å­¦ä¹ ISEå·¥å…·è½¯ä»¶çš„ä½¿ç”¨åŠä»¿çœŸæ–¹æ³• å­¦ä¹ FPGAç¨‹åºçš„ä¸‹è½½æ–¹å¼ ç†Ÿæ‚‰Nexys3å®éªŒæ¿ æŒæ¡è¿ç”¨Verilog HDL è¿›è¡Œç»“æ„æè¿°ä¸å»ºæ¨¡çš„æŠ€æœ¯å’Œæ–¹æ³• æŒæ¡äºŒè¿›åˆ¶å…¨åŠ å™¨çš„åŸç†ä¸è®¾è®¡ è§£å†³æ–¹æ³• # åˆ†æäºŒè¿›åˆ¶å…¨åŠ å™¨çš„è¾“å…¥è¾“å‡ºï¼Œç„¶åå¾—å‡ºä¸¤ä¸ªè¾“å‡ºç«¯å£çš„é—¨ç”µè·¯ã€‚ ä½¿ç”¨ISEå†…éƒ¨é—¨çº§ç”µè·¯è¿›è¡Œç»„åˆï¼Œæœ€åå®ç°å®éªŒæ‰€éœ€çš„æ•ˆæœ ä»£ç å±•ç¤ºï¼š é¡¶å±‚æ¨¡å—ï¼š\nmodule First_Experiment_Add(A,B,Ci,F,C); input A,B,Ci; output F,C; xor\tXU1(F,A,B,Ci), XU2(Q,A,B); and\tAN1(W,Q,Ci), AN2(E,A,B); or\tOR1(C,W,E); endmodule æµ‹è¯•æ¨¡å—ï¼š\nmodule test; // Inputs reg A; reg B; reg Ci; // Outputs wire F; wire C; First_Experiment_Add uut ( .A(A), .B(B), .Ci(Ci), .F(F), .C(C) ); initial begin A = 0; B = 0; Ci = 0; #100; A = 1; B = 0; Ci = 0; #100; A = 1; B = 1; Ci = 0; #100; A = 1; B = 1; Ci = 1; end endmodule ä»£ç åœ°å€ # ä»£ç åœ°å€\n","date":"21 December 2020","permalink":"/blogs/hdu_computer_organization_and_architecture_experiment/first_experiment/","section":"Blog","summary":"å®éªŒå†…å®¹ # å­¦ä¹ ISEå·¥å…·è½¯ä»¶çš„ä½¿ç”¨åŠä»¿çœŸæ–¹æ³• å­¦ä¹ FPGAç¨‹åºçš„ä¸‹è½½æ–¹å¼ ç†Ÿæ‚‰Nexys3å®éªŒæ¿ æŒæ¡è¿ç”¨Verilog HDL è¿›è¡Œç»“æ„æè¿°ä¸å»ºæ¨¡çš„æŠ€æœ¯å’Œæ–¹æ³• æŒæ¡äºŒè¿›åˆ¶å…¨åŠ å™¨çš„åŸç†ä¸è®¾è®¡ è§£å†³æ–¹æ³• # åˆ†æäºŒè¿›åˆ¶å…¨åŠ å™¨çš„è¾“å…¥è¾“å‡ºï¼Œç„¶åå¾—å‡ºä¸¤ä¸ªè¾“å‡ºç«¯å£çš„é—¨ç”µè·¯ã€‚ ä½¿ç”¨ISEå†…éƒ¨é—¨çº§ç”µè·¯è¿›è¡Œç»„åˆï¼Œæœ€åå®ç°å®éªŒæ‰€éœ€çš„æ•ˆæœ ä»£ç å±•ç¤ºï¼š é¡¶å±‚æ¨¡å—ï¼š","title":"æ­ç”µè®¡ç®—æœºç»„æˆå®éªŒ å®éªŒ1-å…¨åŠ å™¨è®¾è®¡å®éªŒ"},{"content":"å®éªŒå†…å®¹ # æŒæ¡è¿ç”¨Verilog HDLè¿›è¡Œæ•°æ®æµæè¿°ä¸å»ºæ¨¡çš„æŠ€å·§å’Œæ–¹æ³•ï¼ŒæŒæ¡æ¨¡å—è°ƒç”¨ä¸å®ä¾‹å¼•ç”¨çš„æ–¹æ³• æŒæ¡è¶…å‰è¿›ä½åŠ æ³•å™¨çš„åŸç†ä¸è®¾è®¡æ–¹æ³• è§£å†³æ–¹æ³• # åˆ†æ4ä½çš„äºŒè¿›åˆ¶å…¨åŠ å™¨çš„è¾“å…¥è¾“å‡ºï¼Œå†…éƒ¨ä¸ºè¶…å‰è¿›ä½é€»è¾‘ é¦–å…ˆï¼Œè¦çŸ¥é“è¶…å‰è¿›ä½é€»è¾‘ä¸è¡Œæ³¢è¿›ä½åŠ æ³•å™¨çš„åŒºåˆ« è¡Œæ³¢è¿›ä½åŠ æ³•å™¨éœ€è¦åƒé“¾å­ä¸€æ ·ï¼Œç­‰ç¬¬ä¸€ä½ç®—å®Œï¼Œå†ç®—ç¬¬äºŒä½ï¼Œè€Œè¶…å‰è¿›ä½åŠ æ³•å™¨æ˜¯å››ä½åŒæ—¶ï¼Œç¬¬äºŒä½åŒ…æ‹¬äº†ç¬¬ä¸€ä½çš„è®¡ç®—éƒ¨åˆ†ï¼Œä»è€Œè¾¾åˆ°æ¶ˆé™¤ä¾èµ–çš„å…³ç³» ä»£ç å±•ç¤ºï¼š é¡¶å±‚æ¨¡å—\nmodule second_experiment_first(A,B,F,C4,C0); input [3:0]A,B; input C0; output [3:0]F; output C4; assign G0 = A[0] \u0026amp; B[0]; assign P0 = A[0] | B[0]; assign G1 = A[1] \u0026amp; B[1]; assign P1 = A[1] | B[1]; assign G2 = A[2] \u0026amp; B[2]; assign P2 = A[2] | B[2]; assign G3 = A[3] \u0026amp; B[3]; assign P3 = A[3] | B[3]; assign C1 = G0 | P0\u0026amp;C0; assign C2 = G1 | P1\u0026amp;G0 | P0\u0026amp;P1\u0026amp;C0; assign C3 = G2 | P2\u0026amp;G1 | P2\u0026amp;P1\u0026amp;G0 | P2\u0026amp;P1\u0026amp;P0\u0026amp;C0; assign C4 = G3 | P3\u0026amp;G2 | P3\u0026amp;P2\u0026amp;G1 | P3\u0026amp;P2\u0026amp;P1\u0026amp;G0 | P3\u0026amp;P2\u0026amp;P1\u0026amp;P0\u0026amp;C0; assign F[0] = A[0]^B[0]^C0; assign F[1] = A[1]^B[1]^C1; assign F[2] = A[2]^B[2]^C2; assign F[3] = A[3]^B[3]^C3; endmodule æµ‹è¯•æ¨¡å—\nmodule second_experiment_test; // Inputs reg [3:0] A; reg [3:0] B; reg C0; // Outputs wire [3:0] F; wire C4; second_experiment_first uut ( .A(A), .B(B), .F(F), .C4(C4), .C0(C0) ); initial begin A = 4\u0026#39;b1000; B = 4\u0026#39;b1000; C0 = 1; #100; A = 4\u0026#39;b1001; B = 4\u0026#39;b1001; C0 = 1; #100; A = 4\u0026#39;b1011; B = 4\u0026#39;b1011; C0 = 1; end endmodule ç‰¹åˆ«æ³¨æ„ # é¢˜ä¸»åœ¨ç½‘ä¸Šçœ‹åˆ°ä¸€ä»½æŠ¥å‘Šä¸­çš„ä»£ç å¹¶ä¸æ˜¯æŠŠæ‰€æœ‰çš„è¿ç®—æ‹¿è¿‡æ¥çš„ï¼Œè€Œæ˜¯æŠŠC1èµ‹ç»™C2è¿™æ ·åšçš„ï¼Œassignè¿™ç§ç»„åˆé€»è¾‘ç”µè·¯ï¼Œæ˜¯å¹¶è¡Œæ‰§è¡Œï¼Œè¿™æ ·çš„æ–¹æ³•ä¸ä¸€å®šå¯è¡Œ\nä»£ç åœ°å€ # ä»£ç åœ°å€\n","date":"21 December 2020","permalink":"/blogs/hdu_computer_organization_and_architecture_experiment/second_experiment/","section":"Blog","summary":"å®éªŒå†…å®¹ # æŒæ¡è¿ç”¨Verilog HDLè¿›è¡Œæ•°æ®æµæè¿°ä¸å»ºæ¨¡çš„æŠ€å·§å’Œæ–¹æ³•ï¼ŒæŒæ¡æ¨¡å—è°ƒç”¨ä¸å®ä¾‹å¼•ç”¨çš„æ–¹æ³• æŒæ¡è¶…å‰è¿›ä½åŠ æ³•å™¨çš„åŸç†ä¸è®¾è®¡æ–¹æ³• è§£å†³æ–¹æ³• # åˆ†æ4ä½çš„äºŒè¿›åˆ¶å…¨åŠ å™¨çš„è¾“å…¥è¾“å‡ºï¼Œå†…éƒ¨ä¸ºè¶…å‰è¿›ä½é€»è¾‘ é¦–å…ˆï¼Œè¦çŸ¥é“è¶…å‰è¿›ä½é€»è¾‘ä¸è¡Œæ³¢è¿›ä½åŠ æ³•å™¨çš„åŒºåˆ« è¡Œæ³¢è¿›ä½åŠ æ³•å™¨éœ€è¦åƒé“¾å­ä¸€æ ·ï¼Œç­‰ç¬¬ä¸€ä½ç®—å®Œï¼Œå†ç®—ç¬¬äºŒä½ï¼Œè€Œè¶…å‰è¿›ä½åŠ æ³•å™¨æ˜¯å››ä½åŒæ—¶ï¼Œç¬¬äºŒä½åŒ…æ‹¬äº†ç¬¬ä¸€ä½çš„è®¡ç®—éƒ¨åˆ†ï¼Œä»è€Œè¾¾åˆ°æ¶ˆé™¤ä¾èµ–çš„å…³ç³» ä»£ç å±•ç¤ºï¼š é¡¶å±‚æ¨¡å—","title":"æ­ç”µè®¡ç®—æœºç»„æˆå®éªŒ å®éªŒ2-è¶…å‰è¿›ä½åŠ æ³•å™¨è®¾è®¡å®éªŒ"},{"content":"å®éªŒå†…å®¹ # å­¦ä¹ å¤šåŠŸèƒ½ALUçš„å·¥ä½œåŸç†ï¼ŒæŒæ¡è¿ç®—å™¨çš„è®¾è®¡æ–¹æ³• æŒæ¡è¿ç”¨Verilog HDL è¿›è¡Œè¡Œä¸ºæè¿°ä¸å»ºæ¨¡çš„æŠ€å·§å’Œæ–¹æ³• è§£å†³æ–¹æ³• # åˆ†æä¸€ä¸ªå…·æœ‰8ç§è¿ç®—åŠŸèƒ½çš„32ä½ALUï¼Œå¹¶èƒ½å¤Ÿäº§ç”Ÿè¿ç®—ç»“æœçš„æ ‡å¿—ï¼šç»“æœä½é›¶æ ‡å¿—ï¼ˆZFï¼‰å’Œæº¢å‡ºæ ‡å¿—ï¼ˆOFï¼‰ é¦–å…ˆï¼Œåˆ†æå‡ºZFåªä¼šåœ¨åŠ å‡è¿ç®—ä¸­å‡ºç°æº¢å‡ºæƒ…å†µï¼Œç„¶ååˆ†æå‡ºALU 8ç§è®¡ç®—å¦‚ä½•è¡¨è¾¾ï¼Œå¦‚æœä½¿ç”¨â€œ-â€ï¼Œå°±ä¸ç”¨è€ƒè™‘å¦‚ä½•å‡æ³• ä»£ç å±•ç¤ºï¼š é¡¶å±‚æ¨¡å—ï¼š\nmodule ALU(AB_SW,ALU_OP,F_LED_SW,LED); input[2:0]AB_SW,ALU_OP,F_LED_SW; output[7:0]LED; wire [31:0]A,B,F; wire ZF,OF; Third_experiment_second T2(AB_SW,A,B); Third_experiment_first T1(OF,ZF,ALU_OP,A,B,F); Third_experiment_third T3(F_LED_SW,LED,F,ZF,OF); endmodule Third_experiment_secondæ¨¡å—ï¼ˆä½œä¸ºæ•°æ®è¾“å…¥ï¼‰\nmodule Third_experiment_second(AB_SW,A,B); input[2:0]AB_SW; output reg[31:0]A,B; always @(*) begin case(AB_SW) 3\u0026#39;b000:begin A=32\u0026#39;h0000_0000;B=32\u0026#39;h0000_0000;end 3\u0026#39;b001:begin A=32\u0026#39;h0000_0003;B=32\u0026#39;h0000_0607;end 3\u0026#39;b010:begin A=32\u0026#39;h8000_0000;B=32\u0026#39;h8000_0000;end 3\u0026#39;b011:begin A=32\u0026#39;h7FFF_FFFF;B=32\u0026#39;h7FFF_FFFF;end 3\u0026#39;b100:begin A=32\u0026#39;hFFFF_FFFF;B=32\u0026#39;hFFFF_FFFF;end 3\u0026#39;b101:begin A=32\u0026#39;h8000_0000;B=32\u0026#39;hFFFF_FFFF;end 3\u0026#39;b110:begin A=32\u0026#39;hFFFF_FFFF;B=32\u0026#39;h8000_0000;end 3\u0026#39;b111:begin A=32\u0026#39;h1234_5678;B=32\u0026#39;h3333_2222;end default:begin A=32\u0026#39;h9ABC_DEF0;B=32\u0026#39;h1111_2222;end endcase end endmodule Third_experiment_firstæ¨¡å—ï¼ˆè¿ç®—ï¼‰\nmodule Third_experiment_first(OF,ZF,ALU_OP,A,B,F); input [2:0]ALU_OP; input [31:0]A,B; output reg[31:0]F; reg C32; output reg OF=0; output reg ZF=0; always @(ALU_OP or A or B) begin case(ALU_OP) 3\u0026#39;b000:F\u0026lt;=A\u0026amp;B; 3\u0026#39;b001:F\u0026lt;=A|B; 3\u0026#39;b010:F\u0026lt;=A^B; 3\u0026#39;b011:F\u0026lt;=A~^B; 3\u0026#39;b100:{C32,F}\u0026lt;=A+B; 3\u0026#39;b101:{C32,F}\u0026lt;=A-B; 3\u0026#39;b110:begin if(A\u0026lt;B) F\u0026lt;=32\u0026#39;h0000_0001;else F\u0026lt;=32\u0026#39;h0000_0000;end 3\u0026#39;b111:begin F\u0026lt;=B\u0026lt;\u0026lt;A;end endcase if(F==32\u0026#39;h0000_0000)\tZF\u0026lt;=1; else ZF\u0026lt;=0; OF=C32^F[31]^A[31]^B[31];\tend endmodule Third_experiment_thirdæ¨¡å—ï¼ˆä½œä¸ºLEDæ˜¾ç¤ºï¼‰\nmodule Third_experiment_third(F_LED_SW,LED,F,ZF,OF); input[31:0]F; input ZF,OF; input[2:0] F_LED_SW; output reg[7:0] LED; always@(*) begin case(F_LED_SW) 3\u0026#39;b000:LED=F[7:0]; 3\u0026#39;b001:LED=F[15:8]; 3\u0026#39;b010:LED=F[23:16]; 3\u0026#39;b011:LED=F[31:24]; default:begin LED[7]=ZF;LED[0]=OF;LED[6:1]=6\u0026#39;b0;end endcase end endmodule æµ‹è¯•æ¨¡å—\nmodule ALU_TEST; // Inputs reg [2:0] AB_SW; reg [2:0] ALU_OP; reg [2:0] F_LED_SW; // Outputs wire [7:0] LED; ALU uut ( .AB_SW(AB_SW), .ALU_OP(ALU_OP), .F_LED_SW(F_LED_SW), .LED(LED) ); initial begin AB_SW = 3\u0026#39;b001; ALU_OP = 3\u0026#39;b000; F_LED_SW = 3\u0026#39;b000; #100; AB_SW = 3\u0026#39;b001; ALU_OP = 3\u0026#39;b001; F_LED_SW = 3\u0026#39;b000; #100; AB_SW = 3\u0026#39;b001; ALU_OP = 3\u0026#39;b010; F_LED_SW = 3\u0026#39;b000; end endmodule ç‰¹åˆ«æ³¨æ„ # å½“æ—¶åœ¨åšå®éªŒçš„æ—¶å€™ï¼Œæœ‰çš„æœ‹å‹é—®æˆ‘begin\u0026hellip;endæ˜¯å¹²ä»€ä¹ˆç”¨ï¼Œå…¶å®å°±æ˜¯ç›¸å½“äºCè¯­è¨€ä¸­çš„å¤§æ‹¬å·\nä»£ç åœ°å€ # ä»£ç åœ°å€\n","date":"21 December 2020","permalink":"/blogs/hdu_computer_organization_and_architecture_experiment/third_experiment/","section":"Blog","summary":"å®éªŒå†…å®¹ # å­¦ä¹ å¤šåŠŸèƒ½ALUçš„å·¥ä½œåŸç†ï¼ŒæŒæ¡è¿ç®—å™¨çš„è®¾è®¡æ–¹æ³• æŒæ¡è¿ç”¨Verilog HDL è¿›è¡Œè¡Œä¸ºæè¿°ä¸å»ºæ¨¡çš„æŠ€å·§å’Œæ–¹æ³• è§£å†³æ–¹æ³• # åˆ†æä¸€ä¸ªå…·æœ‰8ç§è¿ç®—åŠŸèƒ½çš„32ä½ALUï¼Œå¹¶èƒ½å¤Ÿäº§ç”Ÿè¿ç®—ç»“æœçš„æ ‡å¿—ï¼šç»“æœä½é›¶æ ‡å¿—ï¼ˆZFï¼‰å’Œæº¢å‡ºæ ‡å¿—ï¼ˆOFï¼‰ é¦–å…ˆï¼Œåˆ†æå‡ºZFåªä¼šåœ¨åŠ å‡è¿ç®—ä¸­å‡ºç°æº¢å‡ºæƒ…å†µï¼Œç„¶ååˆ†æå‡ºALU 8ç§è®¡ç®—å¦‚ä½•è¡¨è¾¾ï¼Œå¦‚æœä½¿ç”¨â€œ-â€ï¼Œå°±ä¸ç”¨è€ƒè™‘å¦‚ä½•å‡æ³• ä»£ç å±•ç¤ºï¼š é¡¶å±‚æ¨¡å—ï¼š","title":"æ­ç”µè®¡ç®—æœºç»„æˆå®éªŒ å®éªŒ3-å¤šåŠŸèƒ½ALUè®¾è®¡å®éªŒ"},{"content":"å®éªŒå†…å®¹ # å­¦ä¹ ä½¿ç”¨Verilog HDL è¿›è¡Œæ—¶åºç”µè·¯çš„è®¾è®¡æ–¹æ³• æŒæ¡çµæ´»è¿ç”¨Verilog HDLè¿›è¡Œå„ç§æè¿°ä¸å»ºæ¨¡çš„æŠ€å·§å’Œæ–¹æ³• å­¦ä¹ å¯„å­˜å™¨å †çš„æ•°æ®ä¼ é€ä¸è¯»/å†™å·¥ä½œåŸç†ï¼ŒæŒæ¡å¯„å­˜å™¨å †çš„è®¾è®¡æ–¹æ³• è§£å†³æ–¹æ³• # åˆ†æä¸€ä¸ª32x32ä½çš„å¯„å­˜å™¨å †ï¼Œå³å«æœ‰32ä¸ªå¯„å­˜å™¨ï¼Œæ¯ä¸ªå¯„å­˜å™¨32ä½ã€‚è¯¥å¯„å­˜å™¨å †æœ‰2ä¸ªè¯»ç«¯å£ã€1ä¸ªå†™ç«¯å£ï¼Œå³èƒ½å¤ŸåŒæ—¶è¯»å‡º2ä¸ªå¯„å­˜å™¨çš„å€¼ï¼Œå†™å…¥1ä¸ªå¯„å­˜å™¨ é¦–å…ˆï¼Œåˆ†æå‡ºä¸¤ä¸ªç«¯å£è¯»å…¥æ˜¯5ä½çš„åœ°å€ï¼Œè¯»å‡ºçš„æ•°æ®æ˜¯32ä½çš„ä¸¤ä¸ªï¼Œè¯¥å¯„å­˜å™¨å †åªæœ‰ä¸€ä¸ªå†™ç«¯å£ï¼Œè¿˜è¦é…åˆæ§åˆ¶ä¿¡å·Write_Regï¼Œä¸”å†™æ“ä½œæ˜¯è¾¹æ²¿è§¦å‘çš„ï¼Œæ‰€æœ‰å†™å…¥æ“ä½œçš„è¾“å…¥ä¿¡å·å¿…é¡»åœ¨æ—¶é’Ÿè¾¹æ²¿æ¥ä¸´æ—¶å·²ç»æœ‰æ•ˆ å¯„å­˜å™¨å †çš„è¯»æ“ä½œå’Œå†™æ“ä½œçš„åœ°å€è¯‘ç ï¼Œåªéœ€å¼•ç”¨å¯„å­˜å™¨åœ°å€ä½œä¸ºæ•°ç»„çš„ä¸‹æ ‡å³å¯ï¼›è¯»åªéœ€è¦ç»„åˆé€»è¾‘ï¼Œç»™å‡ºå¯„å­˜å™¨åœ°å€ï¼Œè¯»å‡ºæ•°æ® ä»£ç å±•ç¤ºï¼š é¡¶å±‚æ¨¡å—ï¼ˆéœ€è¦æ•°æ®è¾“å…¥åœ¨æ¿å­ä¸Šæ“ä½œï¼‰ï¼š\nmodule RegisterFile(Addr,Write_Reg,Opt,Clk,Reset,A_B,LED); input [1:0]Opt; input [4:0]Addr; input Write_Reg,Clk,Reset,A_B; output reg [7:0]LED; wire [31:0]R_Data_A,R_Data_B; reg [4:0]R_Addr_A,R_Addr_B; reg [31:0]W_Data; initial LED \u0026lt;= 0; Fourth_experiment_first F1(R_Addr_A,R_Addr_B,Write_Reg,R_Data_A,R_Data_B,Reset,Clk,Addr,W_Data); always@(Addr or Write_Reg or Opt or A_B or R_Data_A or R_Data_B) begin if(Write_Reg) begin case(Opt) 2\u0026#39;b00: begin W_Data=32\u0026#39;h000f_000f; end 2\u0026#39;b01: begin W_Data=32\u0026#39;h0f0f_0f00; end 2\u0026#39;b10: begin W_Data=32\u0026#39;hf0f0_f0f0; end 2\u0026#39;b11: begin W_Data=32\u0026#39;hffff_ffff; end endcase end else if(A_B) begin R_Addr_A=Addr; case(Opt) 2\u0026#39;b00: LED=R_Data_A[7:0]; 2\u0026#39;b01: LED=R_Data_A[15:8]; 2\u0026#39;b10: LED=R_Data_A[23:16]; 2\u0026#39;b11: LED=R_Data_A[31:24]; endcase end else begin R_Addr_B=Addr; case(Opt) 2\u0026#39;b00: LED=R_Data_B[7:0]; 2\u0026#39;b01: LED=R_Data_B[15:8]; 2\u0026#39;b10: LED=R_Data_B[23:16]; 2\u0026#39;b11: LED=R_Data_B[31:24]; endcase end end endmodule å¯„å­˜å™¨å †å®ç°çš„Fourth_experiment_firstæ¨¡å—\nmodule Fourth_experiment_first(R_Addr_A,R_Addr_B,Write_Reg,R_Data_A,R_Data_B,Reset,Clk,W_Addr,W_Data); input [4:0]R_Addr_A,R_Addr_B,W_Addr; input Write_Reg,Reset,Clk; input[31:0] W_Data; output [31:0] R_Data_A,R_Data_B; reg [31:0] REG_Files[0:31]; integer i=0; always @ (posedge Clk or posedge Reset) begin if(Reset) begin for(i=0;i\u0026lt;=31;i=i+1) REG_Files[i]\u0026lt;=0; end else begin if(Write_Reg) REG_Files[W_Addr]\u0026lt;=W_Data; end end assign R_Data_A = REG_Files[R_Addr_A]; assign R_Data_B = REG_Files[R_Addr_B]; endmodule æµ‹è¯•æ¨¡å—\nmodule Fourth_experiment_test; // Inputs reg [4:0] Addr; reg Write_Reg; reg [1:0] Opt; reg Clk; reg Reset; reg A_B; // Outputs wire [7:0] LED; RegisterFile uut ( .Addr(Addr), .Write_Reg(Write_Reg), .Opt(Opt), .Clk(Clk), .Reset(Reset), .A_B(A_B), .LED(LED) ); always #20 Clk = ~Clk; initial begin Addr = 5\u0026#39;b00001; Write_Reg = 1; Opt = 0; Clk = 1; Reset = 0; A_B = 0; #100; Addr = 5\u0026#39;b00001; Write_Reg = 0; Opt = 0; A_B = 0; end endmodule ä»£ç åœ°å€ # ä»£ç åœ°å€\n","date":"21 December 2020","permalink":"/blogs/hdu_computer_organization_and_architecture_experiment/fourth_experiment/","section":"Blog","summary":"å®éªŒå†…å®¹ # å­¦ä¹ ä½¿ç”¨Verilog HDL è¿›è¡Œæ—¶åºç”µè·¯çš„è®¾è®¡æ–¹æ³• æŒæ¡çµæ´»è¿ç”¨Verilog HDLè¿›è¡Œå„ç§æè¿°ä¸å»ºæ¨¡çš„æŠ€å·§å’Œæ–¹æ³• å­¦ä¹ å¯„å­˜å™¨å †çš„æ•°æ®ä¼ é€ä¸è¯»/å†™å·¥ä½œåŸç†ï¼ŒæŒæ¡å¯„å­˜å™¨å †çš„è®¾è®¡æ–¹æ³• è§£å†³æ–¹æ³• # åˆ†æä¸€ä¸ª32x32ä½çš„å¯„å­˜å™¨å †ï¼Œå³å«æœ‰32ä¸ªå¯„å­˜å™¨ï¼Œæ¯ä¸ªå¯„å­˜å™¨32ä½ã€‚è¯¥å¯„å­˜å™¨å †æœ‰2ä¸ªè¯»ç«¯å£ã€1ä¸ªå†™ç«¯å£ï¼Œå³èƒ½å¤ŸåŒæ—¶è¯»å‡º2ä¸ªå¯„å­˜å™¨çš„å€¼ï¼Œå†™å…¥1ä¸ªå¯„å­˜å™¨ é¦–å…ˆï¼Œåˆ†æå‡ºä¸¤ä¸ªç«¯å£è¯»å…¥æ˜¯5ä½çš„åœ°å€ï¼Œè¯»å‡ºçš„æ•°æ®æ˜¯32ä½çš„ä¸¤ä¸ªï¼Œè¯¥å¯„å­˜å™¨å †åªæœ‰ä¸€ä¸ªå†™ç«¯å£ï¼Œè¿˜è¦é…åˆæ§åˆ¶ä¿¡å·Write_Regï¼Œä¸”å†™æ“ä½œæ˜¯è¾¹æ²¿è§¦å‘çš„ï¼Œæ‰€æœ‰å†™å…¥æ“ä½œçš„è¾“å…¥ä¿¡å·å¿…é¡»åœ¨æ—¶é’Ÿè¾¹æ²¿æ¥ä¸´æ—¶å·²ç»æœ‰æ•ˆ å¯„å­˜å™¨å †çš„è¯»æ“ä½œå’Œå†™æ“ä½œçš„åœ°å€è¯‘ç ï¼Œåªéœ€å¼•ç”¨å¯„å­˜å™¨åœ°å€ä½œä¸ºæ•°ç»„çš„ä¸‹æ ‡å³å¯ï¼›è¯»åªéœ€è¦ç»„åˆé€»è¾‘ï¼Œç»™å‡ºå¯„å­˜å™¨åœ°å€ï¼Œè¯»å‡ºæ•°æ® ä»£ç å±•ç¤ºï¼š é¡¶å±‚æ¨¡å—ï¼ˆéœ€è¦æ•°æ®è¾“å…¥åœ¨æ¿å­ä¸Šæ“ä½œï¼‰ï¼š","title":"æ­ç”µè®¡ç®—æœºç»„æˆå®éªŒ å®éªŒ4-å¯„å­˜å™¨å †è®¾è®¡å®éªŒ"},{"content":"","date":"21 December 2020","permalink":"/tags/%E8%B6%85%E5%89%8D%E8%BF%9B%E4%BD%8D%E5%8A%A0%E6%B3%95%E5%99%A8/","section":"Tags","summary":"","title":"è¶…å‰è¿›ä½åŠ æ³•å™¨"},{"content":"","date":"1 January 0001","permalink":"/categories/","section":"Categories","summary":"","title":"Categories"},{"content":" 2022å¹´ä»æ­å·ä¸çŸ¥åé™¢æ ¡æœ¬ç§‘æ¯•ä¸š æœ¬ç§‘å‰ä¸¤å¹´ä¸€ç›´ç ”ç©¶åµŒå…¥å¼ï¼Œå‚åŠ è¿‡æ™ºèƒ½è½¦ç«èµ›ã€ç”µå­è®¾è®¡ç«èµ›ï¼Œè·å¾—äº†ä¸€äº›å¥–é¡¹ åé¢éšç€å¤§æµï¼Œæ¥è§¦Javaï¼Œé‚£æ—¶å€™ä¸çŸ¥é“è‡ªå·±è¦åšä»€ä¹ˆæ ·çš„å·¥ä½œï¼Œè¦æˆä¸ºä»€ä¹ˆæ ·çš„äºº æœºç¼˜å·§åˆå…¥èŒåï¼Œå°†è‡ªå·±çš„æŠ€æœ¯æ ˆè½¬æ¢åˆ°Golang è™½ç„¶ç°åœ¨æˆ‘çš„ä¾ç„¶ä¸çŸ¥é“è‡ªå·±æƒ³è¦åšä»€ä¹ˆæ ·çš„å·¥ä½œï¼Œæƒ³è¦æˆä¸ºä»€ä¹ˆæ ·çš„äººï¼Œä½†æˆ‘ä¸€ç›´åœ¨å¯»æ‰¾è‡ªå·±çœŸæ­£æ„Ÿå…´è¶£çš„æ–¹å‘ å°æ—¶å€™äººäººéƒ½æƒ³æˆä¸ºç§‘å­¦å®¶ï¼Œå³ä½¿ç°åœ¨æˆ‘ä¹Ÿä¾ç„¶æƒ³æˆä¸ºè®¡ç®—æœºç§‘å­¦å®¶ï¼Œä½†æˆ‘ä¸çŸ¥é“è‡ªå·±æ˜¯ä¸æ˜¯çœŸçš„é€‚åˆèµ°å­¦æœ¯çš„é“è·¯ï¼Œä½†ä¸€ç›´åœ¨è·¯ä¸Šï¼Œæˆ–è®¸å“ªä¸€å¤©æ—¶æœºæˆç†Ÿï¼Œæˆ‘ä¼šè¾å»å·¥ä½œï¼Œä¹‰æ— åé¡¾æŠ•å…¥æˆ‘çœŸæ­£æ‰€æ„Ÿå…´è¶£çš„æ–¹å‘ Contact # GitHub Email ","date":"1 January 0001","permalink":"/about/","section":"Welcome to XdpCsâ€™s blog!","summary":" 2022å¹´ä»æ­å·ä¸çŸ¥åé™¢æ ¡æœ¬ç§‘æ¯•ä¸š æœ¬ç§‘å‰ä¸¤å¹´ä¸€ç›´ç ”ç©¶åµŒå…¥å¼ï¼Œå‚åŠ è¿‡æ™ºèƒ½è½¦ç«èµ›ã€ç”µå­è®¾è®¡ç«èµ›ï¼Œè·å¾—äº†ä¸€äº›å¥–é¡¹ åé¢éšç€å¤§æµï¼Œæ¥è§¦Javaï¼Œé‚£æ—¶å€™ä¸çŸ¥é“è‡ªå·±è¦åšä»€ä¹ˆæ ·çš„å·¥ä½œï¼Œè¦æˆä¸ºä»€ä¹ˆæ ·çš„äºº æœºç¼˜å·§åˆå…¥èŒåï¼Œå°†è‡ªå·±çš„æŠ€æœ¯æ ˆè½¬æ¢åˆ°Golang è™½ç„¶ç°åœ¨æˆ‘çš„ä¾ç„¶ä¸çŸ¥é“è‡ªå·±æƒ³è¦åšä»€ä¹ˆæ ·çš„å·¥ä½œï¼Œæƒ³è¦æˆä¸ºä»€ä¹ˆæ ·çš„äººï¼Œä½†æˆ‘ä¸€ç›´åœ¨å¯»æ‰¾è‡ªå·±çœŸæ­£æ„Ÿå…´è¶£çš„æ–¹å‘ å°æ—¶å€™äººäººéƒ½æƒ³æˆä¸ºç§‘å­¦å®¶ï¼Œå³ä½¿ç°åœ¨æˆ‘ä¹Ÿä¾ç„¶æƒ³æˆä¸ºè®¡ç®—æœºç§‘å­¦å®¶ï¼Œä½†æˆ‘ä¸çŸ¥é“è‡ªå·±æ˜¯ä¸æ˜¯çœŸçš„é€‚åˆèµ°å­¦æœ¯çš„é“è·¯ï¼Œä½†ä¸€ç›´åœ¨è·¯ä¸Šï¼Œæˆ–è®¸å“ªä¸€å¤©æ—¶æœºæˆç†Ÿï¼Œæˆ‘ä¼šè¾å»å·¥ä½œï¼Œä¹‰æ— åé¡¾æŠ•å…¥æˆ‘çœŸæ­£æ‰€æ„Ÿå…´è¶£çš„æ–¹å‘ Contact # GitHub Email ","title":"å…³äºæˆ‘"}]