INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/lab_f/lab_f.srcs/sources_1/imports/Provided code/d_type_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/lab_f/lab_f.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/lab_f/lab_f.srcs/sim_1/new/dff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_tb
