#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Wed Nov 13 12:12:35 2019
# Process ID: 28682
# Current directory: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project
# Command line: vivado
# Log file: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/vivado.log
# Journal file: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/user/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/local/xilinx-local/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_project /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b/project_5b.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/mainuser/.Xilinx/Vivado/2019.1/xhub/board_store'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/local/xilinx-local/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* Project containing IP 'ila_0' is read-only.
WARNING: [Project 1-231] Project 'project_5b.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
update_compile_order -fileset sources_1
current_project final_project
current_project project_5b
current_project final_project
close [ open /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/display_8hex.sv w ]
add_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/display_8hex.sv
update_compile_order -fileset sources_1
current_project project_5b
current_project final_project
import_files -norecurse /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/clk_wiz_lab3.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v] -no_script -reset -force -quiet
remove_files  /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v
file delete -force /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v
close [ open /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv w ]
add_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project project_5b
current_project final_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 12:31:43 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 12:31:43 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 7590.680 ; gain = 0.000 ; free physical = 1703 ; free virtual = 11841
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 12:33:24 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 12:33:24 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.CLK_OUT1_PORT {clock_out} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
[Wed Nov 13 12:36:37 2019] Launched clk_wiz_0_synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project project_5b
current_project final_project
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 8096.203 ; gain = 0.000 ; free physical = 1774 ; free virtual = 11912
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 12:40:33 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 12:40:33 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv] -no_script -reset -force -quiet
remove_files  /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv
file delete -force /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1.2
  **** Build date : Aug  9 2019 at 18:23:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645456A
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 12:44:07 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 12:44:07 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 12:49:35 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 12:49:35 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 12:57:56 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 12:57:56 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 13:01:25 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 13:01:25 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 13:04:43 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 13:04:43 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project project_5b
current_project final_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 13:13:36 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 13:13:36 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 9709.328 ; gain = 8.004 ; free physical = 1881 ; free virtual = 10776
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 13:15:00 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 13:15:00 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 9729.691 ; gain = 0.000 ; free physical = 1883 ; free virtual = 10777
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 13:16:15 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 13:16:15 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 13:20:34 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 13:20:35 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project project_5b
save_project_as project_5b_downgraded /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b_downgraded -force
save_project_as: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 9821.777 ; gain = 44.059 ; free physical = 1610 ; free virtual = 10644
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 13:23:41 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b_downgraded/project_5b_downgraded.runs/synth_1/runme.log
[Wed Nov 13 13:23:41 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b_downgraded/project_5b_downgraded.runs/impl_1/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1.2
  **** Build date : Aug  9 2019 at 18:23:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645456A
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b_downgraded/project_5b_downgraded.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b_downgraded/project_5b_downgraded.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645456A
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b_downgraded/project_5b_downgraded.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project final_project
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b_downgraded/project_5b_downgraded.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project project_5b_downgraded
current_project final_project
import_files -norecurse /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/clk_wiz_lab3.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/main.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/position_manager.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/new/uart_reciever.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/main.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/position_manager.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/new/uart_reciever.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/main.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/position_manager.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/new/uart_reciever.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/main.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/position_manager.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/new/uart_reciever.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/main.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/position_manager.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/new/uart_reciever.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/main.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/position_manager.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/new/uart_reciever.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv:]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 13:30:27 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 13:30:27 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 9880.805 ; gain = 0.000 ; free physical = 1755 ; free virtual = 10641
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 13:31:18 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 13:31:18 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/clk_wiz_0_synth_1

INFO: [Project 1-386] Moving file '/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
file delete -force /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1
update_compile_order -fileset sources_1
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 9915.824 ; gain = 0.000 ; free physical = 1781 ; free virtual = 10668
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 13:32:15 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 13:32:15 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 9915.840 ; gain = 0.000 ; free physical = 721 ; free virtual = 9610
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 13:34:47 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 13:34:47 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 9952.859 ; gain = 0.000 ; free physical = 1555 ; free virtual = 10448
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 13:36:30 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 13:36:30 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292645456A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645456A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/main.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/position_manager.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/new/uart_reciever.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/main.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/position_manager.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/new/uart_reciever.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv:]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Common 17-165] Too many positional options when parsing 'out', please type '::xit::add_dynamic_port -help' for usage info.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file '/var/local/xilinx-local/Vivado/2019.1/data/ip/xilinx/clk_wiz_v6_0/elaborate/ports.xit': ERROR: [Common 17-165] Too many positional options when parsing 'out', please type '::xit::add_dynamic_port -help' for usage info.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'clk_wiz_0'. Failed to generate 'Elaborate Ports' outputs: 
ERROR: [Common 17-165] Too many positional options when parsing 'out', please type '::xit::add_dynamic_port -help' for usage info.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file '/var/local/xilinx-local/Vivado/2019.1/data/ip/xilinx/clk_wiz_v6_0/elaborate/ports.xit': ERROR: [Common 17-165] Too many positional options when parsing 'out', please type '::xit::add_dynamic_port -help' for usage info.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'clk_wiz_0'. Failed to generate 'Elaborate Ports' outputs: 
ERROR: [Common 17-165] Too many positional options when parsing 'out', please type '::xit::add_dynamic_port -help' for usage info.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file '/var/local/xilinx-local/Vivado/2019.1/data/ip/xilinx/clk_wiz_v6_0/elaborate/ports.xit': ERROR: [Common 17-165] Too many positional options when parsing 'out', please type '::xit::add_dynamic_port -help' for usage info.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'clk_wiz_0'. Failed to generate 'Elaborate Ports' outputs: 
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIMARY_PORT {clk_in} CONFIG.CLK_OUT1_PORT {clk_out} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65} CONFIG.USE_RESET {true} CONFIG.LOCKED_PORT {} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_ips clk_wiz_0]
ERROR: [Common 17-165] Too many positional options when parsing 'out', please type '::xit::add_dynamic_port -help' for usage info.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file '/var/local/xilinx-local/Vivado/2019.1/data/ip/xilinx/clk_wiz_v6_0/elaborate/ports.xit': ERROR: [Common 17-165] Too many positional options when parsing 'out', please type '::xit::add_dynamic_port -help' for usage info.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'clk_wiz_0'. Failed to generate 'Elaborate Ports' outputs: 
INFO: [IP_Flow 19-3438] Customization errors found on 'clk_wiz_0'. Restoring to previous valid configuration.
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.PRIMARY_PORT {clk_in} CONFIG.CLK_OUT1_PORT {clk_out} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65} CONFIG.USE_RESET {true} CONFIG.LOCKED_PORT {} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_ips clk_wiz_0]'
0
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 14:07:33 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 14:07:34 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 10055.777 ; gain = 0.000 ; free physical = 1877 ; free virtual = 10472
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
[Wed Nov 13 14:09:35 2019] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/clk_wiz_0_synth_1/runme.log
synth_1: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 14:09:35 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_ips clk_wiz_0]
generate_target all [get_files  /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
[Wed Nov 13 14:12:27 2019] Launched clk_wiz_0_synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project project_5b_downgraded
current_project final_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 14:13:14 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 14:13:14 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.USE_RESET {false}] [get_ips clk_wiz_0]
generate_target all [get_files  /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
[Wed Nov 13 14:16:14 2019] Launched clk_wiz_0_synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project project_5b_downgraded
current_project final_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 14:18:59 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 14:18:59 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 14:24:23 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 14:24:44 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/synth_1/runme.log
[Wed Nov 13 14:24:44 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/runme.log
