Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Nov  2 18:06:15 2017
| Host         : M running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file top_circuit_control_sets_placed.rpt
| Design       : top_circuit
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              10 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              99 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG | FSMD/inst_control/out1            | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG | FSMD/inst_control/aux3[3]_i_1_n_0 | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG |                                   | rst_IBUF              |                4 |             10 |
|  clk_IBUF_BUFG | FSMD/inst_control/R2              | FSMD/inst_control/R10 |                8 |             17 |
|  clk_IBUF_BUFG | FSMD/inst_control/E[0]            | FSMD/inst_control/R10 |               11 |             34 |
|  clk_IBUF_BUFG | FSMD/inst_control/R3_reg[39]_0[0] | FSMD/inst_control/R10 |               10 |             40 |
+----------------+-----------------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 10     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


