#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002143f42a470 .scope module, "cpu_tb" "cpu_tb" 2 11;
 .timescale 0 0;
v000002143f48fc60_0 .net "ADDRESS", 7 0, v000002143f429590_0;  1 drivers
v000002143f492a30_0 .net "BUSYWAIT", 0 0, v000002143f42a350_0;  1 drivers
v000002143f492710_0 .var "CLK", 0 0;
v000002143f491db0_0 .var "INSTRUCTION", 31 0;
v000002143f492530_0 .net "PC", 31 0, v000002143f48fd00_0;  1 drivers
v000002143f492c10_0 .net "READDATA", 7 0, v000002143f42a0d0_0;  1 drivers
v000002143f4916d0_0 .var "RESET", 0 0;
v000002143f492ad0_0 .net "Read", 0 0, v000002143f48f620_0;  1 drivers
v000002143f491bd0_0 .net "WRITEDATA", 7 0, L_000002143f4275f0;  1 drivers
v000002143f491770_0 .net "Write", 0 0, v000002143f48f6c0_0;  1 drivers
v000002143f4919f0_0 .var/i "i", 31 0;
v000002143f491ef0 .array "instr_mem", 1023 0, 7 0;
E_000002143f417980 .event anyedge, v000002143f4284b0_0;
S_000002143f42a7d0 .scope module, "dmem" "data_memory" 2 60, 3 12 0, S_000002143f42a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "writedata";
    .port_info 6 /OUTPUT 8 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v000002143f4298b0_0 .var *"_ivl_3", 7 0; Local signal
v000002143f428e10_0 .var *"_ivl_4", 7 0; Local signal
v000002143f429950_0 .net "address", 7 0, v000002143f429590_0;  alias, 1 drivers
v000002143f42a350_0 .var "busywait", 0 0;
v000002143f429810_0 .net "clock", 0 0, v000002143f492710_0;  1 drivers
v000002143f428eb0_0 .var/i "i", 31 0;
v000002143f4299f0 .array "memory_array", 0 255, 7 0;
v000002143f429630_0 .net "read", 0 0, v000002143f48f620_0;  alias, 1 drivers
v000002143f428690_0 .var "readaccess", 0 0;
v000002143f42a0d0_0 .var "readdata", 7 0;
v000002143f429450_0 .net "reset", 0 0, v000002143f4916d0_0;  1 drivers
v000002143f4293b0_0 .net "write", 0 0, v000002143f48f6c0_0;  alias, 1 drivers
v000002143f429a90_0 .var "writeaccess", 0 0;
v000002143f428c30_0 .net "writedata", 7 0, L_000002143f4275f0;  alias, 1 drivers
E_000002143f417d80 .event posedge, v000002143f429450_0;
E_000002143f417b00 .event posedge, v000002143f429810_0;
E_000002143f417c40 .event anyedge, v000002143f4293b0_0, v000002143f429630_0;
S_000002143f3a8360 .scope module, "mycpu" "cpu" 2 56, 2 101 0, S_000002143f42a470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 1 "ReadDmem";
    .port_info 5 /OUTPUT 1 "WriteDmem";
    .port_info 6 /OUTPUT 8 "ALURESULT";
    .port_info 7 /OUTPUT 8 "OUT1";
    .port_info 8 /INPUT 8 "READDATA";
    .port_info 9 /INPUT 1 "BUSYWAIT";
L_000002143f4280e0 .functor AND 1, v000002143f48f300_0, L_000002143f492df0, C4<1>, C4<1>;
L_000002143f427f90 .functor NOT 1, v000002143f42a2b0_0, C4<0>, C4<0>, C4<0>;
v000002143f490480_0 .net "ALURESULT", 7 0, v000002143f429590_0;  alias, 1 drivers
v000002143f490d40_0 .net "AND_OUT", 0 0, L_000002143f427ba0;  1 drivers
v000002143f48f440_0 .net "AND_OUT2", 0 0, L_000002143f4282a0;  1 drivers
v000002143f48f080_0 .net "BRANCHto", 31 0, L_000002143f492850;  1 drivers
v000002143f490160_0 .net "BUSYWAIT", 0 0, v000002143f42a350_0;  alias, 1 drivers
v000002143f490520_0 .net "CLK", 0 0, v000002143f492710_0;  alias, 1 drivers
v000002143f4905c0_0 .net "EXTENDED", 31 0, L_000002143f492d50;  1 drivers
v000002143f490200_0 .net "INSTRUCTION", 31 0, v000002143f491db0_0;  1 drivers
v000002143f490660_0 .net "NEGATIVE", 7 0, L_000002143f491b30;  1 drivers
v000002143f4902a0_0 .net "NEXT_INS", 31 0, L_000002143f4925d0;  1 drivers
v000002143f48f4e0_0 .net "OR_OUT", 0 0, L_000002143f428380;  1 drivers
v000002143f490700_0 .net "OUT1", 7 0, L_000002143f4275f0;  alias, 1 drivers
v000002143f490ca0_0 .net "OUT2", 7 0, L_000002143f427ac0;  1 drivers
v000002143f4907a0_0 .net "OUT3", 7 0, v000002143f43cd40_0;  1 drivers
v000002143f4908e0_0 .net "OUT4", 7 0, v000002143f43d880_0;  1 drivers
v000002143f48fd00_0 .var "PC", 31 0;
v000002143f490980_0 .net "PCNEXT", 31 0, v000002143f43dec0_0;  1 drivers
v000002143f48f120_0 .net "PCbranch", 31 0, v000002143f43d100_0;  1 drivers
v000002143f48f580_0 .net "READDATA", 7 0, v000002143f42a0d0_0;  alias, 1 drivers
v000002143f490a20_0 .var "READ_ADRS1", 2 0;
v000002143f48fee0_0 .var "READ_ADRS2", 2 0;
v000002143f48fda0_0 .net "RESET", 0 0, v000002143f4916d0_0;  alias, 1 drivers
v000002143f490b60_0 .net "RESULT", 7 0, v000002143f4900c0_0;  1 drivers
v000002143f48f620_0 .var "ReadDmem", 0 0;
v000002143f490020_0 .var "SEL", 2 0;
v000002143f48fe40_0 .net "SHIFTED", 31 0, L_000002143f492210;  1 drivers
v000002143f490e80_0 .var "SHIFT_SEL", 1 0;
v000002143f48f300_0 .var "WRITE", 0 0;
v000002143f490c00_0 .var "WRITE_ADRS", 2 0;
v000002143f48f6c0_0 .var "WriteDmem", 0 0;
v000002143f48f760_0 .net "ZERO", 0 0, v000002143f42a2b0_0;  1 drivers
v000002143f48f3a0_0 .net *"_ivl_1", 0 0, L_000002143f492df0;  1 drivers
v000002143f48f940_0 .var "isBRANCH", 0 0;
v000002143f48f800_0 .var "isIMMEDIATE", 0 0;
v000002143f490f20_0 .var "isJUMP", 0 0;
v000002143f48f8a0_0 .var "isMEM", 0 0;
v000002143f48fa80_0 .var "isNEGATIVE", 0 0;
v000002143f48fbc0_0 .var "isNEqBRANCH", 0 0;
E_000002143f417e80 .event anyedge, v000002143f490200_0;
E_000002143f417b40 .event anyedge, v000002143f42a350_0;
L_000002143f492df0 .reduce/nor v000002143f42a350_0;
L_000002143f492990 .part v000002143f491db0_0, 0, 8;
L_000002143f491c70 .part v000002143f491db0_0, 16, 8;
S_000002143f3a84f0 .scope module, "a1" "alu" 2 123, 4 7 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAIN1";
    .port_info 1 /INPUT 8 "DATAIN2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
    .port_info 5 /INPUT 2 "SHIFT_SEL";
v000002143f428f50_0 .net "ADD_OUT", 7 0, L_000002143f4918b0;  1 drivers
v000002143f428910_0 .net "AND_OUT", 7 0, L_000002143f4277b0;  1 drivers
v000002143f429e50_0 .net "DATAIN1", 7 0, L_000002143f4275f0;  alias, 1 drivers
v000002143f429270_0 .net "DATAIN2", 7 0, v000002143f43d880_0;  alias, 1 drivers
v000002143f42a170_0 .net "FWD_OUT", 7 0, L_000002143f428150;  1 drivers
v000002143f4294f0_0 .net "MULTI_OUT", 7 0, L_000002143f4281c0;  1 drivers
v000002143f428a50_0 .net "OR_OUT", 7 0, L_000002143f428310;  1 drivers
v000002143f429590_0 .var/s "RESULT", 7 0;
v000002143f4296d0_0 .net "SELECT", 2 0, v000002143f490020_0;  1 drivers
v000002143f429ef0_0 .net "SHIFT_OUT", 7 0, v000002143f429bd0_0;  1 drivers
v000002143f42a210_0 .net "SHIFT_SEL", 1 0, v000002143f490e80_0;  1 drivers
v000002143f42a2b0_0 .var "ZERO", 0 0;
E_000002143f417500 .event anyedge, v000002143f4296d0_0, v000002143f429090_0, v000002143f428c30_0;
E_000002143f417840 .event anyedge, v000002143f429f90_0;
S_000002143f3ab5a0 .scope module, "And" "AND" 4 22, 4 73 0, S_000002143f3a84f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAIN1";
    .port_info 1 /INPUT 8 "DATAIN2";
    .port_info 2 /OUTPUT 8 "AND_OUT";
L_000002143f4277b0/d .functor AND 8, L_000002143f4275f0, v000002143f43d880_0, C4<11111111>, C4<11111111>;
L_000002143f4277b0 .delay 8 (1,1,1) L_000002143f4277b0/d;
v000002143f42a030_0 .net "AND_OUT", 7 0, L_000002143f4277b0;  alias, 1 drivers
v000002143f428ff0_0 .net "DATAIN1", 7 0, L_000002143f4275f0;  alias, 1 drivers
v000002143f429090_0 .net "DATAIN2", 7 0, v000002143f43d880_0;  alias, 1 drivers
S_000002143f3ab730 .scope module, "Or" "OR" 4 23, 4 85 0, S_000002143f3a84f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAIN1";
    .port_info 1 /INPUT 8 "DATAIN2";
    .port_info 2 /OUTPUT 8 "OR_OUT";
L_000002143f428310/d .functor OR 8, L_000002143f4275f0, v000002143f43d880_0, C4<00000000>, C4<00000000>;
L_000002143f428310 .delay 8 (1,1,1) L_000002143f428310/d;
v000002143f429d10_0 .net "DATAIN1", 7 0, L_000002143f4275f0;  alias, 1 drivers
v000002143f429130_0 .net "DATAIN2", 7 0, v000002143f43d880_0;  alias, 1 drivers
v000002143f428730_0 .net "OR_OUT", 7 0, L_000002143f428310;  alias, 1 drivers
S_000002143f3b23b0 .scope module, "add" "ADD" 4 21, 4 61 0, S_000002143f3a84f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAIN1";
    .port_info 1 /INPUT 8 "DATAIN2";
    .port_info 2 /OUTPUT 8 "ADD_OUT";
v000002143f429f90_0 .net "ADD_OUT", 7 0, L_000002143f4918b0;  alias, 1 drivers
v000002143f4289b0_0 .net "DATAIN1", 7 0, L_000002143f4275f0;  alias, 1 drivers
v000002143f4287d0_0 .net "DATAIN2", 7 0, v000002143f43d880_0;  alias, 1 drivers
L_000002143f4918b0 .delay 8 (2,2,2) L_000002143f4918b0/d;
L_000002143f4918b0/d .arith/sum 8, L_000002143f4275f0, v000002143f43d880_0;
S_000002143f3b2540 .scope module, "fwd" "FORWARD" 4 20, 4 50 0, S_000002143f3a84f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAIN2";
    .port_info 1 /OUTPUT 8 "FWD_OUT";
L_000002143f428150/d .functor BUFZ 8, v000002143f43d880_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002143f428150 .delay 8 (1,1,1) L_000002143f428150/d;
v000002143f429db0_0 .net "DATAIN2", 7 0, v000002143f43d880_0;  alias, 1 drivers
v000002143f4285f0_0 .net "FWD_OUT", 7 0, L_000002143f428150;  alias, 1 drivers
S_000002143f3bac30 .scope module, "mult" "MULTI" 4 25, 4 169 0, S_000002143f3a84f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "OUT";
L_000002143f4281c0/d .functor BUFZ 8, v000002143f4291d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002143f4281c0 .delay 8 (2,2,2) L_000002143f4281c0/d;
v000002143f429310_0 .net "DATA1", 7 0, L_000002143f4275f0;  alias, 1 drivers
v000002143f428870_0 .net "DATA2", 7 0, v000002143f43d880_0;  alias, 1 drivers
v000002143f428af0_0 .net "OUT", 7 0, L_000002143f4281c0;  alias, 1 drivers
v000002143f4291d0_0 .var "pr", 7 0;
E_000002143f4171c0 .event anyedge, v000002143f429090_0, v000002143f4291d0_0, v000002143f428c30_0;
S_000002143f3badc0 .scope module, "shift" "SHIFT" 4 24, 4 97 0, S_000002143f3a84f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 8 "SHIFT_AMOUNT";
    .port_info 2 /OUTPUT 8 "OUT";
    .port_info 3 /INPUT 2 "Shift_SEL";
v000002143f429b30_0 .net "DATA", 7 0, L_000002143f4275f0;  alias, 1 drivers
v000002143f429bd0_0 .var "OUT", 7 0;
v000002143f429c70_0 .net "SHIFT_AMOUNT", 7 0, v000002143f43d880_0;  alias, 1 drivers
v000002143f428cd0_0 .net "Shift_SEL", 1 0, v000002143f490e80_0;  alias, 1 drivers
E_000002143f417200 .event anyedge, v000002143f428cd0_0, v000002143f429090_0, v000002143f428c30_0;
S_000002143f38d7b0 .scope module, "add" "PC_adder" 2 125, 2 442 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "NEXT_INS";
v000002143f4284b0_0 .net "IN", 31 0, v000002143f48fd00_0;  alias, 1 drivers
v000002143f428550_0 .net "NEXT_INS", 31 0, L_000002143f4925d0;  alias, 1 drivers
L_000002143f4930e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002143f428b90_0 .net/2u *"_ivl_0", 31 0, L_000002143f4930e8;  1 drivers
L_000002143f4925d0 .delay 32 (1,1,1) L_000002143f4925d0/d;
L_000002143f4925d0/d .arith/sum 32, v000002143f48fd00_0, L_000002143f4930e8;
S_000002143f38d940 .scope module, "and_gate" "AND2" 2 130, 2 451 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "INPUT1";
    .port_info 1 /INPUT 1 "INPUT2";
    .port_info 2 /OUTPUT 1 "OUTPUT";
L_000002143f427ba0 .functor AND 1, v000002143f42a2b0_0, v000002143f48f940_0, C4<1>, C4<1>;
v000002143f428d70_0 .net "INPUT1", 0 0, v000002143f42a2b0_0;  alias, 1 drivers
v000002143f40cbe0_0 .net "INPUT2", 0 0, v000002143f48f940_0;  1 drivers
v000002143f43e960_0 .net "OUTPUT", 0 0, L_000002143f427ba0;  alias, 1 drivers
S_000002143f43ec60 .scope module, "and_gate2" "AND2" 2 138, 2 451 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "INPUT1";
    .port_info 1 /INPUT 1 "INPUT2";
    .port_info 2 /OUTPUT 1 "OUTPUT";
L_000002143f4282a0 .functor AND 1, L_000002143f427f90, v000002143f48fbc0_0, C4<1>, C4<1>;
v000002143f43dce0_0 .net "INPUT1", 0 0, L_000002143f427f90;  1 drivers
v000002143f43e000_0 .net "INPUT2", 0 0, v000002143f48fbc0_0;  1 drivers
v000002143f43de20_0 .net "OUTPUT", 0 0, L_000002143f4282a0;  alias, 1 drivers
S_000002143f43edf0 .scope module, "brAdd" "Branch_ADD" 2 134, 2 469 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcNext";
    .port_info 1 /INPUT 32 "offset";
    .port_info 2 /OUTPUT 32 "out";
v000002143f43cfc0_0 .net "offset", 31 0, L_000002143f492210;  alias, 1 drivers
v000002143f43d7e0_0 .net "out", 31 0, L_000002143f492850;  alias, 1 drivers
v000002143f43d600_0 .net "pcNext", 31 0, L_000002143f4925d0;  alias, 1 drivers
L_000002143f492850 .delay 32 (2,2,2) L_000002143f492850/d;
L_000002143f492850/d .arith/sum 32, L_000002143f4925d0, L_000002143f492210;
S_000002143f3df800 .scope module, "isIMM" "MUX" 2 128, 2 427 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /OUTPUT 8 "OUT";
    .port_info 3 /INPUT 1 "SELECT";
v000002143f43cca0_0 .net "IN1", 7 0, L_000002143f492990;  1 drivers
v000002143f43e0a0_0 .net "IN2", 7 0, v000002143f43cd40_0;  alias, 1 drivers
v000002143f43d880_0 .var "OUT", 7 0;
v000002143f43d060_0 .net "SELECT", 0 0, v000002143f48f800_0;  1 drivers
E_000002143f4176c0 .event anyedge, v000002143f43d060_0, v000002143f43cca0_0, v000002143f43e0a0_0;
S_000002143f3df990 .scope module, "isNeg" "MUX" 2 127, 2 427 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /OUTPUT 8 "OUT";
    .port_info 3 /INPUT 1 "SELECT";
v000002143f43e460_0 .net "IN1", 7 0, L_000002143f491b30;  alias, 1 drivers
v000002143f43df60_0 .net "IN2", 7 0, L_000002143f427ac0;  alias, 1 drivers
v000002143f43cd40_0 .var "OUT", 7 0;
v000002143f43e280_0 .net "SELECT", 0 0, v000002143f48fa80_0;  1 drivers
E_000002143f417340 .event anyedge, v000002143f43e280_0, v000002143f43e460_0, v000002143f43df60_0;
S_000002143f3e0260 .scope module, "m1" "PC_MUX" 2 131, 2 498 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /OUTPUT 32 "OUT";
    .port_info 3 /INPUT 1 "SELECT";
v000002143f43dd80_0 .net "IN1", 31 0, L_000002143f492850;  alias, 1 drivers
v000002143f43d6a0_0 .net "IN2", 31 0, L_000002143f4925d0;  alias, 1 drivers
v000002143f43d100_0 .var "OUT", 31 0;
v000002143f43e140_0 .net "SELECT", 0 0, L_000002143f428380;  alias, 1 drivers
E_000002143f417380 .event anyedge, v000002143f43e140_0, v000002143f43d7e0_0, v000002143f428550_0;
S_000002143f48a9c0 .scope module, "m2" "PC_MUX" 2 135, 2 498 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /OUTPUT 32 "OUT";
    .port_info 3 /INPUT 1 "SELECT";
v000002143f43d920_0 .net "IN1", 31 0, L_000002143f492850;  alias, 1 drivers
v000002143f43dc40_0 .net "IN2", 31 0, v000002143f43d100_0;  alias, 1 drivers
v000002143f43dec0_0 .var "OUT", 31 0;
v000002143f43d1a0_0 .net "SELECT", 0 0, v000002143f490f20_0;  1 drivers
E_000002143f4173c0 .event anyedge, v000002143f43d1a0_0, v000002143f43d7e0_0, v000002143f43d100_0;
S_000002143f48ab50 .scope module, "or1" "OR_GT" 2 139, 2 459 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN1";
    .port_info 1 /INPUT 1 "IN2";
    .port_info 2 /OUTPUT 1 "OUT";
L_000002143f428380 .functor OR 1, L_000002143f427ba0, L_000002143f4282a0, C4<0>, C4<0>;
v000002143f43e1e0_0 .net "IN1", 0 0, L_000002143f427ba0;  alias, 1 drivers
v000002143f43d2e0_0 .net "IN2", 0 0, L_000002143f4282a0;  alias, 1 drivers
v000002143f43e5a0_0 .net "OUT", 0 0, L_000002143f428380;  alias, 1 drivers
S_000002143f48a1f0 .scope module, "r1" "register_file" 2 124, 5 6 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAINIn";
    .port_info 1 /OUTPUT 8 "Output_1";
    .port_info 2 /OUTPUT 8 "Output_2";
    .port_info 3 /INPUT 3 "DATAINInAddress";
    .port_info 4 /INPUT 3 "OutputAddress_1";
    .port_info 5 /INPUT 3 "OutputAddress_2";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000002143f4275f0/d .functor BUFZ 8, L_000002143f491810, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002143f4275f0 .delay 8 (2,2,2) L_000002143f4275f0/d;
L_000002143f427ac0/d .functor BUFZ 8, L_000002143f491950, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002143f427ac0 .delay 8 (2,2,2) L_000002143f427ac0/d;
v000002143f43e320_0 .net "CLK", 0 0, v000002143f492710_0;  alias, 1 drivers
v000002143f43db00_0 .net "DATAINIn", 7 0, v000002143f4900c0_0;  alias, 1 drivers
v000002143f43d240_0 .net "DATAINInAddress", 2 0, v000002143f490c00_0;  1 drivers
v000002143f43e3c0_0 .net "OutputAddress_1", 2 0, v000002143f490a20_0;  1 drivers
v000002143f43e500_0 .net "OutputAddress_2", 2 0, v000002143f48fee0_0;  1 drivers
v000002143f43cf20_0 .net "Output_1", 7 0, L_000002143f4275f0;  alias, 1 drivers
v000002143f43dba0_0 .net "Output_2", 7 0, L_000002143f427ac0;  alias, 1 drivers
v000002143f43e780_0 .net "RESET", 0 0, v000002143f4916d0_0;  alias, 1 drivers
v000002143f43e640 .array "Register", 7 0, 7 0;
v000002143f43d420_0 .net "WRITE", 0 0, L_000002143f4280e0;  1 drivers
v000002143f43ce80_0 .net *"_ivl_0", 7 0, L_000002143f491810;  1 drivers
v000002143f43e6e0_0 .net *"_ivl_10", 4 0, L_000002143f491a90;  1 drivers
L_000002143f4930a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002143f43d740_0 .net *"_ivl_13", 1 0, L_000002143f4930a0;  1 drivers
v000002143f43e820_0 .net *"_ivl_2", 4 0, L_000002143f491270;  1 drivers
L_000002143f493058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002143f43e8c0_0 .net *"_ivl_5", 1 0, L_000002143f493058;  1 drivers
v000002143f43ea00_0 .net *"_ivl_8", 7 0, L_000002143f491950;  1 drivers
v000002143f43d9c0_0 .var/i "i", 31 0;
L_000002143f491810 .array/port v000002143f43e640, L_000002143f491270;
L_000002143f491270 .concat [ 3 2 0 0], v000002143f490a20_0, L_000002143f493058;
L_000002143f491950 .array/port v000002143f43e640, L_000002143f491a90;
L_000002143f491a90 .concat [ 3 2 0 0], v000002143f48fee0_0, L_000002143f4930a0;
S_000002143f48ae70 .scope module, "s1" "Sign_extend" 2 132, 2 478 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 32 "OUT";
L_000002143f427f20 .functor BUFZ 8, L_000002143f491c70, C4<00000000>, C4<00000000>, C4<00000000>;
v000002143f43eaa0_0 .net "IN", 7 0, L_000002143f491c70;  1 drivers
v000002143f43cde0_0 .net "OUT", 31 0, L_000002143f492d50;  alias, 1 drivers
v000002143f43d380_0 .net *"_ivl_3", 7 0, L_000002143f427f20;  1 drivers
v000002143f43d4c0_0 .net *"_ivl_8", 0 0, L_000002143f492e90;  1 drivers
v000002143f43da60_0 .net *"_ivl_9", 23 0, L_000002143f492b70;  1 drivers
L_000002143f492d50 .concat8 [ 8 24 0 0], L_000002143f427f20, L_000002143f492b70;
L_000002143f492e90 .part L_000002143f491c70, 7, 1;
LS_000002143f492b70_0_0 .concat [ 1 1 1 1], L_000002143f492e90, L_000002143f492e90, L_000002143f492e90, L_000002143f492e90;
LS_000002143f492b70_0_4 .concat [ 1 1 1 1], L_000002143f492e90, L_000002143f492e90, L_000002143f492e90, L_000002143f492e90;
LS_000002143f492b70_0_8 .concat [ 1 1 1 1], L_000002143f492e90, L_000002143f492e90, L_000002143f492e90, L_000002143f492e90;
LS_000002143f492b70_0_12 .concat [ 1 1 1 1], L_000002143f492e90, L_000002143f492e90, L_000002143f492e90, L_000002143f492e90;
LS_000002143f492b70_0_16 .concat [ 1 1 1 1], L_000002143f492e90, L_000002143f492e90, L_000002143f492e90, L_000002143f492e90;
LS_000002143f492b70_0_20 .concat [ 1 1 1 1], L_000002143f492e90, L_000002143f492e90, L_000002143f492e90, L_000002143f492e90;
LS_000002143f492b70_1_0 .concat [ 4 4 4 4], LS_000002143f492b70_0_0, LS_000002143f492b70_0_4, LS_000002143f492b70_0_8, LS_000002143f492b70_0_12;
LS_000002143f492b70_1_4 .concat [ 4 4 0 0], LS_000002143f492b70_0_16, LS_000002143f492b70_0_20;
L_000002143f492b70 .concat [ 16 8 0 0], LS_000002143f492b70_1_0, LS_000002143f492b70_1_4;
S_000002143f48a380 .scope module, "shift_2" "shift" 2 133, 2 489 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT";
v000002143f43d560_0 .net/s "IN", 31 0, L_000002143f492d50;  alias, 1 drivers
v000002143f48fb20_0 .net/s "OUT", 31 0, L_000002143f492210;  alias, 1 drivers
v000002143f490ac0_0 .net *"_ivl_2", 29 0, L_000002143f491d10;  1 drivers
L_000002143f493178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002143f48f1c0_0 .net *"_ivl_4", 1 0, L_000002143f493178;  1 drivers
L_000002143f491d10 .part L_000002143f492d50, 0, 30;
L_000002143f492210 .concat [ 2 30 0 0], L_000002143f493178, L_000002143f491d10;
S_000002143f48a510 .scope module, "t1" "twosCompliment" 2 126, 2 419 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAIN";
    .port_info 1 /OUTPUT 8 "OUT";
L_000002143f427e40 .functor NOT 8, L_000002143f427ac0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002143f4903e0_0 .net "DATAIN", 7 0, L_000002143f427ac0;  alias, 1 drivers
v000002143f490840_0 .net "OUT", 7 0, L_000002143f491b30;  alias, 1 drivers
v000002143f490de0_0 .net *"_ivl_0", 7 0, L_000002143f427e40;  1 drivers
L_000002143f493130 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002143f48f9e0_0 .net/2u *"_ivl_2", 7 0, L_000002143f493130;  1 drivers
L_000002143f491b30 .delay 8 (1,1,1) L_000002143f491b30/d;
L_000002143f491b30/d .arith/sum 8, L_000002143f427e40, L_000002143f493130;
S_000002143f48a6a0 .scope module, "writeSel" "MUX" 2 141, 2 427 0, S_000002143f3a8360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /OUTPUT 8 "OUT";
    .port_info 3 /INPUT 1 "SELECT";
v000002143f490340_0 .net "IN1", 7 0, v000002143f42a0d0_0;  alias, 1 drivers
v000002143f48f260_0 .net "IN2", 7 0, v000002143f429590_0;  alias, 1 drivers
v000002143f4900c0_0 .var "OUT", 7 0;
v000002143f48ff80_0 .net "SELECT", 0 0, v000002143f48f8a0_0;  1 drivers
E_000002143f4177c0 .event anyedge, v000002143f48ff80_0, v000002143f42a0d0_0, v000002143f429950_0;
    .scope S_000002143f3badc0;
T_0 ;
    %wait E_000002143f417200;
    %delay 1, 0;
    %load/vec4 v000002143f428cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000002143f429c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.14;
T_0.5 ;
    %load/vec4 v000002143f429b30_0;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.14;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002143f429b30_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.14;
T_0.7 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000002143f429b30_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.14;
T_0.8 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000002143f429b30_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.14;
T_0.9 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000002143f429b30_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.14;
T_0.10 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v000002143f429b30_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.14;
T_0.11 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v000002143f429b30_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v000002143f429b30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000002143f429c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.24;
T_0.15 ;
    %load/vec4 v000002143f429b30_0;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.24;
T_0.16 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.24;
T_0.17 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 6, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.24;
T_0.18 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 5, 0, 2;
    %concati/vec4 0, 0, 3;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.24;
T_0.19 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 4;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.24;
T_0.20 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 3, 0, 2;
    %concati/vec4 0, 0, 5;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.24;
T_0.21 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 2, 0, 2;
    %concati/vec4 0, 0, 6;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.24;
T_0.22 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 1, 0, 2;
    %concati/vec4 0, 0, 7;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.24;
T_0.24 ;
    %pop/vec4 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000002143f429c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %load/vec4 v000002143f429b30_0;
    %parti/s 1, 7, 4;
    %replicate 7;
    %pad/u 8;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.34;
T_0.25 ;
    %load/vec4 v000002143f429b30_0;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.34;
T_0.26 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000002143f429b30_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.34;
T_0.27 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 1, 7, 4;
    %replicate 2;
    %load/vec4 v000002143f429b30_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.34;
T_0.28 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 1, 7, 4;
    %replicate 3;
    %load/vec4 v000002143f429b30_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.34;
T_0.29 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 1, 7, 4;
    %replicate 4;
    %load/vec4 v000002143f429b30_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.34;
T_0.30 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 1, 7, 4;
    %replicate 5;
    %load/vec4 v000002143f429b30_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.34;
T_0.31 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 1, 7, 4;
    %replicate 6;
    %load/vec4 v000002143f429b30_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.34;
T_0.32 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 1, 7, 4;
    %replicate 7;
    %load/vec4 v000002143f429b30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.34;
T_0.34 ;
    %pop/vec4 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000002143f429c70_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %jmp T_0.43;
T_0.35 ;
    %load/vec4 v000002143f429b30_0;
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.43;
T_0.36 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002143f429b30_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.43;
T_0.37 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000002143f429b30_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.43;
T_0.38 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000002143f429b30_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.43;
T_0.39 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v000002143f429b30_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.43;
T_0.40 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 5, 0, 2;
    %load/vec4 v000002143f429b30_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.43;
T_0.41 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v000002143f429b30_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.43;
T_0.42 ;
    %load/vec4 v000002143f429b30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000002143f429b30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f429bd0_0, 0, 8;
    %jmp T_0.43;
T_0.43 ;
    %pop/vec4 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002143f3bac30;
T_1 ;
    %wait E_000002143f4171c0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002143f4291d0_0, 0, 8;
    %load/vec4 v000002143f428870_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000002143f4291d0_0;
    %load/vec4 v000002143f429310_0;
    %add;
    %store/vec4 v000002143f4291d0_0, 0, 8;
T_1.0 ;
    %load/vec4 v000002143f428870_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000002143f4291d0_0;
    %load/vec4 v000002143f429310_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %add;
    %store/vec4 v000002143f4291d0_0, 0, 8;
T_1.2 ;
    %load/vec4 v000002143f428870_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000002143f4291d0_0;
    %load/vec4 v000002143f429310_0;
    %parti/s 6, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v000002143f4291d0_0, 0, 8;
T_1.4 ;
    %load/vec4 v000002143f428870_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v000002143f4291d0_0;
    %load/vec4 v000002143f429310_0;
    %parti/s 5, 0, 2;
    %concati/vec4 0, 0, 3;
    %add;
    %store/vec4 v000002143f4291d0_0, 0, 8;
T_1.6 ;
    %load/vec4 v000002143f428870_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v000002143f4291d0_0;
    %pad/u 9;
    %load/vec4 v000002143f429310_0;
    %parti/s 5, 0, 2;
    %concati/vec4 0, 0, 4;
    %add;
    %pad/u 8;
    %store/vec4 v000002143f4291d0_0, 0, 8;
T_1.8 ;
    %load/vec4 v000002143f428870_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v000002143f4291d0_0;
    %load/vec4 v000002143f429310_0;
    %parti/s 3, 0, 2;
    %concati/vec4 0, 0, 5;
    %add;
    %store/vec4 v000002143f4291d0_0, 0, 8;
T_1.10 ;
    %load/vec4 v000002143f428870_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v000002143f4291d0_0;
    %load/vec4 v000002143f429310_0;
    %parti/s 2, 0, 2;
    %concati/vec4 0, 0, 6;
    %add;
    %store/vec4 v000002143f4291d0_0, 0, 8;
T_1.12 ;
    %load/vec4 v000002143f428870_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v000002143f4291d0_0;
    %load/vec4 v000002143f429310_0;
    %parti/s 1, 0, 2;
    %concati/vec4 0, 0, 7;
    %add;
    %store/vec4 v000002143f4291d0_0, 0, 8;
T_1.14 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002143f3a84f0;
T_2 ;
    %wait E_000002143f417840;
    %load/vec4 v000002143f428f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f42a2b0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f42a2b0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002143f3a84f0;
T_3 ;
    %wait E_000002143f417500;
    %load/vec4 v000002143f4296d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 8;
    %cassign/vec4 v000002143f429590_0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v000002143f42a170_0;
    %cassign/vec4 v000002143f429590_0;
    %cassign/link v000002143f429590_0, v000002143f42a170_0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v000002143f428f50_0;
    %cassign/vec4 v000002143f429590_0;
    %cassign/link v000002143f429590_0, v000002143f428f50_0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v000002143f428910_0;
    %cassign/vec4 v000002143f429590_0;
    %cassign/link v000002143f429590_0, v000002143f428910_0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v000002143f428a50_0;
    %cassign/vec4 v000002143f429590_0;
    %cassign/link v000002143f429590_0, v000002143f428a50_0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v000002143f429ef0_0;
    %cassign/vec4 v000002143f429590_0;
    %cassign/link v000002143f429590_0, v000002143f429ef0_0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v000002143f4294f0_0;
    %cassign/vec4 v000002143f429590_0;
    %cassign/link v000002143f429590_0, v000002143f4294f0_0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002143f48a1f0;
T_4 ;
    %wait E_000002143f417b00;
    %load/vec4 v000002143f43d420_0;
    %load/vec4 v000002143f43e780_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 1, 0;
    %load/vec4 v000002143f43db00_0;
    %load/vec4 v000002143f43d240_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002143f43e640, 0, 4;
T_4.0 ;
    %load/vec4 v000002143f43e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002143f43d9c0_0, 0, 32;
T_4.4 ;
    %load/vec4 v000002143f43d9c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002143f43d9c0_0;
    %store/vec4a v000002143f43e640, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002143f43d9c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002143f43d9c0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002143f3df990;
T_5 ;
    %wait E_000002143f417340;
    %load/vec4 v000002143f43e280_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002143f43cd40_0, 0;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v000002143f43e460_0;
    %assign/vec4 v000002143f43cd40_0, 0;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v000002143f43df60_0;
    %assign/vec4 v000002143f43cd40_0, 0;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002143f3df800;
T_6 ;
    %wait E_000002143f4176c0;
    %load/vec4 v000002143f43d060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002143f43d880_0, 0;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v000002143f43cca0_0;
    %assign/vec4 v000002143f43d880_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v000002143f43e0a0_0;
    %assign/vec4 v000002143f43d880_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002143f3e0260;
T_7 ;
    %wait E_000002143f417380;
    %load/vec4 v000002143f43e140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v000002143f43dd80_0;
    %assign/vec4 v000002143f43d100_0, 0;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v000002143f43d6a0_0;
    %assign/vec4 v000002143f43d100_0, 0;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002143f48ae70;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000002143f48a9c0;
T_9 ;
    %wait E_000002143f4173c0;
    %load/vec4 v000002143f43d1a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v000002143f43d920_0;
    %assign/vec4 v000002143f43dec0_0, 0;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v000002143f43dc40_0;
    %assign/vec4 v000002143f43dec0_0, 0;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002143f48a6a0;
T_10 ;
    %wait E_000002143f4177c0;
    %load/vec4 v000002143f48ff80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002143f4900c0_0, 0;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v000002143f490340_0;
    %assign/vec4 v000002143f4900c0_0, 0;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v000002143f48f260_0;
    %assign/vec4 v000002143f4900c0_0, 0;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002143f3a8360;
T_11 ;
    %wait E_000002143f417b00;
    %load/vec4 v000002143f490160_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000002143f48fda0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002143f48fd00_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %delay 1, 0;
    %load/vec4 v000002143f490980_0;
    %store/vec4 v000002143f48fd00_0, 0, 32;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002143f3a8360;
T_12 ;
    %wait E_000002143f417b40;
    %load/vec4 v000002143f490160_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f6c0_0, 0, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002143f3a8360;
T_13 ;
    %wait E_000002143f417e80;
    %load/vec4 v000002143f490200_0;
    %parti/s 3, 16, 6;
    %store/vec4 v000002143f490c00_0, 0, 3;
    %load/vec4 v000002143f490200_0;
    %parti/s 3, 8, 5;
    %store/vec4 v000002143f490a20_0, 0, 3;
    %load/vec4 v000002143f490200_0;
    %parti/s 3, 0, 2;
    %store/vec4 v000002143f48fee0_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v000002143f490200_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f6c0_0, 0, 1;
    %jmp T_13.18;
T_13.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f6c0_0, 0, 1;
    %jmp T_13.18;
T_13.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f6c0_0, 0, 1;
    %jmp T_13.18;
T_13.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f6c0_0, 0, 1;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002143f490e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002143f490e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002143f490e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002143f490e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f48f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f490f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f940_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002143f490020_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f48f8a0_0, 0, 1;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002143f42a7d0;
T_14 ;
    %wait E_000002143f417c40;
    %load/vec4 v000002143f429630_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.2, 8;
    %load/vec4 v000002143f4293b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.2;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/s 1;
    %store/vec4 v000002143f42a350_0, 0, 1;
    %load/vec4 v000002143f429630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.5, 9;
    %load/vec4 v000002143f4293b0_0;
    %nor/r;
    %and;
T_14.5;
    %flag_set/vec4 8;
    %jmp/0 T_14.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.4, 8;
T_14.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.4, 8;
 ; End of false expr.
    %blend;
T_14.4;
    %pad/s 1;
    %store/vec4 v000002143f428690_0, 0, 1;
    %load/vec4 v000002143f429630_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.8, 9;
    %load/vec4 v000002143f4293b0_0;
    %and;
T_14.8;
    %flag_set/vec4 8;
    %jmp/0 T_14.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.7, 8;
T_14.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.7, 8;
 ; End of false expr.
    %blend;
T_14.7;
    %pad/s 1;
    %store/vec4 v000002143f429a90_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002143f42a7d0;
T_15 ;
    %wait E_000002143f417b00;
    %load/vec4 v000002143f428690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000002143f429950_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002143f4299f0, 4;
    %store/vec4 v000002143f4298b0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002143f4298b0_0;
    %store/vec4 v000002143f42a0d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f42a350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f428690_0, 0, 1;
T_15.0 ;
    %load/vec4 v000002143f429a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000002143f428c30_0;
    %store/vec4 v000002143f428e10_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002143f428e10_0;
    %load/vec4 v000002143f429950_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000002143f4299f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f42a350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f429a90_0, 0, 1;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002143f42a7d0;
T_16 ;
    %wait E_000002143f417d80;
    %load/vec4 v000002143f429450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002143f428eb0_0, 0, 32;
T_16.2 ;
    %load/vec4 v000002143f428eb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002143f428eb0_0;
    %store/vec4a v000002143f4299f0, 4, 0;
    %load/vec4 v000002143f428eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002143f428eb0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f42a350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f428690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f429a90_0, 0, 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002143f42a470;
T_17 ;
    %wait E_000002143f417980;
    %delay 2, 0;
    %load/vec4 v000002143f492530_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002143f491ef0, 4;
    %load/vec4 v000002143f492530_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002143f491ef0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002143f492530_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002143f491ef0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002143f492530_0;
    %load/vec4a v000002143f491ef0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002143f491db0_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002143f42a470;
T_18 ;
    %vpi_call 2 48 "$readmemb", "instr_mem.mem", v000002143f491ef0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_000002143f42a470;
T_19 ;
    %vpi_call 2 66 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002143f42a470 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002143f4919f0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002143f4919f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.1, 5;
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000002143f43e640, v000002143f4919f0_0 > {0 0 0};
    %load/vec4 v000002143f4919f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002143f4919f0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002143f4919f0_0, 0, 32;
T_19.2 ;
    %load/vec4 v000002143f4919f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.3, 5;
    %vpi_call 2 75 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000002143f4299f0, v000002143f4919f0_0 > {0 0 0};
    %load/vec4 v000002143f4919f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002143f4919f0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f492710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f4916d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002143f4916d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002143f4916d0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_000002143f42a470;
T_20 ;
    %delay 4, 0;
    %load/vec4 v000002143f492710_0;
    %inv;
    %store/vec4 v000002143f492710_0, 0, 1;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "lab5part5.v";
    "./dmem.v";
    "./alu.v";
    "./reg_file.v";
