# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/verilog/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1.v" \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/verilog/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1.v" \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/verilog/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1.v" \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/verilog/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1.v" \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/verilog/tanh_custom_flow_control_loop_pipe_sequential_init.v" \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/verilog/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/verilog/tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1.v" \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/verilog/tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1_tanh_custom_tanh_in_ROM_AUTO_1R.v" \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/verilog/tanh_custom.v" \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/ip/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.v" \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/ip/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1_ip.v" \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/ip/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/ip/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" \
"../../../../hyperbolic_tan.ip_user_files/ipstatic/hdl/ip/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" \
"../../../../hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/sim/tanh_custom_0.v" \
"../../../../hyperbolic_tan.srcs/sources_1/new/tanh.v" \
"../../../../hyperbolic_tan.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
