// Seed: 2245431944
module module_0;
  wire [-1 'b0 : 1] id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd6,
    parameter id_10 = 32'd40,
    parameter id_12 = 32'd4,
    parameter id_15 = 32'd18,
    parameter id_3  = 32'd28
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    _id_12,
    id_13
);
  input wire id_13;
  input wire _id_12;
  input wire id_11;
  module_0 modCall_1 ();
  inout wire _id_10;
  inout wire id_9;
  inout logic [7:0] id_8;
  input wire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  inout wire _id_3;
  input wire id_2;
  input wire _id_1;
  wire id_14;
  wire [(  -1  )  -  id_12 : (  id_3  )] _id_15;
  assign id_8[1] = id_13 > -1'b0 - 1;
  wire [id_10 : id_15] id_16;
  logic [-1 'b0 : -1] id_17;
  wire id_18;
  ;
  assign id_5[id_1] = 1 == id_7;
endmodule
