<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637133853449006250%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dWXYJ201908010%26RESULT%3d1%26SIGN%3dpVLrZicuAFZ%252bxo5NvETfLp2JjiM%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201908010&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201908010&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201908010&amp;v=MjcxOTFNcDQ5RVpJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5bm5WN3JPTWpYU1pMRzRIOWo=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#23" data-title="1 &lt;b&gt;引言&lt;/b&gt; ">1 <b>引言</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#27" data-title="2 &lt;b&gt;相关技术&lt;/b&gt; ">2 <b>相关技术</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#28" data-title="2.1 CGRA&lt;b&gt;架构&lt;/b&gt;">2.1 CGRA<b>架构</b></a></li>
                                                <li><a href="#31" data-title="2.2 &lt;b&gt;编译技术&lt;/b&gt;">2.2 <b>编译技术</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#33" data-title="3 &lt;b&gt;循环映射算法&lt;/b&gt; ">3 <b>循环映射算法</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#35" data-title="3.1 &lt;b&gt;调度&lt;/b&gt;">3.1 <b>调度</b></a></li>
                                                <li><a href="#39" data-title="3.2 &lt;b&gt;放置与互连&lt;/b&gt;">3.2 <b>放置与互连</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#54" data-title="4 &lt;b&gt;实验结果&lt;/b&gt; ">4 <b>实验结果</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#60" data-title="5 &lt;b&gt;结束语&lt;/b&gt; ">5 <b>结束语</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#30" data-title="&lt;b&gt;图&lt;/b&gt;1 CGRA&lt;b&gt;结构图&lt;/b&gt;"><b>图</b>1 CGRA<b>结构图</b></a></li>
                                                <li><a href="#37" data-title="&lt;b&gt;图&lt;/b&gt;2 &lt;b&gt;算子调度&lt;/b&gt;"><b>图</b>2 <b>算子调度</b></a></li>
                                                <li><a href="#38" data-title="&lt;b&gt;图&lt;/b&gt;3 &lt;b&gt;放置与互连过程&lt;/b&gt;"><b>图</b>3 <b>放置与互连过程</b></a></li>
                                                <li><a href="#56" data-title="&lt;b&gt;表&lt;/b&gt;1 &lt;b&gt;循环内核映射性能与编译时间&lt;/b&gt;"><b>表</b>1 <b>循环内核映射性能与编译时间</b></a></li>
                                                <li><a href="#58" data-title="&lt;b&gt;表&lt;/b&gt;2 &lt;b&gt;不同框架的面积与效率&lt;/b&gt;"><b>表</b>2 <b>不同框架的面积与效率</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="3">


                                    <a id="bibliography_1" title=" EGGER B, LEE H, KANG D, et al.A space-and energy-efficient code compression/decompression technique for coarse-grained reconfigurable architectures[C]//2017 IEEE/ACM International Symposium on Code Generation and Optimization (CGO) .Austin:IEEE, 2017:197-209." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A space-and energy-efficient code compression/decompression technique for coarse-grained reconfigurable architectures">
                                        <b>[1]</b>
                                         EGGER B, LEE H, KANG D, et al.A space-and energy-efficient code compression/decompression technique for coarse-grained reconfigurable architectures[C]//2017 IEEE/ACM International Symposium on Code Generation and Optimization (CGO) .Austin:IEEE, 2017:197-209.
                                    </a>
                                </li>
                                <li id="5">


                                    <a id="bibliography_2" title=" CHEN Y H, EMER J, SZE V.Eyeriss:A spatial architecture for energy-efficient dataflow for convolutional neural networks[C]//2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) .Seoul:IEEE, 2016:367-379." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Eyeriss:A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks">
                                        <b>[2]</b>
                                         CHEN Y H, EMER J, SZE V.Eyeriss:A spatial architecture for energy-efficient dataflow for convolutional neural networks[C]//2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) .Seoul:IEEE, 2016:367-379.
                                    </a>
                                </li>
                                <li id="7">


                                    <a id="bibliography_3" title=" GAO M, KOZYRAKIS C.HRL:Efficient and flexible reconfigurable logic for near-data processing[C]//2016 IEEE International Symposium on High Performance Computer Architecture (HPCA) .Barcelona:IEEE, 2016:126-137." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=HRL:Efficient and flexible reconfigurable logic for near-data processing">
                                        <b>[3]</b>
                                         GAO M, KOZYRAKIS C.HRL:Efficient and flexible reconfigurable logic for near-data processing[C]//2016 IEEE International Symposium on High Performance Computer Architecture (HPCA) .Barcelona:IEEE, 2016:126-137.
                                    </a>
                                </li>
                                <li id="9">


                                    <a id="bibliography_4" title=" CHEN L, MITRA T.Graph minor approach for application mapping on CGRAs[C]//2012 International Conference on Field-Programmable Technology.Seoul:IEEE, 2012:285-292." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Graph Minor Approach for Application Mapping on CGRAs">
                                        <b>[4]</b>
                                         CHEN L, MITRA T.Graph minor approach for application mapping on CGRAs[C]//2012 International Conference on Field-Programmable Technology.Seoul:IEEE, 2012:285-292.
                                    </a>
                                </li>
                                <li id="11">


                                    <a id="bibliography_5" title=" HAMZEH M, SHRIVASTAVA A, VRUDHULA S.EPIMap:Using epimorphism to map applications on CGRAs[C]// DAC Design Automation Conference 2012.San Francisco:IEEE, 2012:1280-1287." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=EPIMap:using epimorphism to map applications on CGRAs">
                                        <b>[5]</b>
                                         HAMZEH M, SHRIVASTAVA A, VRUDHULA S.EPIMap:Using epimorphism to map applications on CGRAs[C]// DAC Design Automation Conference 2012.San Francisco:IEEE, 2012:1280-1287.
                                    </a>
                                </li>
                                <li id="13">


                                    <a id="bibliography_6" title=" HAMZEH M, SHRIVASTAVA A, VRUDHULA S.REGIMap:register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs) [C]//Proceedings of the 50th Annual Design Automation Conference.Austin:ACM, 2013:18." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Regimap:Register-Aware Application Mapping on Coarse-Grained Reconfigurable Architectures (Cgras)">
                                        <b>[6]</b>
                                         HAMZEH M, SHRIVASTAVA A, VRUDHULA S.REGIMap:register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs) [C]//Proceedings of the 50th Annual Design Automation Conference.Austin:ACM, 2013:18.
                                    </a>
                                </li>
                                <li id="15">


                                    <a id="bibliography_7" title=" DAVE S, BALASUBRAMANIAN M, SHRIVASTAVA A.RAMP:resource-aware mapping for CGRAs[C]//2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC) .San Francisco:IEEE, 2018:1-6." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=RAMP:resource-aware mapping for CGRAs">
                                        <b>[7]</b>
                                         DAVE S, BALASUBRAMANIAN M, SHRIVASTAVA A.RAMP:resource-aware mapping for CGRAs[C]//2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC) .San Francisco:IEEE, 2018:1-6.
                                    </a>
                                </li>
                                <li id="17">


                                    <a id="bibliography_8" title=" ZHAO Z, SHENG W, JING N, et al.Resource-saving compile flow for coarse-grained reconfigurable architectures[C]//2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig) .Cancun:IEEE, 2015:1-8." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Resource-saving compile flow for coarse-grained reconfigurable architectures">
                                        <b>[8]</b>
                                         ZHAO Z, SHENG W, JING N, et al.Resource-saving compile flow for coarse-grained reconfigurable architectures[C]//2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig) .Cancun:IEEE, 2015:1-8.
                                    </a>
                                </li>
                                <li id="19">


                                    <a id="bibliography_9" title=" LEVI G.A note on the derivation of maximal common subgraphs of two directed or undirected graphs[J].Calcolo, 1973, 9 (4) :341-352." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=SSJD&amp;filename=SSJD00002643107&amp;v=MTQ3NjFNSDdSN3FlYnVkdEZTamxVcjNNSlZjPU5qN0Jhck80SHRIT3FZdEdaZXNJWTNrNXpCZGg0ajk5U1hxUnJ4b3hj&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[9]</b>
                                         LEVI G.A note on the derivation of maximal common subgraphs of two directed or undirected graphs[J].Calcolo, 1973, 9 (4) :341-352.
                                    </a>
                                </li>
                                <li id="21">


                                    <a id="bibliography_10" title=" RAU B R.Iterative module scheduling:An algorithm for software pipelining loops[C]//The 27th Annual IEEE/ACM International Symposium on Microarchitecture.San Jose:IEEE, 1994:63-74." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Iterative modulo scheduling: an algorithm for software pipelining loops">
                                        <b>[10]</b>
                                         RAU B R.Iterative module scheduling:An algorithm for software pipelining loops[C]//The 27th Annual IEEE/ACM International Symposium on Microarchitecture.San Jose:IEEE, 1994:63-74.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(08),45-48+53             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>一种快速高效的粗粒度可重构架构编译框架</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%B0%B9%E6%96%87%E5%BF%97&amp;code=41781185&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">尹文志</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E8%B5%B5%E4%BB%B2%E5%85%83&amp;code=34754314&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">赵仲元</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%AF%9B%E5%BF%97%E5%88%9A&amp;code=30277628&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">毛志刚</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E7%8E%8B%E7%90%B4&amp;code=08538762&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">王琴</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E7%BB%B3%E4%BC%9F%E5%85%89&amp;code=25880170&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">绳伟光</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%8A%E6%B5%B7%E4%BA%A4%E9%80%9A%E5%A4%A7%E5%AD%A6%E7%94%B5%E5%AD%90%E4%BF%A1%E6%81%AF%E4%B8%8E%E7%94%B5%E6%B0%94%E5%B7%A5%E7%A8%8B%E5%AD%A6%E9%99%A2&amp;code=0054402&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">上海交通大学电子信息与电气工程学院</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>利用硬件和软件协同的设计技术来进一步提高粗粒度可重构加速器在处理循环时的编译时间与面积效率 (单位面积的性能) .在硬件方面将处理单元内部的寄存器堆结构优化, 用旁路互联的方式替代.软件方面基于这种结构提出了一种新颖, 高效的循环映射算法.该算法相对于同期的研究算法, 极大的缩小了搜索最优解决方案的空间.利用前向贪婪和反向回溯迭代运行, 可以获得快速而又稳定的编译时间, 同时保证了接近最优解的性能.在上述硬件与软件协同的解决方案下, 架构的面积与计算效率得到了提升.实验数据显示, 将本文的编译框架与最新技术比较, 编译速度可提升1955倍, 面积效率提升到1.36倍.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E7%B2%97%E7%B2%92%E5%BA%A6%E5%8F%AF%E9%87%8D%E6%9E%84%E6%9E%B6%E6%9E%84&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">粗粒度可重构架构;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E9%9D%A2%E7%A7%AF%E9%AB%98%E6%95%88&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">面积高效;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E6%98%A0%E5%B0%84%E7%AE%97%E6%B3%95&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">映射算法;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%9B%9E%E6%BA%AF&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">回溯;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    尹文志, 男, (1994-) , 硕士研究生.研究方向为粗粒度可重构处理器编译器后端技术.E-mail:mrwensim@sjtu.edu.cn;
                                </span>
                                <span>
                                    赵仲元, 男, (1989-) , 博士研究生.研究方向为可重构计算的编译架构.;
                                </span>
                                <span>
                                    毛志刚, 男, (1962-) , 教授.研究方向为可重构硬件结构设计技术研究.;
                                </span>
                                <span>
                                    王琴, 女, (1975-) , 副教授.研究方向为大规模集成电路设计、先进集成电路设计方法.;
                                </span>
                                <span>
                                    绳伟光, 男, (1977-) , 助理研究员.研究方向为高可靠集成电路设计.;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2018-11-09</p>

                    <p>

                            <b>基金：</b>
                                                        <span>国家自然科学基金项目 (61176037、61201059);</span>
                    </p>
            </div>
                    <h1><b>A fast and efficient compiler framework for CGRAs</b></h1>
                    <h2>
                    <span>YIN Wen-zhi</span>
                    <span>ZHAO Zhong-yuan</span>
                    <span>MAO Zhi-gang</span>
                    <span>WANG Qin</span>
                    <span>SHENG Wei-guang</span>
            </h2>
                    <h2>
                    <span>School of Electronic Information and Electrical Engineering, Shanghai JiaoTong University</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>This paper provides a hardware and software co-design technique to optimize the compilation time and area efficiency of loop acceleration on Coarse-Grained Reconfigurable Architectures (CGRAs) . From the hardware prospective, the architecture of each processing element (PE) is optimized by replacing register file within PE with bypass logic. On the software side, we develop a novel and efficient loop mapping algorithm, which greatly shrinks the search space for the optimal solution. The iteration of forward greedy placement and backward recovery obtains a fast and stable compile speed and guarantees performance close to the optimal solution.This hardware and software co-design method improves the area and computation efficiency. Experiment result shows that our framework improves1955 xin compile speed and obtainsa 1.25 x area efficiency.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=CGRA&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">CGRA;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=area%20efficient&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">area efficient;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=mapping&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">mapping;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=backtrack&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">backtrack;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2018-11-09</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="23" name="23" class="anchor-tag">1 <b>引言</b></h3>
                <div class="p1">
                    <p id="24">近些年来, 粗粒度可重构架构 (CGRA) 由于其兼具灵活性和高效性的特点而获得了学术界和工业界的广泛关注, 被用来加速图像和视频处理应用<citation id="62" type="reference"><link href="3" rel="bibliography" /><sup>[<a class="sup">1</a>]</sup></citation>, 深度神经网络<citation id="63" type="reference"><link href="5" rel="bibliography" /><sup>[<a class="sup">2</a>]</sup></citation>, 分布式计算系统<citation id="64" type="reference"><link href="7" rel="bibliography" /><sup>[<a class="sup">3</a>]</sup></citation>等, 是一种适合数据和计算密集型应用的计算平台.</p>
                </div>
                <div class="p1">
                    <p id="25">典型的CGRA由若干处理单元 (PE) 按一定的拓扑结构连接组成.编译器将应用的循环内核映射到PE阵列上, 生成配置信息.优秀的映射算法能带来较高的循环执行效率和应用加速比.目前, 有很多关于循环映射方法的研究工作<citation id="66" type="reference"><link href="9" rel="bibliography" /><link href="11" rel="bibliography" /><link href="13" rel="bibliography" /><link href="15" rel="bibliography" /><link href="17" rel="bibliography" /><sup>[<a class="sup">4</a>,<a class="sup">5</a>,<a class="sup">6</a>,<a class="sup">7</a>,<a class="sup">8</a>]</sup></citation>.REGIMap<citation id="65" type="reference"><link href="13" rel="bibliography" /><sup>[<a class="sup">6</a>]</sup></citation>利用PE内部的本地寄存器堆, 将映射问题转变成寻找最大子团的问题, 获得了不错的性能.但是本地寄存器堆的引入导致面积效率不高, 最大子团搜索的时间复杂度也较大.</p>
                </div>
                <div class="p1">
                    <p id="26">本文采用优化后的CGRA结构, 并针对该结构提出了一种新颖的循环映射算法, 能在极短的编译时间内获得较优性能, 从而提高CGRA的面积效率.</p>
                </div>
                <h3 id="27" name="27" class="anchor-tag">2 <b>相关技术</b></h3>
                <h4 class="anchor-tag" id="28" name="28">2.1 CGRA<b>架构</b></h4>
                <div class="p1">
                    <p id="29">图1 (a) 展示了CGRA的系统框图, 该架构由指令存储器, 数据存储器、指令控制器和处理单元阵列组成.图1 (b) 为PE的内部结构, 每个PE包含输入端口, 算术逻辑单元, 输出寄存器、本地寄存器堆和指令寄存器.PE间以二维圆环的方式连接, 每个机器周期PE从指令寄存器中读取配置信息然后执行.图1 (c) 为本文优化后的PE结构, 去掉了本地寄存器堆, 节省了面积, 在一定的面积预算下能容纳更多的PE, 获得更强的计算能力.</p>
                </div>
                <div class="area_img" id="30">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201908010_030.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 CGRA结构图" src="Detail/GetImg?filename=images/WXYJ201908010_030.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>1 CGRA<b>结构图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201908010_030.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="31" name="31">2.2 <b>编译技术</b></h4>
                <div class="p1">
                    <p id="32">编译器提取应用中的循环内核, 将循环体转变成数据流图, 然后将算子映射到PE阵列上.每一次循环迭代以流水线的形式组织, 以一个固定的时间间隔依次启动, 这个间隔称为循环启动间隔 (II) .II越小, 循环执行结束的时间就越短.编译器优化的目标是在合理的编译时间内最小化II的值.</p>
                </div>
                <h3 id="33" name="33" class="anchor-tag">3 <b>循环映射算法</b></h3>
                <div class="p1">
                    <p id="34">粗粒度可重构架构的映射是一个NP完全问题<citation id="67" type="reference"><link href="11" rel="bibliography" /><sup>[<a class="sup">5</a>]</sup></citation>.在面对大尺寸的时间扩展CGRA图和复杂的循环内核时, 由于搜索空间的指数增长, 基于最大公共子图<citation id="68" type="reference"><link href="19" rel="bibliography" /><sup>[<a class="sup">9</a>]</sup></citation>的算法会变得非常得慢.一般性的贪婪搜索算法虽然快, 但不能保证优秀的性能.本文提出的映射算法在调度阶段优化了节点数量, 在放置阶段结合前向贪婪和反向回溯的技术, 编译速度快且性能优异.</p>
                </div>
                <h4 class="anchor-tag" id="35" name="35">3.1 <b>调度</b></h4>
                <div class="p1">
                    <p id="36">本算法采用基于迭代的模调度算法<citation id="69" type="reference"><link href="21" rel="bibliography" /><sup>[<a class="sup">10</a>]</sup></citation>, 首先计算理想的最小循环启动间隔 (MII) , 以MII为II初值进行模调度.算子调度如图2.输入数据流图 (DFG) 中的每个算子都被调度在一个对II取模后的时间片上, 每个节点都应在其输入节点之后的时间片上发射.对于间隔多个周期发射的节点对, 需要插入额外的路由节点以保持正确的数据依赖关系, 这一改变称为平衡<citation id="70" type="reference"><link href="11" rel="bibliography" /><sup>[<a class="sup">5</a>]</sup></citation>.之后, 采取资源共享技术<citation id="71" type="reference"><link href="9" rel="bibliography" /><link href="17" rel="bibliography" /><sup>[<a class="sup">4</a>,<a class="sup">8</a>]</sup></citation>将两个具有相同源节点的路由节点合并成一个节点, 减少路由节点以节省资源.图2 (a) 是一幅5个节点的原始DFG, 图2 (b) 是平衡后的DFG, 在周期0的节点a和周期2的节点b、c之间分别插入了一个路由节点a<sub>r</sub>.图2 (d) 是资源共享后的DFG, 两个路由节点合并成了一个, 节点数量减少, 占用更少的资源.</p>
                </div>
                <div class="area_img" id="37">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201908010_037.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 算子调度" src="Detail/GetImg?filename=images/WXYJ201908010_037.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>2 <b>算子调度</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201908010_037.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="38">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201908010_038.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 放置与互连过程" src="Detail/GetImg?filename=images/WXYJ201908010_038.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>3 <b>放置与互连过程</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201908010_038.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="39" name="39">3.2 <b>放置与互连</b></h4>
                <div class="p1">
                    <p id="40">调度之后, II被提取出来, 数据流图中每个算子的发射时间确定.将CGRA资源图在时间片上复制 (II-1) 次, 得到时间扩展的CGRA图 (TECGRA) .图3 (a) 是一副大小为3x1的CGRA资源图, 图3 (c) 是其在II=2下扩展后的TECGRA图.令D<sub>S</sub>= (V<sub>D</sub>, E<sub>D</sub>) 表示调度后的数据流图, V<sub>D</sub>为算子节点, E<sub>D</sub>为算子节点之间的边, 反映数据依赖关系.R<sub>II</sub>= (V<sub>R</sub>, E<sub>R</sub>) 表示指定II下的TECGRA图, V<sub>R</sub>为PE节点, 代表计算资源, E<sub>R</sub>为各PE节点之间的边, 反映PE之间的互连结构.P= (V<sub>D</sub>, V<sub>R</sub>) 是一个放置对, 表示D<sub>S</sub>的算子V<sub>D</sub>被放置到R<sub>II</sub>的资源节点V<sub>R</sub>上.为所有算子节点都找到一个放置对P, 且D<sub>S</sub>中每条边E<sub>D</sub>都在R<sub>II</sub>上有对应的边E<sub>R</sub>, 这就是循环内核的映射过程.</p>
                </div>
                <div class="p1">
                    <p id="41">本文提出的映射策略由前向贪婪和反向回溯两部分组成.前向贪婪放置在编译时间上有优势, 能在较短的时间内解决放置问题.反向回溯在前向放置失败时寻找一条新的映射路径, 有利于在较低的II下映射成功, 提高编译性能.</p>
                </div>
                <h4 class="anchor-tag" id="42" name="42">3.2.1 前向贪婪放置</h4>
                <div class="p1">
                    <p id="43">在图D<sub>S</sub>中, 指向节点V<sub>D</sub>的边的数量称为V<sub>D</sub>的入度, 由V<sub>D</sub>指出的边的数量是V<sub>D</sub>的出度.入度和出度反映了节点与其相邻节点之间的约束.本算法选择具有最大约束的节点作为根节点V<sub>Droot</sub>, 采用深度优先搜索 (DFS) 算法对D<sub>S</sub>中的节点进行排序, 然后按顺序依次向前映射.该拓扑顺序保证了除根节点外, 每个节点在被放置时, 至少有一个相邻节点已经放置.图3 (b) 展示了对图2 (c) 所示数据流图算子节点进行DFS排序后的结果.</p>
                </div>
                <div class="p1">
                    <p id="44">算子节点在放置时可能有多个有效的候选槽V<sub>R</sub>, 根据公式 (1) 计算所有候选槽的优先级.式中N<sub>R</sub>表示该候选槽V<sub>R</sub>通过连接所有未被使用的PE节点而访问到的PE槽的数量总和, N<sub>D</sub>表示与V<sub>D</sub>有连接的还未放置节点的数量.如果N<sub>R</sub>小于N<sub>D</sub>, 则放置V<sub>D</sub>到V<sub>R</sub>上将无法满足后续节点的资源需求, 该槽优先级为零.如果N<sub>R</sub>等于或大于N<sub>D</sub>, 则资源数量越接近后续节点数量, 该候选槽的优先级越高.该选择方案计算简单, 不需要花费大量的时间, 且能最大化资源的利用率, 给后续的节点留下尽可能多的资源, 有效地提高放置的成功率.</p>
                </div>
                <div class="p1">
                    <p id="45" class="code-formula">
                        <mathml id="45"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mtext>Ρ</mtext><mtext>r</mtext><mtext>i</mtext><mtext>o</mtext><mtext>r</mtext><mtext>i</mtext><mtext>t</mtext><mtext>y</mtext><mo>=</mo><mrow><mo>{</mo><mrow><mtable><mtr><mtd><mn>0</mn><mo>, </mo><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext>Ν</mtext><msub><mrow></mrow><mtext>R</mtext></msub><mo>&lt;</mo><mtext>Ν</mtext><msub><mrow></mrow><mtext>D</mtext></msub></mtd></mtr><mtr><mtd><mfrac><mrow><mtext>Ν</mtext><msub><mrow></mrow><mtext>D</mtext></msub></mrow><mrow><mtext>Ν</mtext><msub><mrow></mrow><mtext>R</mtext></msub></mrow></mfrac><mo>, </mo><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext>Ν</mtext><msub><mrow></mrow><mtext>R</mtext></msub><mo>≥</mo><mtext>Ν</mtext><msub><mrow></mrow><mtext>D</mtext></msub></mtd></mtr></mtable></mrow></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>1</mn><mo stretchy="false">) </mo></mrow></math></mathml>
                    </p>
                </div>
                <h4 class="anchor-tag" id="46" name="46">3.2.2 反向回溯</h4>
                <div class="p1">
                    <p id="47">前向贪婪放置并不总是能生成有效的映射结果, 尤其是当II较小或数据流图较复杂时.为了提高映射的成功率并获得一个更好的性能, 本文提出了一种反向回溯的算法, 该算法利用一种称为回溯表的数据结构.在前向放置中, 每次从多个候选槽中进行选择时, 回溯表会保存放置该数据流图节点时其他未被选择的槽.反向回溯由两步组成:反向恢复和更新.</p>
                </div>
                <div class="p1">
                    <p id="48">当前向放置在节点V<sub>D1</sub>失败时, 回溯到最近的V<sub>D1</sub>已放置的相连接的节点V<sub>D2</sub>, 如果回溯表中V<sub>D2</sub>没有其他的槽, 则回溯到距离V<sub>D1</sub>第二近的节点.对于回溯节点和V<sub>D1</sub>之间的所有节点, 清除回溯表中对应的记录.这一步就是反向恢复.记PE<mathml id="49"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mtext>i</mtext><mtext>t</mtext></msubsup></mrow></math></mathml>为TECGRA图中<i>t</i>时刻的第<i>i</i>个PE槽.图3 (c) 为前向放置失败时的TECGRA图, 如图中虚线所示, 放置最后一个节点e时, 只有PE<mathml id="50"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>3</mn><mn>0</mn></msubsup></mrow></math></mathml>空闲, 而<i>e</i>的前驱节点<i>a</i><sub><i>r</i></sub>所在的PE1<sub>1</sub>槽与PE<mathml id="51"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>3</mn><mn>0</mn></msubsup></mrow></math></mathml>无连接, <i>a</i><sub><i>r</i></sub>与<i>e</i>的数据依赖无法满足, 映射失败.图3 (d) 展示了当前映射下的回溯表, 此时回溯点为节点c (图中虚线) , 但c没有其他候选槽.继续回溯到节点<i>a</i><sub><i>r</i></sub> (图中点划线) , 其候选槽有两个, 于是清空<i>a</i><sub><i>r</i></sub>和<i>e</i>之间所有节点在回溯表中的记录.</p>
                </div>
                <div class="p1">
                    <p id="52">反向恢复后, 查找回溯表, 改变回溯节点的位置到表中优先级最高的槽V<sub>R2</sub>, 并将V<sub>R2</sub>从表中删除.之后继续放置回溯点之后的节点, 重新建立回溯表.这一步称为更新, 保留了V<sub>R2</sub>之前节点的映射结果, 为V<sub>R2</sub>之后的节点提供了一条新的映射路径.交替重复前向与反向过程直到所有节点映射完成.若已经回溯到根节点, 而根节点的回溯表为空, 则增加II, 重新调度和映射, 直至映射成功.如图3 (e) 所示, 将回溯点<i>a</i><sub><i>r</i></sub>映射到回溯表中第一个候选槽PE<mathml id="53"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>2</mn><mn>1</mn></msubsup></mrow></math></mathml>后, 继续前向映射, 最后所有节点均映射成功.此时的回溯表为图3 (f) 所示, 找到了最优性能的映射方案.</p>
                </div>
                <h3 id="54" name="54" class="anchor-tag">4 <b>实验结果</b></h3>
                <div class="p1">
                    <p id="55">为了评估本文的编译框架的性能和效率, 软件上, 从不同的Benchmark中选取了8个不同应用领域的循环内核, 分别采用本文算法与REGIMap<citation id="72" type="reference"><link href="13" rel="bibliography" /><sup>[<a class="sup">6</a>]</sup></citation>进行映射;硬件上, 使用RTL代码实现了图1中两种不同的CGRA架构, 其中PE阵列规模为4x4, 本地寄存器堆大小为4, 并使用DesignCompiler工具在32 nm工艺下进行综合.</p>
                </div>
                <div class="area_img" id="56">
                    <p class="img_tit"><b>表</b>1 <b>循环内核映射性能与编译时间</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="56" border="1"><tr><td rowspan="2"><br />循环<br />内核</td><td rowspan="2">节点<br />数量</td><td colspan="3"><br />本文算法</td><td colspan="3">REGIMap</td></tr><tr><td>II</td><td>IPC</td><td>编译<br />时间 (s) </td><td>II</td><td>IPC</td><td>编译<br />时间<br /> (s) </td></tr><tr><td>aes3</td><td>120</td><td>8</td><td>15</td><td>0.362 4</td><td>8</td><td>15</td><td>114.56</td></tr><tr><td><br />bezier1</td><td>41</td><td>3</td><td>13.67</td><td>0.005 6</td><td>3</td><td>13.67</td><td>13.18</td></tr><tr><td><br />conven1</td><td>41</td><td>3</td><td>13.67</td><td>0.028 9</td><td>3</td><td>13.67</td><td>9.430 7</td></tr><tr><td><br />fft</td><td>92</td><td>8</td><td>11.5</td><td>0.024 7</td><td>-</td><td>-</td><td>-</td></tr><tr><td><br />gemm1</td><td>22</td><td>2</td><td>11</td><td>0.003 2</td><td>2</td><td>11</td><td>0.838 6</td></tr><tr><td><br />ifft5</td><td>70</td><td>5</td><td>14</td><td>0.011 7</td><td>6</td><td>11.67</td><td>0.603 4</td></tr><tr><td><br />md5</td><td>47</td><td>10</td><td>4.7</td><td>0.298 4</td><td>12</td><td>3.92</td><td>1 273.57</td></tr><tr><td><br />unstruc-<br />tured2</td><td>23</td><td>3</td><td>7.67</td><td>0.012 1</td><td>2</td><td>11.5</td><td>1.398 8</td></tr><tr><td><br />平均值</td><td></td><td></td><td>11.39</td><td>0.103 2</td><td></td><td>11.49</td><td>201.94</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="57">表1列出了每个循环内核的算子节点数量, 以及采用本文算法和REGIMap分别对循环内核进行编译后的性能和编译时间.对于fft, REGIMap映射失败, 本文算法映射成功率更高, 适用于更广泛的应用.将循环内核算子数量除以II来估计每个内核编译后的每周期指令数 (IPC) .不纳入FFT, 本文算法的平均IPC为11.39, REGIMap为11.49, 说明即使在缺少本地寄存器优势的情形下, 本文算法的回溯机制仍能带来与REGIMap一致的编译性能.对于aes3、md5这类节点数量多或DFG图复杂的循环内核, 本文算法均能在稳定且少量的时间内完成.而REGIMap由于采用的是最大子团搜索算法, 在面对此类应用时搜索空间指数增长, 编译速度慢.本文算法的平均编译时间为0.1032 s, 而REGIMap为201.94 s, 本文算法获得了1 955倍的速度提升.</p>
                </div>
                <div class="area_img" id="58">
                    <p class="img_tit"><b>表</b>2 <b>不同框架的面积与效率</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="58" border="1"><tr><td><br />框架</td><td>面积<br /> (mm<sup>2</sup>) </td><td>平均IPC</td><td>面积效率<br /> (IPC/mm<sup>2</sup>) </td></tr><tr><td><br />本文框架</td><td>0.154 3</td><td>11.39</td><td>73.82</td></tr><tr><td><br />REGIMap</td><td>0.211 5</td><td>11.49</td><td>54.33</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="59">表2为本文框架与REGIMap的面积与面积效率.优化PE结构, 去掉寄存器堆后, 本文框架的CGRA在面积上节省了27%.以实现每IPC所占用的面积来衡量面积效率, 本文框架在面积效率上提升了36%.</p>
                </div>
                <h3 id="60" name="60" class="anchor-tag">5 <b>结束语</b></h3>
                <div class="p1">
                    <p id="61">本文采用软硬件协同的技术, 针对粗粒度可重构架提出了一种快速高效的编译框架, 简化了处理单元的结构, 节省了面积, 并基于该简化结构提出了一种新颖的循环映射算法.算法结合了前向贪婪和反向回溯两种思想, 保证了编译时间的稳定和性能的优异.实验证明, 本文框架与当前先进的REGIMap框架相比, 编译速度提升了1955倍, 面积效率达到了1.36倍.</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="3">
                            <a id="bibliography_1" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A space-and energy-efficient code compression/decompression technique for coarse-grained reconfigurable architectures">

                                <b>[1]</b> EGGER B, LEE H, KANG D, et al.A space-and energy-efficient code compression/decompression technique for coarse-grained reconfigurable architectures[C]//2017 IEEE/ACM International Symposium on Code Generation and Optimization (CGO) .Austin:IEEE, 2017:197-209.
                            </a>
                        </p>
                        <p id="5">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Eyeriss:A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks">

                                <b>[2]</b> CHEN Y H, EMER J, SZE V.Eyeriss:A spatial architecture for energy-efficient dataflow for convolutional neural networks[C]//2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) .Seoul:IEEE, 2016:367-379.
                            </a>
                        </p>
                        <p id="7">
                            <a id="bibliography_3" target="_blank" href="http://scholar.cnki.net/result.aspx?q=HRL:Efficient and flexible reconfigurable logic for near-data processing">

                                <b>[3]</b> GAO M, KOZYRAKIS C.HRL:Efficient and flexible reconfigurable logic for near-data processing[C]//2016 IEEE International Symposium on High Performance Computer Architecture (HPCA) .Barcelona:IEEE, 2016:126-137.
                            </a>
                        </p>
                        <p id="9">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Graph Minor Approach for Application Mapping on CGRAs">

                                <b>[4]</b> CHEN L, MITRA T.Graph minor approach for application mapping on CGRAs[C]//2012 International Conference on Field-Programmable Technology.Seoul:IEEE, 2012:285-292.
                            </a>
                        </p>
                        <p id="11">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=EPIMap:using epimorphism to map applications on CGRAs">

                                <b>[5]</b> HAMZEH M, SHRIVASTAVA A, VRUDHULA S.EPIMap:Using epimorphism to map applications on CGRAs[C]// DAC Design Automation Conference 2012.San Francisco:IEEE, 2012:1280-1287.
                            </a>
                        </p>
                        <p id="13">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Regimap:Register-Aware Application Mapping on Coarse-Grained Reconfigurable Architectures (Cgras)">

                                <b>[6]</b> HAMZEH M, SHRIVASTAVA A, VRUDHULA S.REGIMap:register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs) [C]//Proceedings of the 50th Annual Design Automation Conference.Austin:ACM, 2013:18.
                            </a>
                        </p>
                        <p id="15">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=RAMP:resource-aware mapping for CGRAs">

                                <b>[7]</b> DAVE S, BALASUBRAMANIAN M, SHRIVASTAVA A.RAMP:resource-aware mapping for CGRAs[C]//2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC) .San Francisco:IEEE, 2018:1-6.
                            </a>
                        </p>
                        <p id="17">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Resource-saving compile flow for coarse-grained reconfigurable architectures">

                                <b>[8]</b> ZHAO Z, SHENG W, JING N, et al.Resource-saving compile flow for coarse-grained reconfigurable architectures[C]//2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig) .Cancun:IEEE, 2015:1-8.
                            </a>
                        </p>
                        <p id="19">
                            <a id="bibliography_9" target="_blank" href="/kcms/detail/detail.aspx?dbcode=SSJD&amp;filename=SSJD00002643107&amp;v=Mjk5NDJqbFVyM01KVmM9Tmo3QmFyTzRIdEhPcVl0R1plc0lZM2s1ekJkaDRqOTlTWHFScnhveGNNSDdSN3FlYnVkdEZT&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[9]</b> LEVI G.A note on the derivation of maximal common subgraphs of two directed or undirected graphs[J].Calcolo, 1973, 9 (4) :341-352.
                            </a>
                        </p>
                        <p id="21">
                            <a id="bibliography_10" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Iterative modulo scheduling: an algorithm for software pipelining loops">

                                <b>[10]</b> RAU B R.Iterative module scheduling:An algorithm for software pipelining loops[C]//The 27th Annual IEEE/ACM International Symposium on Microarchitecture.San Jose:IEEE, 1994:63-74.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201908010" />
        <input id="dpi" type="hidden" value="800" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201908010&amp;v=MjcxOTFNcDQ5RVpJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5bm5WN3JPTWpYU1pMRzRIOWo=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
