# This script segment is generated automatically by AutoPilot

set id 7
set name DigitRec_mux_1207_32_1_1
set corename simcore_mux
set op mux
set stage_num 1
set din0_width 32
set din0_signed 0
set din1_width 32
set din1_signed 0
set din2_width 32
set din2_signed 0
set din3_width 32
set din3_signed 0
set din4_width 32
set din4_signed 0
set din5_width 32
set din5_signed 0
set din6_width 32
set din6_signed 0
set din7_width 32
set din7_signed 0
set din8_width 32
set din8_signed 0
set din9_width 32
set din9_signed 0
set din10_width 32
set din10_signed 0
set din11_width 32
set din11_signed 0
set din12_width 32
set din12_signed 0
set din13_width 32
set din13_signed 0
set din14_width 32
set din14_signed 0
set din15_width 32
set din15_signed 0
set din16_width 32
set din16_signed 0
set din17_width 32
set din17_signed 0
set din18_width 32
set din18_signed 0
set din19_width 32
set din19_signed 0
set din20_width 32
set din20_signed 0
set din21_width 32
set din21_signed 0
set din22_width 32
set din22_signed 0
set din23_width 32
set din23_signed 0
set din24_width 32
set din24_signed 0
set din25_width 32
set din25_signed 0
set din26_width 32
set din26_signed 0
set din27_width 32
set din27_signed 0
set din28_width 32
set din28_signed 0
set din29_width 32
set din29_signed 0
set din30_width 32
set din30_signed 0
set din31_width 32
set din31_signed 0
set din32_width 32
set din32_signed 0
set din33_width 32
set din33_signed 0
set din34_width 32
set din34_signed 0
set din35_width 32
set din35_signed 0
set din36_width 32
set din36_signed 0
set din37_width 32
set din37_signed 0
set din38_width 32
set din38_signed 0
set din39_width 32
set din39_signed 0
set din40_width 32
set din40_signed 0
set din41_width 32
set din41_signed 0
set din42_width 32
set din42_signed 0
set din43_width 32
set din43_signed 0
set din44_width 32
set din44_signed 0
set din45_width 32
set din45_signed 0
set din46_width 32
set din46_signed 0
set din47_width 32
set din47_signed 0
set din48_width 32
set din48_signed 0
set din49_width 32
set din49_signed 0
set din50_width 32
set din50_signed 0
set din51_width 32
set din51_signed 0
set din52_width 32
set din52_signed 0
set din53_width 32
set din53_signed 0
set din54_width 32
set din54_signed 0
set din55_width 32
set din55_signed 0
set din56_width 32
set din56_signed 0
set din57_width 32
set din57_signed 0
set din58_width 32
set din58_signed 0
set din59_width 32
set din59_signed 0
set din60_width 32
set din60_signed 0
set din61_width 32
set din61_signed 0
set din62_width 32
set din62_signed 0
set din63_width 32
set din63_signed 0
set din64_width 32
set din64_signed 0
set din65_width 32
set din65_signed 0
set din66_width 32
set din66_signed 0
set din67_width 32
set din67_signed 0
set din68_width 32
set din68_signed 0
set din69_width 32
set din69_signed 0
set din70_width 32
set din70_signed 0
set din71_width 32
set din71_signed 0
set din72_width 32
set din72_signed 0
set din73_width 32
set din73_signed 0
set din74_width 32
set din74_signed 0
set din75_width 32
set din75_signed 0
set din76_width 32
set din76_signed 0
set din77_width 32
set din77_signed 0
set din78_width 32
set din78_signed 0
set din79_width 32
set din79_signed 0
set din80_width 32
set din80_signed 0
set din81_width 32
set din81_signed 0
set din82_width 32
set din82_signed 0
set din83_width 32
set din83_signed 0
set din84_width 32
set din84_signed 0
set din85_width 32
set din85_signed 0
set din86_width 32
set din86_signed 0
set din87_width 32
set din87_signed 0
set din88_width 32
set din88_signed 0
set din89_width 32
set din89_signed 0
set din90_width 32
set din90_signed 0
set din91_width 32
set din91_signed 0
set din92_width 32
set din92_signed 0
set din93_width 32
set din93_signed 0
set din94_width 32
set din94_signed 0
set din95_width 32
set din95_signed 0
set din96_width 32
set din96_signed 0
set din97_width 32
set din97_signed 0
set din98_width 32
set din98_signed 0
set din99_width 32
set din99_signed 0
set din100_width 32
set din100_signed 0
set din101_width 32
set din101_signed 0
set din102_width 32
set din102_signed 0
set din103_width 32
set din103_signed 0
set din104_width 32
set din104_signed 0
set din105_width 32
set din105_signed 0
set din106_width 32
set din106_signed 0
set din107_width 32
set din107_signed 0
set din108_width 32
set din108_signed 0
set din109_width 32
set din109_signed 0
set din110_width 32
set din110_signed 0
set din111_width 32
set din111_signed 0
set din112_width 32
set din112_signed 0
set din113_width 32
set din113_signed 0
set din114_width 32
set din114_signed 0
set din115_width 32
set din115_signed 0
set din116_width 32
set din116_signed 0
set din117_width 32
set din117_signed 0
set din118_width 32
set din118_signed 0
set din119_width 32
set din119_signed 0
set din120_width 7
set din120_signed 0
set dout_width 32
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mux} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


set op mux
set corename Multiplexer
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    din21_width ${din21_width} \
    din21_signed ${din21_signed} \
    din22_width ${din22_width} \
    din22_signed ${din22_signed} \
    din23_width ${din23_width} \
    din23_signed ${din23_signed} \
    din24_width ${din24_width} \
    din24_signed ${din24_signed} \
    din25_width ${din25_width} \
    din25_signed ${din25_signed} \
    din26_width ${din26_width} \
    din26_signed ${din26_signed} \
    din27_width ${din27_width} \
    din27_signed ${din27_signed} \
    din28_width ${din28_width} \
    din28_signed ${din28_signed} \
    din29_width ${din29_width} \
    din29_signed ${din29_signed} \
    din30_width ${din30_width} \
    din30_signed ${din30_signed} \
    din31_width ${din31_width} \
    din31_signed ${din31_signed} \
    din32_width ${din32_width} \
    din32_signed ${din32_signed} \
    din33_width ${din33_width} \
    din33_signed ${din33_signed} \
    din34_width ${din34_width} \
    din34_signed ${din34_signed} \
    din35_width ${din35_width} \
    din35_signed ${din35_signed} \
    din36_width ${din36_width} \
    din36_signed ${din36_signed} \
    din37_width ${din37_width} \
    din37_signed ${din37_signed} \
    din38_width ${din38_width} \
    din38_signed ${din38_signed} \
    din39_width ${din39_width} \
    din39_signed ${din39_signed} \
    din40_width ${din40_width} \
    din40_signed ${din40_signed} \
    din41_width ${din41_width} \
    din41_signed ${din41_signed} \
    din42_width ${din42_width} \
    din42_signed ${din42_signed} \
    din43_width ${din43_width} \
    din43_signed ${din43_signed} \
    din44_width ${din44_width} \
    din44_signed ${din44_signed} \
    din45_width ${din45_width} \
    din45_signed ${din45_signed} \
    din46_width ${din46_width} \
    din46_signed ${din46_signed} \
    din47_width ${din47_width} \
    din47_signed ${din47_signed} \
    din48_width ${din48_width} \
    din48_signed ${din48_signed} \
    din49_width ${din49_width} \
    din49_signed ${din49_signed} \
    din50_width ${din50_width} \
    din50_signed ${din50_signed} \
    din51_width ${din51_width} \
    din51_signed ${din51_signed} \
    din52_width ${din52_width} \
    din52_signed ${din52_signed} \
    din53_width ${din53_width} \
    din53_signed ${din53_signed} \
    din54_width ${din54_width} \
    din54_signed ${din54_signed} \
    din55_width ${din55_width} \
    din55_signed ${din55_signed} \
    din56_width ${din56_width} \
    din56_signed ${din56_signed} \
    din57_width ${din57_width} \
    din57_signed ${din57_signed} \
    din58_width ${din58_width} \
    din58_signed ${din58_signed} \
    din59_width ${din59_width} \
    din59_signed ${din59_signed} \
    din60_width ${din60_width} \
    din60_signed ${din60_signed} \
    din61_width ${din61_width} \
    din61_signed ${din61_signed} \
    din62_width ${din62_width} \
    din62_signed ${din62_signed} \
    din63_width ${din63_width} \
    din63_signed ${din63_signed} \
    din64_width ${din64_width} \
    din64_signed ${din64_signed} \
    din65_width ${din65_width} \
    din65_signed ${din65_signed} \
    din66_width ${din66_width} \
    din66_signed ${din66_signed} \
    din67_width ${din67_width} \
    din67_signed ${din67_signed} \
    din68_width ${din68_width} \
    din68_signed ${din68_signed} \
    din69_width ${din69_width} \
    din69_signed ${din69_signed} \
    din70_width ${din70_width} \
    din70_signed ${din70_signed} \
    din71_width ${din71_width} \
    din71_signed ${din71_signed} \
    din72_width ${din72_width} \
    din72_signed ${din72_signed} \
    din73_width ${din73_width} \
    din73_signed ${din73_signed} \
    din74_width ${din74_width} \
    din74_signed ${din74_signed} \
    din75_width ${din75_width} \
    din75_signed ${din75_signed} \
    din76_width ${din76_width} \
    din76_signed ${din76_signed} \
    din77_width ${din77_width} \
    din77_signed ${din77_signed} \
    din78_width ${din78_width} \
    din78_signed ${din78_signed} \
    din79_width ${din79_width} \
    din79_signed ${din79_signed} \
    din80_width ${din80_width} \
    din80_signed ${din80_signed} \
    din81_width ${din81_width} \
    din81_signed ${din81_signed} \
    din82_width ${din82_width} \
    din82_signed ${din82_signed} \
    din83_width ${din83_width} \
    din83_signed ${din83_signed} \
    din84_width ${din84_width} \
    din84_signed ${din84_signed} \
    din85_width ${din85_width} \
    din85_signed ${din85_signed} \
    din86_width ${din86_width} \
    din86_signed ${din86_signed} \
    din87_width ${din87_width} \
    din87_signed ${din87_signed} \
    din88_width ${din88_width} \
    din88_signed ${din88_signed} \
    din89_width ${din89_width} \
    din89_signed ${din89_signed} \
    din90_width ${din90_width} \
    din90_signed ${din90_signed} \
    din91_width ${din91_width} \
    din91_signed ${din91_signed} \
    din92_width ${din92_width} \
    din92_signed ${din92_signed} \
    din93_width ${din93_width} \
    din93_signed ${din93_signed} \
    din94_width ${din94_width} \
    din94_signed ${din94_signed} \
    din95_width ${din95_width} \
    din95_signed ${din95_signed} \
    din96_width ${din96_width} \
    din96_signed ${din96_signed} \
    din97_width ${din97_width} \
    din97_signed ${din97_signed} \
    din98_width ${din98_width} \
    din98_signed ${din98_signed} \
    din99_width ${din99_width} \
    din99_signed ${din99_signed} \
    din100_width ${din100_width} \
    din100_signed ${din100_signed} \
    din101_width ${din101_width} \
    din101_signed ${din101_signed} \
    din102_width ${din102_width} \
    din102_signed ${din102_signed} \
    din103_width ${din103_width} \
    din103_signed ${din103_signed} \
    din104_width ${din104_width} \
    din104_signed ${din104_signed} \
    din105_width ${din105_width} \
    din105_signed ${din105_signed} \
    din106_width ${din106_width} \
    din106_signed ${din106_signed} \
    din107_width ${din107_width} \
    din107_signed ${din107_signed} \
    din108_width ${din108_width} \
    din108_signed ${din108_signed} \
    din109_width ${din109_width} \
    din109_signed ${din109_signed} \
    din110_width ${din110_width} \
    din110_signed ${din110_signed} \
    din111_width ${din111_width} \
    din111_signed ${din111_signed} \
    din112_width ${din112_width} \
    din112_signed ${din112_signed} \
    din113_width ${din113_width} \
    din113_signed ${din113_signed} \
    din114_width ${din114_width} \
    din114_signed ${din114_signed} \
    din115_width ${din115_width} \
    din115_signed ${din115_signed} \
    din116_width ${din116_width} \
    din116_signed ${din116_signed} \
    din117_width ${din117_width} \
    din117_signed ${din117_signed} \
    din118_width ${din118_width} \
    din118_signed ${din118_signed} \
    din119_width ${din119_width} \
    din119_signed ${din119_signed} \
    din120_width ${din120_width} \
    din120_signed ${din120_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name sub_ln78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sub_ln78 \
    op interface \
    ports { sub_ln78 { I 7 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name knn_set \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set \
    op interface \
    ports { knn_set { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name knn_set_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_1 \
    op interface \
    ports { knn_set_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name knn_set_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_2 \
    op interface \
    ports { knn_set_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name knn_set_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_3 \
    op interface \
    ports { knn_set_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name knn_set_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_4 \
    op interface \
    ports { knn_set_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name knn_set_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_5 \
    op interface \
    ports { knn_set_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name knn_set_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_6 \
    op interface \
    ports { knn_set_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name knn_set_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_7 \
    op interface \
    ports { knn_set_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name knn_set_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_8 \
    op interface \
    ports { knn_set_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name knn_set_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_9 \
    op interface \
    ports { knn_set_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name knn_set_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_10 \
    op interface \
    ports { knn_set_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name knn_set_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_11 \
    op interface \
    ports { knn_set_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name knn_set_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_12 \
    op interface \
    ports { knn_set_12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name knn_set_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_13 \
    op interface \
    ports { knn_set_13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name knn_set_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_14 \
    op interface \
    ports { knn_set_14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name knn_set_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_15 \
    op interface \
    ports { knn_set_15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name knn_set_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_16 \
    op interface \
    ports { knn_set_16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name knn_set_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_17 \
    op interface \
    ports { knn_set_17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name knn_set_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_18 \
    op interface \
    ports { knn_set_18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name knn_set_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_19 \
    op interface \
    ports { knn_set_19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name knn_set_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_20 \
    op interface \
    ports { knn_set_20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name knn_set_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_21 \
    op interface \
    ports { knn_set_21 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name knn_set_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_22 \
    op interface \
    ports { knn_set_22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name knn_set_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_23 \
    op interface \
    ports { knn_set_23 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name knn_set_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_24 \
    op interface \
    ports { knn_set_24 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name knn_set_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_25 \
    op interface \
    ports { knn_set_25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name knn_set_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_26 \
    op interface \
    ports { knn_set_26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name knn_set_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_27 \
    op interface \
    ports { knn_set_27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name knn_set_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_28 \
    op interface \
    ports { knn_set_28 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name knn_set_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_29 \
    op interface \
    ports { knn_set_29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name knn_set_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_30 \
    op interface \
    ports { knn_set_30 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name knn_set_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_31 \
    op interface \
    ports { knn_set_31 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name knn_set_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_32 \
    op interface \
    ports { knn_set_32 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name knn_set_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_33 \
    op interface \
    ports { knn_set_33 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name knn_set_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_34 \
    op interface \
    ports { knn_set_34 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name knn_set_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_35 \
    op interface \
    ports { knn_set_35 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name knn_set_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_36 \
    op interface \
    ports { knn_set_36 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name knn_set_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_37 \
    op interface \
    ports { knn_set_37 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name knn_set_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_38 \
    op interface \
    ports { knn_set_38 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name knn_set_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_39 \
    op interface \
    ports { knn_set_39 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name knn_set_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_40 \
    op interface \
    ports { knn_set_40 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name knn_set_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_41 \
    op interface \
    ports { knn_set_41 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name knn_set_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_42 \
    op interface \
    ports { knn_set_42 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name knn_set_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_43 \
    op interface \
    ports { knn_set_43 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name knn_set_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_44 \
    op interface \
    ports { knn_set_44 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name knn_set_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_45 \
    op interface \
    ports { knn_set_45 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name knn_set_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_46 \
    op interface \
    ports { knn_set_46 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name knn_set_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_47 \
    op interface \
    ports { knn_set_47 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name knn_set_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_48 \
    op interface \
    ports { knn_set_48 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name knn_set_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_49 \
    op interface \
    ports { knn_set_49 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name knn_set_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_50 \
    op interface \
    ports { knn_set_50 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name knn_set_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_51 \
    op interface \
    ports { knn_set_51 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name knn_set_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_52 \
    op interface \
    ports { knn_set_52 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name knn_set_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_53 \
    op interface \
    ports { knn_set_53 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name knn_set_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_54 \
    op interface \
    ports { knn_set_54 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name knn_set_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_55 \
    op interface \
    ports { knn_set_55 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name knn_set_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_56 \
    op interface \
    ports { knn_set_56 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name knn_set_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_57 \
    op interface \
    ports { knn_set_57 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name knn_set_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_58 \
    op interface \
    ports { knn_set_58 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name knn_set_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_59 \
    op interface \
    ports { knn_set_59 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name knn_set_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_60 \
    op interface \
    ports { knn_set_60 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name knn_set_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_61 \
    op interface \
    ports { knn_set_61 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name knn_set_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_62 \
    op interface \
    ports { knn_set_62 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name knn_set_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_63 \
    op interface \
    ports { knn_set_63 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name knn_set_64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_64 \
    op interface \
    ports { knn_set_64 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name knn_set_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_65 \
    op interface \
    ports { knn_set_65 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name knn_set_66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_66 \
    op interface \
    ports { knn_set_66 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name knn_set_67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_67 \
    op interface \
    ports { knn_set_67 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name knn_set_68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_68 \
    op interface \
    ports { knn_set_68 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name knn_set_69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_69 \
    op interface \
    ports { knn_set_69 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name knn_set_70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_70 \
    op interface \
    ports { knn_set_70 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name knn_set_71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_71 \
    op interface \
    ports { knn_set_71 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name knn_set_72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_72 \
    op interface \
    ports { knn_set_72 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name knn_set_73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_73 \
    op interface \
    ports { knn_set_73 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name knn_set_74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_74 \
    op interface \
    ports { knn_set_74 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name knn_set_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_75 \
    op interface \
    ports { knn_set_75 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name knn_set_76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_76 \
    op interface \
    ports { knn_set_76 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name knn_set_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_77 \
    op interface \
    ports { knn_set_77 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name knn_set_78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_78 \
    op interface \
    ports { knn_set_78 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name knn_set_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_79 \
    op interface \
    ports { knn_set_79 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name knn_set_80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_80 \
    op interface \
    ports { knn_set_80 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name knn_set_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_81 \
    op interface \
    ports { knn_set_81 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name knn_set_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_82 \
    op interface \
    ports { knn_set_82 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name knn_set_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_83 \
    op interface \
    ports { knn_set_83 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name knn_set_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_84 \
    op interface \
    ports { knn_set_84 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name knn_set_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_85 \
    op interface \
    ports { knn_set_85 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name knn_set_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_86 \
    op interface \
    ports { knn_set_86 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name knn_set_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_87 \
    op interface \
    ports { knn_set_87 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name knn_set_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_88 \
    op interface \
    ports { knn_set_88 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name knn_set_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_89 \
    op interface \
    ports { knn_set_89 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name knn_set_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_90 \
    op interface \
    ports { knn_set_90 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name knn_set_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_91 \
    op interface \
    ports { knn_set_91 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name knn_set_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_92 \
    op interface \
    ports { knn_set_92 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name knn_set_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_93 \
    op interface \
    ports { knn_set_93 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name knn_set_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_94 \
    op interface \
    ports { knn_set_94 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name knn_set_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_95 \
    op interface \
    ports { knn_set_95 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name knn_set_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_96 \
    op interface \
    ports { knn_set_96 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name knn_set_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_97 \
    op interface \
    ports { knn_set_97 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name knn_set_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_98 \
    op interface \
    ports { knn_set_98 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name knn_set_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_99 \
    op interface \
    ports { knn_set_99 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name knn_set_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_100 \
    op interface \
    ports { knn_set_100 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name knn_set_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_101 \
    op interface \
    ports { knn_set_101 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name knn_set_102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_102 \
    op interface \
    ports { knn_set_102 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name knn_set_103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_103 \
    op interface \
    ports { knn_set_103 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name knn_set_104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_104 \
    op interface \
    ports { knn_set_104 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name knn_set_105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_105 \
    op interface \
    ports { knn_set_105 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name knn_set_106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_106 \
    op interface \
    ports { knn_set_106 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name knn_set_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_107 \
    op interface \
    ports { knn_set_107 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name knn_set_108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_108 \
    op interface \
    ports { knn_set_108 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name knn_set_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_109 \
    op interface \
    ports { knn_set_109 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name knn_set_110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_110 \
    op interface \
    ports { knn_set_110 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name knn_set_111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_111 \
    op interface \
    ports { knn_set_111 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name knn_set_112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_112 \
    op interface \
    ports { knn_set_112 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name knn_set_113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_113 \
    op interface \
    ports { knn_set_113 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name knn_set_114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_114 \
    op interface \
    ports { knn_set_114 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name knn_set_115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_115 \
    op interface \
    ports { knn_set_115 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name knn_set_116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_116 \
    op interface \
    ports { knn_set_116 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name knn_set_117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_117 \
    op interface \
    ports { knn_set_117 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name knn_set_118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_118 \
    op interface \
    ports { knn_set_118 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name knn_set_119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_119 \
    op interface \
    ports { knn_set_119 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name max_dist_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_dist_out \
    op interface \
    ports { max_dist_out { O 32 vector } max_dist_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name max_dist_id_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_max_dist_id_out \
    op interface \
    ports { max_dist_id_out { O 7 vector } max_dist_id_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName DigitRec_flow_control_loop_pipe_sequential_init_U
set CompName DigitRec_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix DigitRec_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


