// Seed: 1603216475
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1
);
  assign id_0 = 1'b0;
  always begin
    id_0 = id_1;
  end
  wire id_3;
  assign id_0 = 1;
  module_0(
      id_3, id_3, id_3, id_3
  );
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
  task id_5;
    input id_6;
  endtask
endmodule
