

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Wed Apr  9 16:23:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.392 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        1|  4296605671|  4.000 ns|  17.186 sec|    1|  4296605671|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |       23|    65558|  92.000 ns|  0.262 ms|   23|  65558|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_518_1  |        0|  4296605670|  27 ~ 65562|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     471|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       13|    13|    4741|    5095|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     211|    -|
|Register         |        -|     -|     586|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       13|    13|    5327|    5777|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     1|       2|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |       13|  13|  4741|  5095|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |       13|  13|  4741|  5095|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add2_i_fu_790_p2                    |         +|   0|  0|  21|          14|           4|
    |add5_i_fu_820_p2                    |         +|   0|  0|  21|          14|           4|
    |add_i_fu_842_p2                     |         +|   0|  0|  21|          14|           3|
    |add_ln1404_fu_884_p2                |         +|   0|  0|  24|          17|           2|
    |add_ln1488_fu_1217_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln518_fu_1083_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln705_fu_1126_p2                |         +|   0|  0|  17|          10|          10|
    |barWidthMinSamples_fu_806_p2        |         +|   0|  0|  17|          10|           2|
    |sub40_i_fu_878_p2                   |         +|   0|  0|  24|          17|           2|
    |sub_i_i_i_fu_872_p2                 |         +|   0|  0|  18|          11|           2|
    |cmp126_i_fu_896_p2                  |      icmp|   0|  0|  11|           8|           1|
    |cmp12_i_fu_1187_p2                  |      icmp|   0|  0|  13|          16|           1|
    |cmp141_i_fu_902_p2                  |      icmp|   0|  0|  11|           8|           1|
    |cmp2_i381_fu_712_p2                 |      icmp|   0|  0|  11|           8|           1|
    |cmp59_i_fu_890_p2                   |      icmp|   0|  0|  11|           8|           1|
    |cmp8_fu_706_p2                      |      icmp|   0|  0|  11|           8|           1|
    |icmp_fu_836_p2                      |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln1217_fu_1004_p2              |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1404_1_fu_1112_p2            |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1404_fu_1202_p2              |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1639_1_fu_1229_p2            |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1639_2_fu_1242_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1639_fu_1223_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln518_fu_1078_p2               |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln691_fu_1103_p2               |      icmp|   0|  0|  13|          16|          16|
    |ult_fu_1098_p2                      |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |or_ln1639_1_fu_1248_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1639_2_fu_1255_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1639_fu_1235_p2                |        or|   0|  0|   2|           1|           1|
    |outpix_val_V_1_fu_734_p3            |    select|   0|  0|  10|           1|           1|
    |outpix_val_V_2_fu_758_p3            |    select|   0|  0|   9|           1|           2|
    |outpix_val_V_fu_718_p3              |    select|   0|  0|   9|           1|           2|
    |pix_val_V_10_fu_774_p3              |    select|   0|  0|  10|           1|           2|
    |pix_val_V_fu_766_p3                 |    select|   0|  0|  10|           1|           1|
    |select_ln1488_fu_1208_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln214_fu_984_p3              |    select|   0|  0|  10|           1|          10|
    |select_ln507_2_cast_cast_fu_750_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln507_cast_fu_726_p3         |    select|   0|  0|   4|           1|           1|
    |select_ln507_fu_742_p3              |    select|   0|  0|   7|           1|           1|
    |rev357_fu_1164_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln691_fu_1196_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 471|         307|         152|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done                      |   9|          2|    1|          2|
    |hBarSel_3_loc_0_fu_316       |   9|          2|    8|         16|
    |hBarSel_4_loc_0_fu_344       |   9|          2|    8|         16|
    |hBarSel_5_loc_0_fu_300       |   9|          2|    8|         16|
    |hBarSel_loc_0_fu_332         |   9|          2|    8|         16|
    |hdata_flag_0_reg_480         |   9|          2|    1|          2|
    |hdata_loc_0_fu_324           |   9|          2|   16|         32|
    |ovrlayYUV_write              |   9|          2|    1|          2|
    |rampVal_2_flag_0_reg_492     |   9|          2|    1|          2|
    |rampVal_2_loc_0_fu_308       |   9|          2|   16|         32|
    |rampVal_3_flag_0_reg_468     |   9|          2|    1|          2|
    |rampVal_3_loc_0_fu_352       |   9|          2|   16|         32|
    |rampVal_loc_0_fu_348         |   9|          2|   16|         32|
    |real_start                   |   9|          2|    1|          2|
    |srcYUV_read                  |   9|          2|    1|          2|
    |vBarSel_2_loc_0_fu_320       |   9|          2|    8|         16|
    |vBarSel_3_loc_0_fu_304       |   9|          2|    8|         16|
    |vBarSel_loc_0_fu_336         |   9|          2|    8|         16|
    |y_fu_284                     |   9|          2|   16|         32|
    |zonePlateVAddr_loc_0_fu_340  |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 211|         46|  160|        324|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1404_reg_1555                                              |  17|   0|   17|          0|
    |add_ln1488_reg_1670                                              |  10|   0|   10|          0|
    |ap_CS_fsm                                                        |   5|   0|    5|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |barWidthMinSamples_reg_1529                                      |  10|   0|   10|          0|
    |barWidth_reg_1539                                                |  11|   0|   11|          0|
    |cmp126_i_reg_1565                                                |   1|   0|    1|          0|
    |cmp12_i_reg_1650                                                 |   1|   0|    1|          0|
    |cmp141_i_reg_1570                                                |   1|   0|    1|          0|
    |cmp2_i381_reg_1484                                               |   1|   0|    1|          0|
    |cmp59_i_reg_1560                                                 |   1|   0|    1|          0|
    |cmp8_reg_1434                                                    |   1|   0|    1|          0|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg  |   1|   0|    1|          0|
    |hBarSel                                                          |   3|   0|    3|          0|
    |hBarSel_1                                                        |   3|   0|    3|          0|
    |hBarSel_2                                                        |   8|   0|    8|          0|
    |hBarSel_3                                                        |   3|   0|    3|          0|
    |hBarSel_3_loc_0_fu_316                                           |   8|   0|    8|          0|
    |hBarSel_4_loc_0_fu_344                                           |   8|   0|    8|          0|
    |hBarSel_5_loc_0_fu_300                                           |   8|   0|    8|          0|
    |hBarSel_loc_0_fu_332                                             |   8|   0|    8|          0|
    |hdata                                                            |  16|   0|   16|          0|
    |hdata_flag_0_reg_480                                             |   1|   0|    1|          0|
    |hdata_loc_0_fu_324                                               |  16|   0|   16|          0|
    |hdata_new_0_fu_328                                               |  16|   0|   16|          0|
    |icmp_ln1217_reg_1592                                             |   1|   0|    1|          0|
    |icmp_ln1404_1_reg_1635                                           |   1|   0|    1|          0|
    |icmp_ln1404_reg_1660                                             |   1|   0|    1|          0|
    |icmp_ln691_reg_1630                                              |   1|   0|    1|          0|
    |icmp_reg_1534                                                    |   1|   0|    1|          0|
    |or_ln1639_1_reg_1680                                             |   1|   0|    1|          0|
    |or_ln1639_2_reg_1685                                             |   1|   0|    1|          0|
    |or_ln1639_reg_1675                                               |   1|   0|    1|          0|
    |outpix_val_V_1_reg_1499                                          |   4|   0|   10|          6|
    |outpix_val_V_2_reg_1514                                          |   5|   0|   10|          5|
    |outpix_val_V_5_fu_288                                            |  10|   0|   10|          0|
    |outpix_val_V_5_load_reg_1610                                     |  10|   0|   10|          0|
    |outpix_val_V_6_fu_292                                            |  10|   0|   10|          0|
    |outpix_val_V_6_load_reg_1615                                     |  10|   0|   10|          0|
    |outpix_val_V_7_fu_296                                            |  10|   0|   10|          0|
    |outpix_val_V_7_load_reg_1620                                     |  10|   0|   10|          0|
    |outpix_val_V_reg_1489                                            |   7|   0|   10|          3|
    |p_0_0_0_0_0129360_lcssa367_fu_272                                |  10|   0|   10|          0|
    |p_0_1_0_0_0131362_lcssa370_fu_276                                |  10|   0|   10|          0|
    |p_0_2_0_0_0133364_lcssa373_fu_280                                |  10|   0|   10|          0|
    |pix_val_V_10_reg_1524                                            |   9|   0|   10|          1|
    |pix_val_V_reg_1519                                               |   1|   0|   10|          9|
    |rampStart                                                        |  10|   0|   10|          0|
    |rampStart_load_reg_1575                                          |  10|   0|   10|          0|
    |rampVal                                                          |  10|   0|   10|          0|
    |rampVal_1                                                        |  16|   0|   16|          0|
    |rampVal_2                                                        |  16|   0|   16|          0|
    |rampVal_2_flag_0_reg_492                                         |   1|   0|    1|          0|
    |rampVal_2_loc_0_fu_308                                           |  16|   0|   16|          0|
    |rampVal_2_new_0_fu_312                                           |  16|   0|   16|          0|
    |rampVal_3_flag_0_reg_468                                         |   1|   0|    1|          0|
    |rampVal_3_loc_0_fu_352                                           |  16|   0|   16|          0|
    |rampVal_3_new_0_fu_356                                           |  16|   0|   16|          0|
    |rampVal_loc_0_fu_348                                             |  16|   0|   16|          0|
    |rev357_reg_1640                                                  |   1|   0|    1|          0|
    |select_ln1488_reg_1665                                           |   2|   0|    3|          1|
    |select_ln214_reg_1582                                            |  10|   0|   10|          0|
    |select_ln507_2_cast_cast_reg_1509                                |   2|   0|    5|          3|
    |select_ln507_cast_reg_1494                                       |   1|   0|    3|          2|
    |select_ln507_reg_1504                                            |   3|   0|    7|          4|
    |shl_ln_reg_1587                                                  |   8|   0|   16|          8|
    |start_once_reg                                                   |   1|   0|    1|          0|
    |sub40_i_reg_1550                                                 |  17|   0|   17|          0|
    |sub_i_i_i_reg_1545                                               |  11|   0|   11|          0|
    |tmp_24_reg_1645                                                  |   1|   0|    1|          0|
    |ult_reg_1625                                                     |   1|   0|    1|          0|
    |vBarSel                                                          |   3|   0|    3|          0|
    |vBarSel_1                                                        |   1|   0|    1|          0|
    |vBarSel_2                                                        |   8|   0|    8|          0|
    |vBarSel_2_loc_0_fu_320                                           |   8|   0|    8|          0|
    |vBarSel_3_loc_0_fu_304                                           |   8|   0|    8|          0|
    |vBarSel_loc_0_fu_336                                             |   8|   0|    8|          0|
    |xor_ln691_reg_1655                                               |   1|   0|    1|          0|
    |y_1_reg_1597                                                     |  16|   0|   16|          0|
    |y_fu_284                                                         |  16|   0|   16|          0|
    |zonePlateVAddr                                                   |  16|   0|   16|          0|
    |zonePlateVAddr_loc_0_fu_340                                      |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 586|   0|  628|         42|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|srcYUV_dout               |   in|   30|     ap_fifo|              srcYUV|       pointer|
|srcYUV_num_data_valid     |   in|    6|     ap_fifo|              srcYUV|       pointer|
|srcYUV_fifo_cap           |   in|    6|     ap_fifo|              srcYUV|       pointer|
|srcYUV_empty_n            |   in|    1|     ap_fifo|              srcYUV|       pointer|
|srcYUV_read               |  out|    1|     ap_fifo|              srcYUV|       pointer|
|height                    |   in|   16|   ap_stable|              height|       pointer|
|width                     |   in|   16|   ap_stable|               width|       pointer|
|passthruStartX            |   in|   16|   ap_stable|      passthruStartX|       pointer|
|passthruStartY            |   in|   16|   ap_stable|      passthruStartY|       pointer|
|passthruEndX              |   in|   16|   ap_stable|        passthruEndX|       pointer|
|passthruEndY              |   in|   16|   ap_stable|        passthruEndY|       pointer|
|enableInput               |   in|    8|   ap_stable|         enableInput|       pointer|
|bckgndId                  |   in|    8|   ap_stable|            bckgndId|       pointer|
|ZplateHorContStart        |   in|   16|   ap_stable|  ZplateHorContStart|       pointer|
|ZplateHorContDelta        |   in|   16|   ap_stable|  ZplateHorContDelta|       pointer|
|ZplateVerContStart        |   in|   16|   ap_stable|  ZplateVerContStart|       pointer|
|ZplateVerContDelta        |   in|   16|   ap_stable|  ZplateVerContDelta|       pointer|
|dpDynamicRange            |   in|    8|   ap_stable|      dpDynamicRange|       pointer|
|dpYUVCoef                 |   in|    8|   ap_stable|           dpYUVCoef|       pointer|
|motionSpeed               |   in|    8|   ap_stable|         motionSpeed|       pointer|
|colorFormat               |   in|    8|   ap_stable|         colorFormat|       pointer|
|ovrlayYUV_din             |  out|   30|     ap_fifo|           ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid  |   in|    5|     ap_fifo|           ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap        |   in|    5|     ap_fifo|           ovrlayYUV|       pointer|
|ovrlayYUV_full_n          |   in|    1|     ap_fifo|           ovrlayYUV|       pointer|
|ovrlayYUV_write           |  out|    1|     ap_fifo|           ovrlayYUV|       pointer|
|s                         |   in|   32|     ap_none|                   s|       pointer|
+--------------------------+-----+-----+------------+--------------------+--------------+

