

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Wed Apr 10 16:34:12 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |
    +---------+---------+----------+----------+-------+--------+----------+
    |   467634|   467635| 2.338 ms | 2.338 ms |  57346|  466946| dataflow |
    +---------+---------+----------+----------+-------+--------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------------------+---------+---------+----------+----------+-------+--------+----------+
        |                                    |                                 |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |
        |              Instance              |              Module             |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |
        +------------------------------------+---------------------------------+---------+---------+----------+----------+-------+--------+----------+
        |myproject_U0                        |myproject                        |   467632|   467633| 2.338 ms | 2.338 ms |  12290|  466946| dataflow |
        |Loop_1_proc346_U0                   |Loop_1_proc346                   |    57345|    57345| 0.287 ms | 0.287 ms |  57345|   57345|   none   |
        |Loop_2_proc_U0                      |Loop_2_proc                      |       53|       53| 0.265 us | 0.265 us |     53|      53|   none   |
        |Block_myproject_axi_exit54_proc_U0  |Block_myproject_axi_exit54_proc  |        0|        0|   0 ns   |   0 ns   |      0|       0|   none   |
        +------------------------------------+---------------------------------+---------+---------+----------+----------+-------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      56|    -|
|FIFO             |       12|      -|     408|    1437|    -|
|Instance         |       47|     16|   59555|   46389|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     117|    -|
|Register         |        -|      -|      13|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       59|     16|   59976|   47999|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       20|      1|      25|      40|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+
    |Block_myproject_axi_exit54_proc_U0  |Block_myproject_axi_exit54_proc  |        0|      0|    210|    247|    0|
    |Loop_1_proc346_U0                   |Loop_1_proc346                   |        0|      0|    301|   1705|    0|
    |Loop_2_proc_U0                      |Loop_2_proc                      |        0|      0|    147|   1041|    0|
    |myproject_U0                        |myproject                        |       47|     16|  58897|  43396|    0|
    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+
    |Total                               |                                 |       47|     16|  59555|  46389|    0|
    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |in_local_V_data_0_V_U      |        4|  91|   0|    -|  4096|   16|    65536|
    |in_local_V_data_1_V_U      |        4|  91|   0|    -|  4096|   16|    65536|
    |in_local_V_data_2_V_U      |        4|  91|   0|    -|  4096|   16|    65536|
    |is_last_0_i_loc_channel_U  |        0|   5|   0|    -|     2|    1|        2|
    |out_local_V_data_0_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_10_V_U    |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_11_V_U    |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_12_V_U    |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_1_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_2_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_3_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_4_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_5_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_6_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_7_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_8_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_9_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |tmp_data_V_0_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_10_U            |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_11_U            |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_12_U            |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_1_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_2_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_3_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_4_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_5_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_6_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_727_U           |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_8_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_9_U             |        0|   5|   0|    -|     2|   16|       32|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |       12| 408|   0|    0| 12329|  465|   197234|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_myproject_axi_exit54_proc_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |Loop_2_proc_U0_ap_start                         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_0                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_1                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_10                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_11                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_12                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_2                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_3                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_4                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_5                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_6                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_727                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_8                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_9                    |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_0              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_1              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_10             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_11             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_12             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_2              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_3              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_4              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_5              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_6              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_727            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_8              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_9              |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                           |          |      0|  0|  56|          28|          28|
    +------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_tmp_data_V_0    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_1    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_10   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_11   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_12   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_2    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_3    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_4    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_5    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_6    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_727  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_8    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_9    |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 117|         26|   13|         26|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_tmp_data_V_0    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_1    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_10   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_11   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_12   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_2    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_3    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_4    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_5    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_6    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_727  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_8    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_9    |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     | 13|   0|   13|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|in_r_TDATA    |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |    in_data    |    pointer   |
|in_r_TREADY   | out |    1|     axis     |    in_data    |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TLAST   | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |   out_last_V  |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none | myproject_axi | return value |
+--------------+-----+-----+--------------+---------------+--------------+

