<def f='llvm/llvm/include/llvm/MC/MCDwarf.h' l='488' ll='491' type='static llvm::MCCFIInstruction llvm::MCCFIInstruction::cfiDefCfa(llvm::MCSymbol * L, unsigned int Register, int Offset)'/>
<doc f='llvm/llvm/include/llvm/MC/MCDwarf.h' l='486'>/// .cfi_def_cfa defines a rule for computing CFA as: take address from
  /// Register and add Offset to it.</doc>
<use f='llvm/llvm/lib/CodeGen/CFIInstrInserter.cpp' l='317' u='c' c='_ZN12_GLOBAL__N_116CFIInstrInserter15insertCFIInstrsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='2272' u='c' c='_ZN12_GLOBAL__N_18MIParser15parseCFIOperandERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/MC/MCStreamer.cpp' l='483' u='c' c='_ZN4llvm10MCStreamer13emitCFIDefCfaEll'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='1469' u='c' c='_ZNK4llvm20AArch64FrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp' l='261' u='c' c='_ZL22createAArch64MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='596' u='c' c='_ZNK4llvm16ARMFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='352' u='c' c='_ZL18createARMMCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp' l='311' u='c' c='_ZNK4llvm19Thumb1FrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1061' u='c' c='_ZNK4llvm20HexagonFrameLowering23insertCFIInstructionsAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp' l='293' u='c' c='_ZL22createHexagonMCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp' l='109' u='c' c='_ZL18createPPCMCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='1237' u='c' c='_ZNK4llvm16PPCFrameLowering16inlineStackProbeERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp' l='59' u='c' c='_ZL20createRISCVMCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp' l='434' u='c' c='_ZNK4llvm18RISCVFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.cpp' l='40' u='c' c='_ZL20createSparcMCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.cpp' l='50' u='c' c='_ZL22createSparcV9MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.cpp' l='153' u='c' c='_ZL22createSystemZMCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='353' u='c' c='_ZL18createX86MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='1970' u='c' c='_ZNK4llvm16X86FrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/XCore/MCTargetDesc/XCoreMCTargetDesc.cpp' l='63' u='c' c='_ZL20createXCoreMCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleERKNS_15MCTargetOptionsE'/>
