# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../project lab5/up16_src/Data_mem.v" \
"../../../../../project lab5/up16_src/EX_Mem_PR.v" \
"../../../../../project lab5/up16_src/EX_stage.v" \
"../../../../../project lab5/up16_src/ID_EX_PR.v" \
"../../../../../project lab5/up16_src/ID_stage.v" \
"../../../../../project lab5/up16_src/IF_ID_PR.v" \
"../../../../../project lab5/up16_src/IF_stage.v" \
"../../../../../project lab5/up16_src/Instruct_mem.v" \
"../../../../../project lab5/up16_src/Mem_WB_PR.v" \
"../../../../../project lab5/up16_src/Mem_stage.v" \
"../../../../../project lab5/up16_src/uP16_top.v" \
"../../../../../uP16_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
