Start time: 17:23:02 on Dec 15,2025
qverilog class_test.sv 
-- Compiling package class_test_sv_unit
-- Compiling module top

Top level modules:
	top
# vsim -lib work work.class_test_sv_unit work.top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.class_test_sv_unit(fast)
# Loading work.top(fast)
# run -all
# Name : 0 to 9 Numbers in a Packet
# a='{1, 2, 4, 5, 0}
# Name : 0 to 9 Numbers in a Packet
# a='{8, 9, 5, 2, 0}
# Name : 0 to 9 Numbers in a Packet
# a='{6, 5, 2, 9, 2}
# Name : 0 to 9 Numbers in a Packet
# a='{6, 4, 3, 5, 3}
# Name : 0 to 9 Numbers in a Packet
# a='{0, 1, 8, 5, 1}
# Name : 0 to 9 Numbers in a Packet
# a='{1, 2, 2, 8, 5}
# Name : 0 to 9 Numbers in a Packet
# a='{7, 7, 6, 8, 5}
# Name : 0 to 9 Numbers in a Packet
# a='{6, 9, 5, 0, 6}
#  quit -f
# End time: 17:23:05 on Dec 15,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
