I 000045 55 885           1411287900409 Arch
(_unit VHDL (and2 0 28 (arch 0 34 ))
	(_version vb4)
	(_time 1411287900410 2014.09.21 11:25:00)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e0b07080e595e1d0c5c1f540a080a0d0c080f085b)
	(_entity
		(_time 1411287900378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 906           1411287949141 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411287949142 2014.09.21 11:25:49)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c3c6b6c6a3b3c7f6e3e7d36686a686f6e6a6d6a39)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 834           1411287970578 Arch
(_unit VHDL (custommux 0 28 (arch 0 36 ))
	(_version vb4)
	(_time 1411287970579 2014.09.21 11:26:10)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a28782f7e7c7d3d2e7a6c702f2c7e2d2f2d222c29)
	(_entity
		(_time 1411287970573)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000045 55 834           1411287979750 Arch
(_unit VHDL (custommux 0 28 (arch 0 36 ))
	(_version vb4)
	(_time 1411287979751 2014.09.21 11:26:19)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fefea9afaea8a9e9faaeb8a4fbf8aaf9fbf9f6f8fd)
	(_entity
		(_time 1411287970572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000045 55 906           1411287979756 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411287979757 2014.09.21 11:26:19)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fefeabaefea9aeedfcacefa4faf8fafdfcf8fff8ab)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 834           1411287994173 Arch
(_unit VHDL (custommux 0 28 (arch 0 36 ))
	(_version vb4)
	(_time 1411287994174 2014.09.21 11:26:34)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54035156550203435004120e5152005351535c5257)
	(_entity
		(_time 1411287970572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000045 55 906           1411288098627 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411288098628 2014.09.21 11:28:18)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 595c0d5a050e094a5b0b48035d5f5d5a5b5f585f0c)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 925           1411288139672 Arch
(_unit VHDL (custommux 0 28 (arch 0 36 ))
	(_version vb4)
	(_time 1411288139673 2014.09.21 11:28:59)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0e2e6e5b5e6e7a7b5b2f6eab5b6e4b7b5b7b8b6b3)
	(_entity
		(_time 1411287970572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 906           1411288139687 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411288139688 2014.09.21 11:28:59)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfedebebbce8efacbdedaee5bbb9bbbcbdb9beb9ea)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 925           1411288146927 Arch
(_unit VHDL (custommux 0 28 (arch 0 36 ))
	(_version vb4)
	(_time 1411288146928 2014.09.21 11:29:06)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0252530505545515070044580704560507050a0401)
	(_entity
		(_time 1411287970572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 906           1411288146942 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411288146943 2014.09.21 11:29:06)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11414216454641021343004b151715121317101744)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 925           1411288271499 Arch
(_unit VHDL (custommux 0 28 (arch 0 36 ))
	(_version vb4)
	(_time 1411288271500 2014.09.21 11:31:11)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4f7a6f2a5f2f3b3a1a6e2fea1a2f0a3a1a3aca2a7)
	(_entity
		(_time 1411287970572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 906           1411288271514 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411288271515 2014.09.21 11:31:11)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3e0b3e7e5e4e3a0b1e1a2e9b7b5b7b0b1b5b2b5e6)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411288271579 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411288271580 2014.09.21 11:31:11)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2a1a5a3f2a0a4e4a4a1e0ada1f4a4f5f0f1f0f4a4)
	(_entity
		(_time 1411288271573)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 925           1411288317718 Arch
(_unit VHDL (custommux 0 28 (arch 0 36 ))
	(_version vb4)
	(_time 1411288317719 2014.09.21 11:31:57)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f202a2a7c7978382a2169752a297b282a2827292c)
	(_entity
		(_time 1411287970572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 906           1411288317733 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411288317734 2014.09.21 11:31:57)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e31393b3e696e2d3c6c2f643a383a3d3c383f386b)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411288317794 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411288317795 2014.09.21 11:31:57)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d623d6c3b3f3b7b3b3e7f323e6b3b6a6f6e6f6b3b)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 925           1411288427437 Arch
(_unit VHDL (custommux 0 28 (arch 0 36 ))
	(_version vb4)
	(_time 1411288427438 2014.09.21 11:33:47)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5c7c491c59392d2c0cb839fc0c391c2c0c2cdc3c6)
	(_entity
		(_time 1411287970572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 906           1411288427453 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411288427454 2014.09.21 11:33:47)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d7d687858285c6d787c48fd1d3d1d6d7d3d4d380)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411288427526 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411288427527 2014.09.21 11:33:47)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 13114615124145054540014c401545141110111545)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 925           1411288473594 Arch
(_unit VHDL (custommux 0 28 (arch 0 36 ))
	(_version vb4)
	(_time 1411288473595 2014.09.21 11:34:33)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1242161415444505171c54481714461517151a1411)
	(_entity
		(_time 1411287970572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 906           1411288473610 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411288473611 2014.09.21 11:34:33)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21712725757671322373307b252725222327202774)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411288473672 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411288473673 2014.09.21 11:34:33)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60303161623236763633723f336636676263626636)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411288473733 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411288473734 2014.09.21 11:34:33)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ece90919ec8cc8897ccdbc5c9989798cb99989897)
	(_entity
		(_time 1411288473728)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 906           1411289083995 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411289083996 2014.09.21 11:44:43)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686a6e68353f387b6a3a79326c6e6c6b6a6e696e3d)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411289084058 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289084059 2014.09.21 11:44:44)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a5f6f1a2f5f1b1f1f4b5f8f4a1f1a0a5a4a5a1f1)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411289084123 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289084124 2014.09.21 11:44:44)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5e7ebb6b5b3b7f3ecb7a0beb2e3ece3b0e2e3e3ec)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 2709          1411289108261 Arch
(_unit VHDL (custommux 0 28 (arch 0 36 ))
	(_version vb4)
	(_time 1411289108262 2014.09.21 11:45:08)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3265373635646525343574683734663537353a3431)
	(_entity
		(_time 1411287970572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 53 (_component Inv )
		(_port
			((a)(b))
			((c)(t1))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((c)(c))
			)
		)
	)
	(_instantiation U2 0 54 (_component AND2 )
		(_port
			((a)(a))
			((b)(t1))
			((c)(t2))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
			)
		)
	)
	(_instantiation U3 0 55 (_component AND2 )
		(_port
			((a)(b))
			((b)(s))
			((c)(t3))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
			)
		)
	)
	(_instantiation U4 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((c)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 906           1411289108282 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411289108283 2014.09.21 11:45:08)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51065652050601425303400b555755525357505704)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411289108350 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289108351 2014.09.21 11:45:08)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90c7c09e92c2c686c6c382cfc396c69792939296c6)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411289108419 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289108420 2014.09.21 11:45:08)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ce99c19bce989cd8c79c8b9599c8c7c89bc9c8c8c7)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 2718          1411289169693 Arch
(_unit VHDL (custommux 0 28 (arch 0 36 ))
	(_version vb4)
	(_time 1411289169694 2014.09.21 11:46:09)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f202a2a7c797838292869752a297b282a2827292c)
	(_entity
		(_time 1411289169689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 53 (_component Inv )
		(_port
			((a)(b1))
			((c)(t1))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((c)(c))
			)
		)
	)
	(_instantiation U2 0 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
			)
		)
	)
	(_instantiation U3 0 55 (_component AND2 )
		(_port
			((a)(b1))
			((b)(s1))
			((c)(t3))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
			)
		)
	)
	(_instantiation U4 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((c)(z1))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
			)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 906           1411289169714 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411289169715 2014.09.21 11:46:09)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f30383a3c686f2c3d6d2e653b393b3c3d393e396a)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411289169776 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289169777 2014.09.21 11:46:09)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d722d7d2b2f2b6b2b2e6f222e7b2b7a7f7e7f7b2b)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411289169838 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289169839 2014.09.21 11:46:09)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcb3b3e8baeaeeaab5eef9e7ebbab5bae9bbbabab5)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 2514          1411289281669 Arch
(_unit VHDL (custommux 0 28 (arch 0 36 ))
	(_version vb4)
	(_time 1411289281670 2014.09.21 11:48:01)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9092c19e95c6c7879696d6ca9596c4979597989693)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 53 (_component Inv )
		(_port
			((a)(b1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 0 55 (_component AND2 )
		(_port
			((a)(b1))
			((b)(s1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 906           1411289281684 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411289281685 2014.09.21 11:48:01)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0a2f3f7f5f7f0b3a2f2b1faa4a6a4a3a2a6a1a6f5)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411289281747 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289281748 2014.09.21 11:48:01)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dedcda8d898c88c8888dcc818dd888d9dcdddcd888)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411289281815 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289281816 2014.09.21 11:48:01)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2e76282a7a7e3a257e69777b2a252a792b2a2a25)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 906           1411289324818 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411289324819 2014.09.21 11:48:44)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24742120757374372676357e202220272622252271)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411289324881 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289324882 2014.09.21 11:48:44)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 63333162623135753530713c306535646160616535)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411289324944 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289324945 2014.09.21 11:48:44)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1f1acf6f5f7f3b7a8f3e4faf6a7a8a7f4a6a7a7a8)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2516          1411289331753 Struct
(_unit VHDL (custommux 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411289331754 2014.09.21 11:48:51)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e386b3a6e686929383878643b386a393b3936383d)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 53 (_component Inv )
		(_port
			((a)(b1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 0 55 (_component AND2 )
		(_port
			((a)(b1))
			((b)(s1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 906           1411289331769 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411289331770 2014.09.21 11:48:51)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4d4b1a4f4c1a1d5e4f1f5c17494b494e4f4b4c4b18)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411289331835 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289331836 2014.09.21 11:48:51)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c8a8c83dddeda9adadf9ed3df8ada8b8e8f8e8ada)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411289331904 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289331905 2014.09.21 11:48:51)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cacc959fce9c98dcc3988f919dccc3cc9fcdccccc3)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2516          1411289518964 Struct
(_unit VHDL (custommux 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411289518965 2014.09.21 11:51:58)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d2d38e85d7d69684d1c7db8487d5868486898782)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 53 (_component Inv )
		(_port
			((a)(b1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 0 55 (_component AND2 )
		(_port
			((a)(b1))
			((b)(s1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 906           1411289518990 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411289518991 2014.09.21 11:51:58)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f3f0f7f5f7f0b3a2f2b1faa4a6a4a3a2a6a1a6f5)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411289519051 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289519052 2014.09.21 11:51:59)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code df8cd88c8b8d89c9898ccd808cd989d8dddcddd989)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411289519113 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289519114 2014.09.21 11:51:59)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d4e461a1c4b4f0b144f58464a1b141b481a1b1b14)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2516          1411289531807 Struct
(_unit VHDL (custommux 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411289531808 2014.09.21 11:52:11)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adaafdfbfcfbfabaa8fdebf7a8abf9aaa8aaa5abae)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 53 (_component Inv )
		(_port
			((a)(b1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 0 55 (_component AND2 )
		(_port
			((a)(b1))
			((b)(s1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 976           1411289531811 Beh
(_unit VHDL (custommux 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411289531812 2014.09.21 11:52:11)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adaafdfbfcfbfabaa9ffebf7a8abf9aaa8aaa5abae)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 906           1411289531912 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411289531913 2014.09.21 11:52:11)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a1d4f1d1e4d4a0918480b401e1c1e19181c1b1c4f)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411289531983 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289531984 2014.09.21 11:52:11)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 595e5b5b520b0f4f0f0a4b060a5f0f5e5b5a5b5f0f)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411289532052 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289532053 2014.09.21 11:52:12)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a0faf0f5f1f5b1aef5e2fcf0a1aea1f2a0a1a1ae)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2516          1411289623405 Struct
(_unit VHDL (custommux 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411289623406 2014.09.21 11:53:43)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76787776752021617326302c7370227173717e7075)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 53 (_component Inv )
		(_port
			((a)(b1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 0 55 (_component AND2 )
		(_port
			((a)(b1))
			((b)(s1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 976           1411289623410 Beh
(_unit VHDL (custommux 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411289623411 2014.09.21 11:53:43)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8688878985d0d19182d4c0dc8380d28183818e8085)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 906           1411289623476 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411289623477 2014.09.21 11:53:43)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5cbc690959295d6c797d49fc1c3c1c6c7c3c4c390)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411289623536 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289623537 2014.09.21 11:53:43)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 030d5604025155155550115c500555040100010555)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411289623598 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411289623599 2014.09.21 11:53:43)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 424c4840151410544b10071915444b44174544444b)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2516          1411292701078 Struct
(_unit VHDL (custommux 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411292701079 2014.09.21 12:45:01)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aeafa5f8fef8f9b9abfee8f4aba8faa9aba9a6a8ad)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 53 (_component Inv )
		(_port
			((a)(b1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 0 55 (_component AND2 )
		(_port
			((a)(b1))
			((b)(s1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 976           1411292701083 Beh
(_unit VHDL (custommux 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411292701084 2014.09.21 12:45:01)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aeafa5f8fef8f9b9aafce8f4aba8faa9aba9a6a8ad)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 906           1411292701147 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411292701148 2014.09.21 12:45:01)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ecede5bfeabbbcffeebefdb6e8eae8efeeeaedeab9)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411292701207 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411292701208 2014.09.21 12:45:01)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b2a742e7b797d3d7d783974782d7d2c2928292d7d)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411292701269 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411292701270 2014.09.21 12:45:01)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 69686969353f3b7f603b2c323e6f606f3c6e6f6f60)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 3875          1411292701387 Beh
(_unit VHDL (custommux_testbench 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1411292701388 2014.09.21 12:45:01)
	(_source (\./../src/CustomMux_TestBench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d7d6dd84d58180c0d7d7918dd2d183d0d2d0dfd281)
	(_entity
		(_time 1411292701378)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation DUT 0 32 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_dut))
		)
	)
	(_instantiation RM 0 39 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_rm))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_dut ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal response_rm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal DUT_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal RM_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_dut ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_rm ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 10))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a)(stimuli(2))))(_simpleassign BUF)(_target(3))(_sensitivity(0(2))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((b)(stimuli(1))))(_simpleassign BUF)(_target(4))(_sensitivity(0(1))))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((s)(stimuli(0))))(_simpleassign BUF)(_target(5))(_sensitivity(0(0))))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((DUT_z)(response_dut)))(_simpleassign BUF)(_target(6))(_sensitivity(1)))))
			(line__50(_architecture 4 0 50 (_assignment (_simple)(_alias((RM_z)(response_rm)))(_simpleassign BUF)(_target(7))(_sensitivity(2)))))
			(stimuli_generation(_architecture 5 0 52 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(8))(_sensitivity(1)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(9))(_sensitivity(2)))))
			(line__68(_architecture 8 0 68 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__70(_architecture 9 0 70 (_assertion (_simple)(_sensitivity(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(543516756 542397764 1802661751 1868767347 1667592818 779709556 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 11 -1
	)
)
I 000047 55 2516          1411293329184 Struct
(_unit VHDL (custommux 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411293329185 2014.09.21 12:55:29)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2a7a297a7a7b3b297c6a76292a782b292b242a2f)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 53 (_component Inv )
		(_port
			((a)(b1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 0 55 (_component AND2 )
		(_port
			((a)(b1))
			((b)(s1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 976           1411293329189 Beh
(_unit VHDL (custommux 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411293329190 2014.09.21 12:55:29)
	(_source (\./../src/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b3d6d3f6c6d6c2c3f697d613e3d6f3c3e3c333d38)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 906           1411293329258 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411293329259 2014.09.21 12:55:29)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a7c2e7b7e2d2a6978286b207e7c7e79787c7b7c2f)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411293329323 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411293329324 2014.09.21 12:55:29)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b8bebbedb2eaeeaeeeebaae7ebbeeebfbabbbabeee)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411293329385 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411293329386 2014.09.21 12:55:29)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f1aba7a5a1a5e1fea5b2aca0f1fef1a2f0f1f1fe)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 3875          1411293329446 Beh
(_unit VHDL (custommux_testbench 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1411293329447 2014.09.21 12:55:29)
	(_source (\./../src/CustomMux_TestBench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 35336031356362223535736f3033613230323d3063)
	(_entity
		(_time 1411292701377)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation DUT 0 32 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_dut))
		)
	)
	(_instantiation RM 0 39 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_rm))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_dut ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal response_rm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal DUT_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal RM_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_dut ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_rm ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 10))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a)(stimuli(2))))(_simpleassign BUF)(_target(3))(_sensitivity(0(2))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((b)(stimuli(1))))(_simpleassign BUF)(_target(4))(_sensitivity(0(1))))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((s)(stimuli(0))))(_simpleassign BUF)(_target(5))(_sensitivity(0(0))))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((DUT_z)(response_dut)))(_simpleassign BUF)(_target(6))(_sensitivity(1)))))
			(line__50(_architecture 4 0 50 (_assignment (_simple)(_alias((RM_z)(response_rm)))(_simpleassign BUF)(_target(7))(_sensitivity(2)))))
			(stimuli_generation(_architecture 5 0 52 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(8))(_sensitivity(1)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(9))(_sensitivity(2)))))
			(line__68(_architecture 8 0 68 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__70(_architecture 9 0 70 (_assertion (_simple)(_sensitivity(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(543516756 542397764 1802661751 1868767347 1667592818 779709556 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 11 -1
	)
)
I 000045 55 906           1411294297086 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411294297087 2014.09.21 13:11:37)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e5c0c080e595e1d0c5c1f540a080a0d0c080f085b)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411294297148 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411294297149 2014.09.21 13:11:37)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c1e194f1d1e1a5a1a1f5e131f4a1a4b4e4f4e4a1a)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411294297210 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411294297211 2014.09.21 13:11:37)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8bd981858cddd99d82d9ced0dc8d828dde8c8d8d82)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411294297279 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411294297280 2014.09.21 13:11:37)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c99bc99dc59f9edecc998f93cccf9dcecccec1cfca)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(b1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(b1))
			((b)(s1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411294297285 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411294297286 2014.09.21 13:11:37)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d98bd98ad58f8ecedd8b9f83dcdf8ddedcded1dfda)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3917          1411294297352 Beh
(_unit VHDL (custommux_testbench 0 5 (beh 1 8 ))
	(_version vb4)
	(_time 1411294297353 2014.09.21 13:11:37)
	(_source (\./../src/CustomMux_TestBench.vhd\(\./../src/Task1/CustomMux_TestBench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 184a1f1e154e4f0f18185e421d1e4c1f1d1f101d4e)
	(_entity
		(_time 1411292701377)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation DUT 1 32 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_dut))
		)
	)
	(_instantiation RM 1 39 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_rm))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_dut ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal response_rm ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal DUT_z ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal RM_z ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_dut ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_rm ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 1 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 1 30 (_architecture (_code 10))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_alias((a)(stimuli(2))))(_simpleassign BUF)(_target(3))(_sensitivity(0(2))))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_alias((b)(stimuli(1))))(_simpleassign BUF)(_target(4))(_sensitivity(0(1))))))
			(line__48(_architecture 2 1 48 (_assignment (_simple)(_alias((s)(stimuli(0))))(_simpleassign BUF)(_target(5))(_sensitivity(0(0))))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_alias((DUT_z)(response_dut)))(_simpleassign BUF)(_target(6))(_sensitivity(1)))))
			(line__50(_architecture 4 1 50 (_assignment (_simple)(_alias((RM_z)(response_rm)))(_simpleassign BUF)(_target(7))(_sensitivity(2)))))
			(stimuli_generation(_architecture 5 1 52 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__65(_architecture 6 1 65 (_assignment (_simple)(_target(8))(_sensitivity(1)))))
			(line__66(_architecture 7 1 66 (_assignment (_simple)(_target(9))(_sensitivity(2)))))
			(line__68(_architecture 8 1 68 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__70(_architecture 9 1 70 (_assertion (_simple)(_sensitivity(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(543516756 542397764 1802661751 1868767347 1667592818 779709556 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 11 -1
	)
)
I 000044 55 3917          1411294557973 Beh
(_unit VHDL (custommux_testbench 0 5 (beh 1 8 ))
	(_version vb4)
	(_time 1411294557974 2014.09.21 13:15:57)
	(_source (\./../src/CustomMux_TestBench.vhd\(\./../src/Task1/CustomMux_TestBench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 297c7f2c257f7e3e29296f732c2f7d2e2c2e212c7f)
	(_entity
		(_time 1411292701377)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation DUT 1 32 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_dut))
		)
	)
	(_instantiation RM 1 39 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_rm))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_dut ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal response_rm ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal DUT_z ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal RM_z ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_dut ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_rm ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 1 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 1 30 (_architecture (_code 10))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_alias((a)(stimuli(2))))(_simpleassign BUF)(_target(3))(_sensitivity(0(2))))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_alias((b)(stimuli(1))))(_simpleassign BUF)(_target(4))(_sensitivity(0(1))))))
			(line__48(_architecture 2 1 48 (_assignment (_simple)(_alias((s)(stimuli(0))))(_simpleassign BUF)(_target(5))(_sensitivity(0(0))))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_alias((DUT_z)(response_dut)))(_simpleassign BUF)(_target(6))(_sensitivity(1)))))
			(line__50(_architecture 4 1 50 (_assignment (_simple)(_alias((RM_z)(response_rm)))(_simpleassign BUF)(_target(7))(_sensitivity(2)))))
			(stimuli_generation(_architecture 5 1 52 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__65(_architecture 6 1 65 (_assignment (_simple)(_target(8))(_sensitivity(1)))))
			(line__66(_architecture 7 1 66 (_assignment (_simple)(_target(9))(_sensitivity(2)))))
			(line__68(_architecture 8 1 68 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__70(_architecture 9 1 70 (_assertion (_simple)(_sensitivity(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(543516756 542397764 1802661751 1868767347 1667592818 779709556 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 11 -1
	)
)
I 000045 55 906           1411294582838 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411294582839 2014.09.21 13:16:22)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44401346151314574616551e404240474642454211)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411294582903 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411294582904 2014.09.21 13:16:22)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8286828d82d0d494d4d190ddd184d48580818084d4)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411294582967 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411294582968 2014.09.21 13:16:22)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1c59e94959793d7c893849a96c7c8c794c6c7c7c8)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411294583027 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411294583028 2014.09.21 13:16:23)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fffbaaaeaca9a8e8faafb9a5faf9abf8faf8f7f9fc)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(b1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(b1))
			((b)(s1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411294583032 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411294583033 2014.09.21 13:16:23)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0f0a0c085c5958180b5d49550a095b080a0807090c)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3917          1411294583099 Beh
(_unit VHDL (custommux_testbench 0 5 (beh 1 8 ))
	(_version vb4)
	(_time 1411294583100 2014.09.21 13:16:23)
	(_source (\./../src/CustomMux_TestBench.vhd\(\./../src/Task1/CustomMux_TestBench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4e4b4d4d1e1819594e4e08144b481a494b49464b18)
	(_entity
		(_time 1411292701377)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation DUT 1 32 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_dut))
		)
	)
	(_instantiation RM 1 39 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_rm))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_dut ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal response_rm ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal DUT_z ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal RM_z ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_dut ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_rm ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 1 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 1 30 (_architecture (_code 10))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_alias((a)(stimuli(2))))(_simpleassign BUF)(_target(3))(_sensitivity(0(2))))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_alias((b)(stimuli(1))))(_simpleassign BUF)(_target(4))(_sensitivity(0(1))))))
			(line__48(_architecture 2 1 48 (_assignment (_simple)(_alias((s)(stimuli(0))))(_simpleassign BUF)(_target(5))(_sensitivity(0(0))))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_alias((DUT_z)(response_dut)))(_simpleassign BUF)(_target(6))(_sensitivity(1)))))
			(line__50(_architecture 4 1 50 (_assignment (_simple)(_alias((RM_z)(response_rm)))(_simpleassign BUF)(_target(7))(_sensitivity(2)))))
			(stimuli_generation(_architecture 5 1 52 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__65(_architecture 6 1 65 (_assignment (_simple)(_target(8))(_sensitivity(1)))))
			(line__66(_architecture 7 1 66 (_assignment (_simple)(_target(9))(_sensitivity(2)))))
			(line__68(_architecture 8 1 68 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__70(_architecture 9 1 70 (_assertion (_simple)(_sensitivity(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(543516756 542397764 1802661751 1868767347 1667592818 779709556 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 11 -1
	)
)
I 000045 55 906           1411295561448 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411295561449 2014.09.21 13:32:41)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f2a0a5a5a2a5e6f7a7e4aff1f3f1f6f7f3f4f3a0)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411295561572 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411295561573 2014.09.21 13:32:41)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 72757172722024642421602d217424757071707424)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411295561665 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411295561666 2014.09.21 13:32:41)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0d78c82858682c6d982958b87d6d9d685d7d6d6d9)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411295561755 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411295561756 2014.09.21 13:32:41)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e297b2b7e7879392b7e68742b287a292b2926282d)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(b1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(b1))
			((b)(s1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411295561761 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411295561762 2014.09.21 13:32:41)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e297b2b7e7879392a7c68742b287a292b2926282d)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3917          1411295561828 Beh
(_unit VHDL (custommux_testbench 0 5 (beh 1 8 ))
	(_version vb4)
	(_time 1411295561829 2014.09.21 13:32:41)
	(_source (\./../src/CustomMux_TestBench.vhd\(\./../src/Task1/CustomMux_TestBench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7c7b297c2a2a2b6b7c7c3a26797a287b797b74792a)
	(_entity
		(_time 1411292701377)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation DUT 1 32 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_dut))
		)
	)
	(_instantiation RM 1 39 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_rm))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_dut ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal response_rm ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal DUT_z ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal RM_z ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_dut ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_rm ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 1 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 1 30 (_architecture (_code 10))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_alias((a)(stimuli(2))))(_simpleassign BUF)(_target(3))(_sensitivity(0(2))))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_alias((b)(stimuli(1))))(_simpleassign BUF)(_target(4))(_sensitivity(0(1))))))
			(line__48(_architecture 2 1 48 (_assignment (_simple)(_alias((s)(stimuli(0))))(_simpleassign BUF)(_target(5))(_sensitivity(0(0))))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_alias((DUT_z)(response_dut)))(_simpleassign BUF)(_target(6))(_sensitivity(1)))))
			(line__50(_architecture 4 1 50 (_assignment (_simple)(_alias((RM_z)(response_rm)))(_simpleassign BUF)(_target(7))(_sensitivity(2)))))
			(stimuli_generation(_architecture 5 1 52 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__65(_architecture 6 1 65 (_assignment (_simple)(_target(8))(_sensitivity(1)))))
			(line__66(_architecture 7 1 66 (_assignment (_simple)(_target(9))(_sensitivity(2)))))
			(line__68(_architecture 8 1 68 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__70(_architecture 9 1 70 (_assertion (_simple)(_sensitivity(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(543516756 542397764 1802661751 1868767347 1667592818 779709556 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 11 -1
	)
)
I 000045 55 906           1411295625384 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411295625385 2014.09.21 13:33:45)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b0b1e3e5e0e7a4b5e5a6edb3b1b3b4b5b1b6b1e2)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411295625451 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411295625452 2014.09.21 13:33:45)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f2a4a4f2a7a3e3a3a6e7aaa6f3a3f2f7f6f7f3a3)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411295625515 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411295625516 2014.09.21 13:33:45)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 43444241151511554a11061814454a45164445454a)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411295625592 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411295625593 2014.09.21 13:33:45)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8285898d85d4d59587d2c4d88784d68587858a8481)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(b1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(b1))
			((b)(s1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411295625597 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411295625598 2014.09.21 13:33:45)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9295999c95c4c58596c0d4c89794c69597959a9491)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3917          1411295625661 Beh
(_unit VHDL (custommux_testbench 0 5 (beh 1 8 ))
	(_version vb4)
	(_time 1411295625662 2014.09.21 13:33:45)
	(_source (\./../src/CustomMux_TestBench.vhd\(\./../src/Task1/CustomMux_TestBench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d0d7db83d58687c7d0d0968ad5d684d7d5d7d8d586)
	(_entity
		(_time 1411292701377)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation DUT 1 32 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_dut))
		)
	)
	(_instantiation RM 1 39 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_rm))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_dut ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal response_rm ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal DUT_z ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal RM_z ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_dut ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_rm ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 1 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 1 30 (_architecture (_code 10))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_alias((a)(stimuli(2))))(_simpleassign BUF)(_target(3))(_sensitivity(0(2))))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_alias((b)(stimuli(1))))(_simpleassign BUF)(_target(4))(_sensitivity(0(1))))))
			(line__48(_architecture 2 1 48 (_assignment (_simple)(_alias((s)(stimuli(0))))(_simpleassign BUF)(_target(5))(_sensitivity(0(0))))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_alias((DUT_z)(response_dut)))(_simpleassign BUF)(_target(6))(_sensitivity(1)))))
			(line__50(_architecture 4 1 50 (_assignment (_simple)(_alias((RM_z)(response_rm)))(_simpleassign BUF)(_target(7))(_sensitivity(2)))))
			(stimuli_generation(_architecture 5 1 52 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__65(_architecture 6 1 65 (_assignment (_simple)(_target(8))(_sensitivity(1)))))
			(line__66(_architecture 7 1 66 (_assignment (_simple)(_target(9))(_sensitivity(2)))))
			(line__68(_architecture 8 1 68 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__70(_architecture 9 1 70 (_assertion (_simple)(_sensitivity(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(543516756 542397764 1802661751 1868767347 1667592818 779709556 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 11 -1
	)
)
I 000045 55 906           1411295969352 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411295969353 2014.09.21 13:39:29)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 585b5e5b050f084b5a0a49025c5e5c5b5a5e595e0d)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411295969413 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411295969414 2014.09.21 13:39:29)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9695c79892c4c080c0c584c9c590c09194959490c0)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411295969479 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411295969480 2014.09.21 13:39:29)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d6db87858387c3dc87908e82d3dcd380d2d3d3dc)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411295969542 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411295969543 2014.09.21 13:39:29)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1310181515454404164355491615471416141b1510)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411295969548 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411295969549 2014.09.21 13:39:29)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2320282625757434277165792625772426242b2520)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3917          1411295969608 Beh
(_unit VHDL (custommux_testbench 0 5 (beh 1 8 ))
	(_version vb4)
	(_time 1411295969609 2014.09.21 13:39:29)
	(_source (\./../src/CustomMux_TestBench.vhd\(\./../src/Task1/CustomMux_TestBench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 61626a60653736766161273b646735666466696437)
	(_entity
		(_time 1411292701377)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation DUT 1 32 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_dut))
		)
	)
	(_instantiation RM 1 39 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_rm))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_dut ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal response_rm ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal DUT_z ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal RM_z ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_dut ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_rm ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 1 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 1 30 (_architecture (_code 10))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_alias((a)(stimuli(2))))(_simpleassign BUF)(_target(3))(_sensitivity(0(2))))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_alias((b)(stimuli(1))))(_simpleassign BUF)(_target(4))(_sensitivity(0(1))))))
			(line__48(_architecture 2 1 48 (_assignment (_simple)(_alias((s)(stimuli(0))))(_simpleassign BUF)(_target(5))(_sensitivity(0(0))))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_alias((DUT_z)(response_dut)))(_simpleassign BUF)(_target(6))(_sensitivity(1)))))
			(line__50(_architecture 4 1 50 (_assignment (_simple)(_alias((RM_z)(response_rm)))(_simpleassign BUF)(_target(7))(_sensitivity(2)))))
			(stimuli_generation(_architecture 5 1 52 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__65(_architecture 6 1 65 (_assignment (_simple)(_target(8))(_sensitivity(1)))))
			(line__66(_architecture 7 1 66 (_assignment (_simple)(_target(9))(_sensitivity(2)))))
			(line__68(_architecture 8 1 68 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__70(_architecture 9 1 70 (_assertion (_simple)(_sensitivity(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(543516756 542397764 1802661751 1868767347 1667592818 779709556 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 11 -1
	)
)
I 000045 55 906           1411296267661 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411296267662 2014.09.21 13:44:27)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f3a5f7f5f7f0b3a2f2b1faa4a6a4a3a2a6a1a6f5)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411296267722 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411296267723 2014.09.21 13:44:27)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code df8c8d8c8b8d89c9898ccd808cd989d8dddcddd989)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411296267783 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411296267784 2014.09.21 13:44:27)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d4e111a1c4b4f0b144f58464a1b141b481a1b1b14)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411296267850 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411296267851 2014.09.21 13:44:27)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c0f5a5e0a0a0b4b590c1a06595a085b595b545a5f)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411296267855 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411296267856 2014.09.21 13:44:27)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c0f5a5e0a0a0b4b580e1a06595a085b595b545a5f)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 906           1411296285813 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411296285814 2014.09.21 13:44:45)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c88df828adbdc9f8ede9dd6888a888f8e8a8d8ad9)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411296285882 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411296285883 2014.09.21 13:44:45)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbcfcf9f9b999ddd9d98d99498cd9dccc9c8c9cd9d)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411296285947 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411296285948 2014.09.21 13:44:45)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090d530f555f5b1f005b4c525e0f000f5c0e0f0f00)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411296286010 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411296286011 2014.09.21 13:44:46)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 484c184b451e1f5f4d180e124d4e1c4f4d4f404e4b)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411296286015 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411296286016 2014.09.21 13:44:46)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57530755550100405305110d5251035052505f5154)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3284          1411296286104 Beh
(_unit VHDL (custommux_testbench 0 5 (beh 1 8 ))
	(_version vb4)
	(_time 1411296286105 2014.09.21 13:44:46)
	(_source (\./../src/CustomMux_TestBench.vhd\(\./../src/Task1/CustomMux_TestBench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a6a2f6f0a5f0f1b1a6a2e0fca3a0f2a1a3a1aea3f0)
	(_entity
		(_time 1411292701377)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 1 31 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 1 38 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 1 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 1 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 1 29 (_architecture (_code 7))))
		(_process
			(line__45(_architecture 0 1 45 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(stimuli_generation(_architecture 2 1 48 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 3 1 61 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 4 1 62 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 5 1 64 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__66(_architecture 6 1 66 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(543516756 542397764 1802661751 1868767347 1667592818 779709556 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000045 55 906           1411296916031 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411296916032 2014.09.21 13:55:16)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57025f54050007445505460d535153545551565102)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411296916091 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411296916092 2014.09.21 13:55:16)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d3d98982d4d090d0d594d9d580d08184858480d0)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411296916159 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411296916160 2014.09.21 13:55:16)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d481d486858286c2dd86918f83d2ddd281d3d2d2dd)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411296916225 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411296916226 2014.09.21 13:55:16)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1346411515454404164355491615471416141b1510)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411296916230 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411296916231 2014.09.21 13:55:16)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1346411515454404174155491615471416141b1510)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3274          1411296916293 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411296916294 2014.09.21 13:55:16)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 51040353550706465154170b545705565456595407)
	(_entity
		(_time 1411296916288)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 45 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(543516756 542397764 1802661751 1868767347 1667592818 779709556 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000045 55 906           1411296945183 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411296945184 2014.09.21 13:55:45)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c297f282a7b7c3f2e7e3d76282a282f2e2a2d2a79)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411296945245 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411296945246 2014.09.21 13:55:45)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a6f6e6b39383c7c3c397835396c3c6d6869686c3c)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411296945308 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411296945309 2014.09.21 13:55:45)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9acf2fef5fffbbfa0fbecf2feafa0affcaeafafa0)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411296945376 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411296945377 2014.09.21 13:55:45)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f2a6a6f5a1a0e0f2a7b1adf2f1a3f0f2f0fff1f4)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411296945381 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411296945382 2014.09.21 13:55:45)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f2a6a6f5a1a0e0f3a5b1adf2f1a3f0f2f0fff1f4)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3274          1411296945447 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411296945448 2014.09.21 13:55:45)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 35306531356362223530736f3033613230323d3063)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 45 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(543516756 542397764 1802661751 1868767347 1667592818 779709556 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000045 55 906           1411297221049 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411297221050 2014.09.21 14:00:21)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cfcece9acc989fdccd9dde95cbc9cbcccdc9cec99a)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411297221109 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411297221110 2014.09.21 14:00:21)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0c5a0a5b5f5b1b5b5e1f525e0b5b0a0f0e0f0b5b)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411297221172 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411297221173 2014.09.21 14:00:21)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c4d444e4a1a1e5a451e09171b4a454a194b4a4a45)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411297221233 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411297221234 2014.09.21 14:00:21)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b7a797b2c2d2c6c7e2b3d217e7d2f7c7e7c737d78)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411297221239 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411297221240 2014.09.21 14:00:21)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a8b8885dedcdd9d8ed8ccd08f8cde8d8f8d828c89)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 906           1411297229229 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411297229230 2014.09.21 14:00:29)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbb4baefbceceba8b9e9aae1bfbdbfb8b9bdbabdee)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411297229297 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411297229298 2014.09.21 14:00:29)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 09065e0e025b5f1f5f5a1b565a0f5f0e0b0a0b0f5f)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411297229357 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411297229358 2014.09.21 14:00:29)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3837303d656e6a2e316a7d636f3e313e6d3f3e3e31)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411297229424 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411297229425 2014.09.21 14:00:29)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8689848985d0d19183d6c0dc8380d28183818e8085)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411297229434 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411297229435 2014.09.21 14:00:29)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8689848985d0d19182d4c0dc8380d28183818e8085)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3933          1411297229595 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411297229596 2014.09.21 14:00:29)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 323d333635646525323174683734663537353a3764)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000045 55 906           1411298215224 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411298215225 2014.09.21 14:16:55)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b4419494c1c1b5849195a114f4d4f48494d4a4d1e)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411298215286 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411298215287 2014.09.21 14:16:55)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 89868c8682dbdf9fdfda9bd6da8fdf8e8b8a8b8fdf)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411298215349 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411298215350 2014.09.21 14:16:55)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c8c7929d959e9adec19a8d939fcec1ce9dcfcecec1)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411298215408 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411298215409 2014.09.21 14:16:55)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06095101055051110356405c0300520103010e0005)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411298215413 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411298215414 2014.09.21 14:16:55)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06095101055051110254405c0300520103010e0005)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3933          1411298215473 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411298215474 2014.09.21 14:16:55)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 454a1246451312524546031f4043114240424d4013)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1886          1411298215543 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411298215544 2014.09.21 14:16:55)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 838c838d85d4d09583d3c7d8d7848b85d785868584)
	(_entity
		(_time 1411298215539)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 906           1411298320353 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411298320354 2014.09.21 14:18:40)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0f5f7a0a5a7a0e3f2a2e1aaf4f6f4f3f2f6f1f6a5)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411298320416 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411298320417 2014.09.21 14:18:40)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e2b7f2b797c7838787d3c717d2878292c2d2c2878)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411298320476 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411298320477 2014.09.21 14:18:40)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d68636d6c3b3f7b643f28363a6b646b386a6b6b64)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411298320543 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411298320544 2014.09.21 14:18:40)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abaeaffdfcfdfcbcaefbedf1aeadffacaeaca3ada8)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411298320548 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411298320549 2014.09.21 14:18:40)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbbebfeeecedecacbfe9fde1bebdefbcbebcb3bdb8)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3933          1411298320607 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411298320608 2014.09.21 14:18:40)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eaefeeb8bebcbdfdeae9acb0efecbeedefede2efbc)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1886          1411298320675 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411298320676 2014.09.21 14:18:40)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 383d643d356f6b2e38687c636c3f303e6c3e3d3e3f)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1309          1411298320681 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411298320682 2014.09.21 14:18:40)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 383d643d356f6b2e383e7c636c3f303e6c3e3d3e3f)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000045 55 906           1411299081919 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411299081920 2014.09.21 14:31:21)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ca98ce9fce9d9ad9c898db90cecccec9c8cccbcc9f)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411299081983 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411299081984 2014.09.21 14:31:21)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 184a481e124a4e0e4e4b0a474b1e4e1f1a1b1a1e4e)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411299082046 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411299082047 2014.09.21 14:31:22)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57055854050105415e05120c00515e51025051515e)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411299082106 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411299082107 2014.09.21 14:31:22)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d4838985d0d19183d6c0dc8380d28183818e8085)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411299082112 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411299082113 2014.09.21 14:31:22)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 95c7909b95c3c28291c7d3cf9093c19290929d9396)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3933          1411299082176 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411299082177 2014.09.21 14:31:22)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d486d187d58283c3d4d7928ed1d280d3d1d3dcd182)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1886          1411299082239 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411299082240 2014.09.21 14:31:22)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 12404115154541041242564946151a144614171415)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1309          1411299082244 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411299082245 2014.09.21 14:31:22)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 12404115154541041214564946151a144614171415)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000045 55 906           1411299093056 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411299093057 2014.09.21 14:31:33)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f494f4d4c181f5c4d1d5e154b494b4c4d494e491a)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411299093119 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411299093120 2014.09.21 14:31:33)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8bda82dbdfdb9bdbde9fd2de8bdb8a8f8e8f8bdb)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411299093178 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411299093179 2014.09.21 14:31:33)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cccac499ca9a9edac59e89979bcac5ca99cbcacac5)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411299093238 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411299093239 2014.09.21 14:31:33)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a0c0b0d5e5c5d1d0f5a4c500f0c5e0d0f0d020c09)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411299093243 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411299093244 2014.09.21 14:31:33)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a0c0b0d5e5c5d1d0e584c500f0c5e0d0f0d020c09)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3933          1411299093303 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411299093304 2014.09.21 14:31:33)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 494f484a451f1e5e494a0f134c4f1d4e4c4e414c1f)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1886          1411299093372 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411299093373 2014.09.21 14:31:33)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8781d18985d0d49187d7c3dcd3808f81d381828180)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1309          1411299093378 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411299093379 2014.09.21 14:31:33)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9791c19895c0c4819791d3ccc3909f91c391929190)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5212          1411299093446 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411299093447 2014.09.21 14:31:33)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d5d38387d58286c3d085918e81d2ddd083d2d1d3d0)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000045 55 906           1411300378061 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411300378062 2014.09.21 14:52:58)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7d88585858087c4d585c68dd3d1d3d4d5d1d6d182)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411300378128 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411300378129 2014.09.21 14:52:58)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 252a2720227773337376377a762373222726272373)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411300378186 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411300378187 2014.09.21 14:52:58)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 545b0957050206425d06110f03525d52015352525d)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411300378253 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411300378254 2014.09.21 14:52:58)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2adf5f4a5f4f5b5a7f2e4f8a7a4f6a5a7a5aaa4a1)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411300378258 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411300378259 2014.09.21 14:52:58)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2adf5f4a5f4f5b5a6f0e4f8a7a4f6a5a7a5aaa4a1)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3933          1411300378320 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411300378321 2014.09.21 14:52:58)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e0efb7b2e5b6b7f7e0e3a6bae5e6b4e7e5e7e8e5b6)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1886          1411300378388 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411300378389 2014.09.21 14:52:58)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f101e184c484c091f4f5b444b1817194b191a1918)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1309          1411300378393 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411300378394 2014.09.21 14:52:58)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e212f2a7e797d382e286a757a2926287a282b2829)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5206          1411300378460 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411300378461 2014.09.21 14:52:58)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6d626c6d3c3a3e7b683d2936396a65683b6a696b68)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000045 55 959           1411302267697 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411302267698 2014.09.21 15:24:27)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f3e3c3a3c686f2c3c6d2e653b393b3c3c393e396a)
	(_entity
		(_time 1411302267692)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 957           1411302374329 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411302374330 2014.09.21 15:26:14)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0d78483d28287c68683c28f82d686d7d2d3d3d686)
	(_entity
		(_time 1411302374324)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 3654          1411302622478 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411302622479 2014.09.21 15:30:22)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d4e481a484b4b0e1d4b0e474f1b151b181b491b1c)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411302622483 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411302622484 2014.09.21 15:30:22)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c7f79287e7a7a3f2e7f3f767e2a242a292a782a2d)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411302870981 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411302870982 2014.09.21 15:34:30)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d187d183d18787c2d7d5c28b83d7d9d7d4d785d7d0)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 975           1411304264825 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411304264826 2014.09.21 15:57:44)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 84d6d08a81d2d29787d797ded6828c828182d08285)
	(_entity
		(_time 1411304264810)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 3649          1411304295126 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411304295127 2014.09.21 15:58:15)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code edeceabeb8bbbbfeecbbfeb7bfebe5ebe8ebb9ebec)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411304295132 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411304295133 2014.09.21 15:58:15)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code edeceabeb8bbbbfeeebefeb7bfebe5ebe8ebb9ebec)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411304365647 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411304365648 2014.09.21 15:59:25)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 60606360613636736764733a326668666566346661)
	(_entity
		(_time 1411304365643)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3649          1411304393419 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411304393420 2014.09.21 15:59:53)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d684d184d18080c5d780c58c84d0ded0d3d082d0d7)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411304393425 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411304393426 2014.09.21 15:59:53)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6b4e1b5e1b0b0f5e5b5f5bcb4e0eee0e3e0b2e0e7)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 975           1411304942757 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411304942758 2014.09.21 16:09:02)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b5b3e2b1e0e0a5b7e5a5ece4b0beb0b3b0e2b0b7)
	(_entity
		(_time 1411304942748)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 3556          1411304951321 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411304951322 2014.09.21 16:09:11)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 28292b2c217e7e3b2b293b727a2e202e2d2e7c2e29)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411304951327 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411304951328 2014.09.21 16:09:11)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 38393b3d316e6e2b396b2b626a3e303e3d3e6c3e39)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411304953959 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411304953960 2014.09.21 16:09:13)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 79782978712f2f6a7c7d6a232b7f717f7c7f2d7f78)
	(_entity
		(_time 1411304953956)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2949          1411305987417 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411305987418 2014.09.21 16:26:27)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66636467653161703436773c336062606361646060)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1161          1411305987428 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411305987429 2014.09.21 16:26:27)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76737476752171602525672c237072707371747070)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000045 55 876           1411306011769 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411306011770 2014.09.21 16:26:51)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8386838fdbdb9e8fde95d78a8a8f8e8f8a858bdb)
	(_entity
		(_time 1411306011765)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2841          1411306014709 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411306014710 2014.09.21 16:26:54)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07085700055000115557165d520103010200050101)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1161          1411306014714 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411306014715 2014.09.21 16:26:54)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07085700055000115454165d520103010200050101)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5150          1411306615177 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411306615178 2014.09.21 16:36:55)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9cc99292cacb9b8acb938dc6c99a989a999b9e99ca)
	(_entity
		(_time 1411306615172)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3251          1411311873964 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411311873965 2014.09.21 18:04:33)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b9bfbbede6efe8afbaedfae3edbfb8bfbdbfbdbfbc)
	(_entity
		(_time 1411311873961)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000047 55 3251          1411311882733 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411311882734 2014.09.21 18:04:42)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 06020b00565057100552455c520007000200020003)
	(_entity
		(_time 1411311873960)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000047 55 3251          1411311977765 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411311977766 2014.09.21 18:06:17)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3d326a383f6b6c2b3e697e67693b3c3b393b393b38)
	(_entity
		(_time 1411311873960)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2095          1411311977784 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411311977785 2014.09.21 18:06:17)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4d421a4f4f1b1c5b4e4e0e17194b4c4b494b494b48)
	(_entity
		(_time 1411311873960)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_index 7)))(_read(5(_index 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000047 55 3199          1411312060013 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411312060014 2014.09.21 18:07:40)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 782a2879262e296e7b2c3b222c7e797e7c7e7c7e7d)
	(_entity
		(_time 1411312060008)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000047 55 3251          1411312071715 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411312071716 2014.09.21 18:07:51)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2f29792b2f797e392c7b6c757b292e292b292b292a)
	(_entity
		(_time 1411312071712)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2095          1411312071720 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411312071721 2014.09.21 18:07:51)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3f39693a3f696e293c3c7c656b393e393b393b393a)
	(_entity
		(_time 1411312071712)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_index 7)))(_read(5(_index 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000047 55 3251          1411312339013 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411312339014 2014.09.21 18:12:19)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 50570253060601465304130a045651565456545655)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2095          1411312339018 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411312339019 2014.09.21 18:12:19)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5f580d5c5f090e495c5c1c050b595e595b595b595a)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_index 7)))(_read(5(_index 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6130          1411314436323 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314436324 2014.09.21 18:47:16)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f0f7a2a0a6a6a1e6f7f0b3aaa4f6f1f6f4f6f4f6f5)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 906           1411314497698 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411314497699 2014.09.21 18:48:17)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code afa9f8f8acf8ffbcadfdbef5aba9abacada9aea9fa)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411314497768 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314497769 2014.09.21 18:48:17)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdfbfdacabafabebabaeefa2aefbabfafffefffbab)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411314497833 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314497834 2014.09.21 18:48:17)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3c3b35393a6a6e2a356e79676b3a353a693b3a3a35)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 959           1411314497902 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314497903 2014.09.21 18:48:17)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a7d7b7b7e2d2a6979286b207e7c7e79797c7b7c2f)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 957           1411314497961 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314497962 2014.09.21 18:48:17)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9beefecb2ebeeafefeaabe6ebbfefbebbbababfef)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 876           1411314498025 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314498026 2014.09.21 18:48:18)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f1ffa7a6a1a1e4f5a4efadf0f0f5f4f5f0fff1a1)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411314498093 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411314498094 2014.09.21 18:48:18)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46414445451011514316001c4340124143414e4045)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411314498099 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411314498100 2014.09.21 18:48:18)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46414445451011514214001c4340124143414e4045)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3933          1411314498152 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314498153 2014.09.21 18:48:18)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 74737674752223637477322e7172207371737c7122)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1886          1411314498206 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411314498207 2014.09.21 18:48:18)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b4e6e7b5e4e0a5b3e3f7e8e7b4bbb5e7b5b6b5b4)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1309          1411314498210 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411314498211 2014.09.21 18:48:18)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b4e6e7b5e4e0a5b3b5f7e8e7b4bbb5e7b5b6b5b4)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5206          1411314498269 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314498270 2014.09.21 18:48:18)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f1f6a4a1f5a6a2e7f4a1b5aaa5f6f9f4a7f6f5f7f4)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3654          1411314498333 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314498334 2014.09.21 18:48:18)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30363435316666233066236a623638363536643631)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411314498337 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314498338 2014.09.21 18:48:18)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30363435316666233263236a623638363536643631)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411314498383 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314498384 2014.09.21 18:48:18)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5f595b5c0809094c595b4c050d5957595a590b595e)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3649          1411314498435 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314498436 2014.09.21 18:48:18)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8e888a80dad8d89d8fd89dd4dc8886888b88da888f)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411314498439 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314498440 2014.09.21 18:48:18)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8e888a80dad8d89d8ddd9dd4dc8886888b88da888f)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411314498485 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314498486 2014.09.21 18:48:18)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cccac8999e9a9adfcbc8df969ecac4cac9ca98cacd)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3556          1411314498532 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314498533 2014.09.21 18:48:18)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbfdffaba8adade8f8fae8a1a9fdf3fdfefdaffdfa)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411314498536 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411314498537 2014.09.21 18:48:18)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbfdffaba8adade8faa8e8a1a9fdf3fdfefdaffdfa)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411314498582 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314498583 2014.09.21 18:48:18)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2a2c2f2e7a7c7c392f2e3970782c222c2f2c7e2c2b)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2841          1411314498634 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411314498635 2014.09.21 18:48:18)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 595e5c5b550e5e4f0b0948030c5f5d5f5c5e5b5f5f)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1161          1411314498638 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411314498639 2014.09.21 18:48:18)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 595e5c5b550e5e4f0a0a48030c5f5d5f5c5e5b5f5f)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5150          1411314498689 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314498690 2014.09.21 18:48:18)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9790929995c09081c09886cdc291939192909592c1)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3251          1411314498787 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411314498788 2014.09.21 18:48:18)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f5f2f2a5a6a3a4e3f6a1b6afa1f3f4f3f1f3f1f3f0)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2097          1411314498791 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411314498792 2014.09.21 18:48:18)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f5f2f2a5a6a3a4e3f6f6b6afa1f3f4f3f1f3f1f3f0)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 6130          1411314498931 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314498932 2014.09.21 18:48:18)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8285828cd6d4d3948582c1d8d68483848684868487)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 906           1411314603050 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411314603051 2014.09.21 18:50:03)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f686c3a3c686f2c3d6d2e653b393b3c3d393e396a)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411314603117 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314603118 2014.09.21 18:50:03)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d2a797d2b2f2b6b2b2e6f222e7b2b7a7f7e7f7b2b)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411314603177 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314603178 2014.09.21 18:50:03)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcebe7e8baeaeeaab5eef9e7ebbab5bae9bbbabab5)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 959           1411314603240 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314603241 2014.09.21 18:50:03)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code faada9aafeadaae9f9a8eba0fefcfef9f9fcfbfcaf)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 957           1411314603308 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314603309 2014.09.21 18:50:03)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 396e3c3d326b6e2f6f6a2b666b3f6f3e3b3a3a3f6f)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 876           1411314603376 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314603377 2014.09.21 18:50:03)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 87d1dc89d6d1d19485d49fdd8080858485808f81d1)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411314603444 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411314603445 2014.09.21 18:50:03)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5929591c59392d2c095839fc0c391c2c0c2cdc3c6)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411314603449 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411314603450 2014.09.21 18:50:03)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5929591c59392d2c197839fc0c391c2c0c2cdc3c6)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3933          1411314603505 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314603506 2014.09.21 18:50:03)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 04535303055253130407425e0102500301030c0152)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1886          1411314603559 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411314603560 2014.09.21 18:50:03)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 33643336356460253363776867343b356735363534)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1309          1411314603563 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411314603564 2014.09.21 18:50:03)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 33643336356460253335776867343b356735363534)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5206          1411314603613 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314603614 2014.09.21 18:50:03)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 71267170752622677421352a257679742776757774)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3654          1411314603665 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314603666 2014.09.21 18:50:03)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f6f2f7a1f6f6b3a0f6b3faf2a6a8a6a5a6f4a6a1)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411314603669 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314603670 2014.09.21 18:50:03)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f6f2f7a1f6f6b3a2f3b3faf2a6a8a6a5a6f4a6a1)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411314603720 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314603721 2014.09.21 18:50:03)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code df898d8d888989ccd9dbcc858dd9d7d9dad98bd9de)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3649          1411314603773 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314603774 2014.09.21 18:50:03)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5b5e0b585b5b1e0c5b1e575f0b050b080b590b0c)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411314603777 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314603778 2014.09.21 18:50:03)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5b5e0b585b5b1e0e5e1e575f0b050b080b590b0c)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411314603828 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314603829 2014.09.21 18:50:03)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3c6a6f396e6a6a2f3b382f666e3a343a393a683a3d)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3556          1411314603880 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314603881 2014.09.21 18:50:03)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b2d287a282d2d68787a6821297d737d7e7d2f7d7a)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411314603884 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411314603885 2014.09.21 18:50:03)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b2d287a282d2d687a286821297d737d7e7d2f7d7a)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411314603935 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314603936 2014.09.21 18:50:03)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aafcf9fdfafcfcb9afaeb9f0f8aca2acafacfeacab)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2841          1411314603988 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411314603989 2014.09.21 18:50:03)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8bfbbbae5bfeffebab8f9b2bdeeeceeedefeaeeee)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1161          1411314603992 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411314603993 2014.09.21 18:50:03)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8bfbbbae5bfeffebbbbf9b2bdeeeceeedefeaeeee)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5150          1411314604042 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314604043 2014.09.21 18:50:04)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 17404711154010014018064d421113111210151241)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3251          1411314604096 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411314604097 2014.09.21 18:50:04)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 56010455060007405502150c025057505250525053)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2097          1411314604100 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411314604101 2014.09.21 18:50:04)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 56010455060007405555150c025057505250525053)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 6130          1411314604153 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314604154 2014.09.21 18:50:04)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 84d3d68ad6d2d5928384c7ded08285828082808281)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 906           1411314639246 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411314639247 2014.09.21 18:50:39)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9a9f93959ecdca8998c88bc09e9c9e99989c9b9ccf)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411314639314 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314639315 2014.09.21 18:50:39)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8edb6bae2babefebebbfab7bbeebeefeaebeaeebe)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411314639381 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314639382 2014.09.21 18:50:39)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27222723757175312e75627c70212e21722021212e)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 959           1411314639443 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314639444 2014.09.21 18:50:39)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65606d65353235766637743f616361666663646330)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 957           1411314639503 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314639504 2014.09.21 18:50:39)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4a1fbf2a2f6f3b2f2f7b6fbf6a2f2a3a6a7a7a2f2)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 876           1411314639569 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314639570 2014.09.21 18:50:39)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2e6e3b1b6b4b4f1e0b1fab8e5e5e0e1e0e5eae4b4)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411314639637 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411314639638 2014.09.21 18:50:39)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21247324257776362471677b242775262426292722)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411314639642 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411314639643 2014.09.21 18:50:39)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30356234356667273462766a353664373537383633)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3933          1411314639698 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314639699 2014.09.21 18:50:39)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5f5a0d5d0c0908485f5c19055a590b585a58575a09)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1886          1411314639752 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411314639753 2014.09.21 18:50:39)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e9b9b91cec9cd889ecedac5ca999698ca989b9899)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1309          1411314639756 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411314639757 2014.09.21 18:50:39)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e9b9b91cec9cd889e98dac5ca999698ca989b9899)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5206          1411314639806 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314639807 2014.09.21 18:50:39)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cdc8c8989c9a9edbc89d899699cac5c89bcac9cbc8)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3654          1411314639855 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314639856 2014.09.21 18:50:39)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcf8abacaeaaaaeffcaaefa6aefaf4faf9faa8fafd)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411314639859 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314639860 2014.09.21 18:50:39)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcf8abacaeaaaaeffeafefa6aefaf4faf9faa8fafd)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411314639909 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314639910 2014.09.21 18:50:39)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3a3e6e3f6a6c6c293c3e2960683c323c3f3c6e3c3b)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3649          1411314639962 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314639963 2014.09.21 18:50:39)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 696d3d69613f3f7a683f7a333b6f616f6c6f3d6f68)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411314639966 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314639967 2014.09.21 18:50:39)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 696d3d69613f3f7a6a3a7a333b6f616f6c6f3d6f68)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411314640017 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314640018 2014.09.21 18:50:40)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a7a3f3f0a1f1f1b4a0a3b4fdf5a1afa1a2a1f3a1a6)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3556          1411314640069 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314640070 2014.09.21 18:50:40)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d28284d18080c5d5d7c58c84d0ded0d3d082d0d7)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411314640073 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411314640074 2014.09.21 18:50:40)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d28284d18080c5d785c58c84d0ded0d3d082d0d7)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411314640123 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314640124 2014.09.21 18:50:40)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 05015003015353160001165f57030d030003510304)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2841          1411314640177 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411314640178 2014.09.21 18:50:40)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44411147451343521614551e114240424143464242)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1161          1411314640181 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411314640182 2014.09.21 18:50:40)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44411147451343521717551e114240424143464242)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5150          1411314640232 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314640233 2014.09.21 18:50:40)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7376267375247465247c6229267577757674717625)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3251          1411314640285 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411314640286 2014.09.21 18:50:40)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b1b4e6e5e6e7e0a7b2e5f2ebe5b7b0b7b5b7b5b7b4)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2127          1411314640289 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411314640290 2014.09.21 18:50:40)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b1b4e6e5e6e7e0a7b2b2f2ebe5b7b0b7b5b7b5b7b4)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6130          1411314640353 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314640354 2014.09.21 18:50:40)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f0f5a7a0a6a6a1e6f7f0b3aaa4f6f1f6f4f6f4f6f5)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 906           1411314709746 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411314709747 2014.09.21 18:51:49)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fefcadaefea9aeedfcacefa4faf8fafdfcf8fff8ab)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 874           1411314709811 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314709812 2014.09.21 18:51:49)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d3f38396b6f6b2b6b6e2f626e3b6b3a3f3e3f3b6b)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 828           1411314709874 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314709875 2014.09.21 18:51:49)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b79217a7c2d296d72293e202c7d727d2e7c7d7d72)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 959           1411314709942 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314709943 2014.09.21 18:51:49)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9cb9b9c959e99daca9bd893cdcfcdcacacfc8cf9c)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 957           1411314710006 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314710007 2014.09.21 18:51:50)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 080a0a0f025a5f1e5e5b1a575a0e5e0f0a0b0b0e5e)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 876           1411314710067 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314710068 2014.09.21 18:51:50)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46451a441610105544155e1c4141444544414e4010)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2548          1411314710135 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411314710136 2014.09.21 18:51:50)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8587d28a85d3d29280d5c3df8083d18280828d8386)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1008          1411314710140 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411314710141 2014.09.21 18:51:50)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9496c39a95c2c38390c6d2ce9192c09391939c9297)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3933          1411314710196 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314710197 2014.09.21 18:51:50)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c3c19497c59594d4c3c08599c6c597c4c6c4cbc695)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1886          1411314710249 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411314710250 2014.09.21 18:51:50)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f0f2a2f5a5a1e4f2a2b6a9a6f5faf4a6f4f7f4f5)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1309          1411314710253 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411314710254 2014.09.21 18:51:50)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f0f2a2f5a5a1e4f2f4b6a9a6f5faf4a6f4f7f4f5)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5206          1411314710303 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314710304 2014.09.21 18:51:50)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 31333034356662273461756a653639346736353734)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3654          1411314710355 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314710356 2014.09.21 18:51:50)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60633360613636736036733a326668666566346661)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411314710359 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314710360 2014.09.21 18:51:50)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60633360613636736233733a326668666566346661)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411314710410 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314710411 2014.09.21 18:51:50)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9e9dcd91cac8c88d989a8dc4cc9896989b98ca989f)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3649          1411314710464 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314710465 2014.09.21 18:51:50)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdce9e98989b9bdecc9bde979fcbc5cbc8cb99cbcc)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411314710468 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314710469 2014.09.21 18:51:50)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdce9e98989b9bdece9ede979fcbc5cbc8cb99cbcc)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411314710518 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314710519 2014.09.21 18:51:50)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0b085b0d585d5d180c0f1851590d030d0e0d5f0d0a)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3556          1411314710570 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314710571 2014.09.21 18:51:50)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a396a3f6a6c6c29393b2960683c323c3f3c6e3c3b)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 975           1411314710574 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411314710575 2014.09.21 18:51:50)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a396a3f6a6c6c293b692960683c323c3f3c6e3c3b)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3934          1411314710624 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314710625 2014.09.21 18:51:50)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 696a3969613f3f7a6c6d7a333b6f616f6c6f3d6f68)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2841          1411314710679 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411314710680 2014.09.21 18:51:50)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8aaf8fea5ffafbefaf8b9f2fdaeacaeadafaaaeae)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1161          1411314710683 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411314710684 2014.09.21 18:51:50)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8aaf8fea5ffafbefbfbb9f2fdaeacaeadafaaaeae)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5150          1411314710728 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314710729 2014.09.21 18:51:50)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d7d58784d580d0c180d8c68d82d1d3d1d2d0d5d281)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3251          1411314710787 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411314710788 2014.09.21 18:51:50)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 15161112464344031641564f411314131113111310)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2127          1411314710791 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411314710792 2014.09.21 18:51:50)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 15161112464344031616564f411314131113111310)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6130          1411314710843 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314710844 2014.09.21 18:51:50)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 44474046161215524344071e104245424042404241)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411314784459 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411314784460 2014.09.21 18:53:04)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dddd8a8fdc8a8dcedf8fcc87d9dbd9dedfdbdcdb88)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411314784528 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314784529 2014.09.21 18:53:04)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1b1a4d1d4b494d0d4d480944481d4d1c1918191d4d)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411314784592 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314784593 2014.09.21 18:53:04)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6a6b636a6e3c387c63382f313d6c636c3f6d6c6c63)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411314784661 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314784662 2014.09.21 18:53:04)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a8a9a9fff5fff8bbabfab9f2acaeacababaea9aefd)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411314784728 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314784729 2014.09.21 18:53:04)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e7e6b1b5e2b5b0f1b1b4f5b8b5e1b1e0e5e4e4e1b1)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411314784797 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314784798 2014.09.21 18:53:04)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 35353c306663632637662d6f3232373637323d3363)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411314784864 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411314784865 2014.09.21 18:53:04)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7372717375252464762335297675277476747b7570)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411314784869 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411314784870 2014.09.21 18:53:04)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7372717375252464772135297675277476747b7570)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411314784925 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314784926 2014.09.21 18:53:04)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b2b3b0e7b5e4e5a5b2b1f4e8b7b4e6b5b7b5bab7e4)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411314784977 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411314784978 2014.09.21 18:53:04)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1e0b4b2e5b6b2f7e1b1a5bab5e6e9e7b5e7e4e7e6)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411314784981 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411314784982 2014.09.21 18:53:04)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1e0b4b2e5b6b2f7e1e7a5bab5e6e9e7b5e7e4e7e6)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411314785033 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314785034 2014.09.21 18:53:05)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1f1e49184c484c091a4f5b444b18171a49181b191a)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411314785086 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314785087 2014.09.21 18:53:05)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4e4e4a4c1a18185d4e185d141c4846484b481a484f)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411314785090 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314785091 2014.09.21 18:53:05)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4e4e4a4c1a18185d4c1d5d141c4846484b481a484f)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411314785136 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314785137 2014.09.21 18:53:05)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7d7d797c282b2b6e7b796e272f7b757b787b297b7c)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411314785190 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314785191 2014.09.21 18:53:05)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bbbbbfefe8ededa8baeda8e1e9bdb3bdbebdefbdba)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411314785194 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314785195 2014.09.21 18:53:05)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bbbbbfefe8ededa8b8e8a8e1e9bdb3bdbebdefbdba)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411314785239 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314785240 2014.09.21 18:53:05)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code eaeaeeb9babcbcf9edeef9b0b8ece2ecefecbeeceb)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411314785292 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314785293 2014.09.21 18:53:05)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 19191c1e114f4f0a1a180a434b1f111f1c1f4d1f18)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411314785296 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411314785297 2014.09.21 18:53:05)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 19191c1e114f4f0a184a0a434b1f111f1c1f4d1f18)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411314785342 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314785343 2014.09.21 18:53:05)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 48484d4a411e1e5b4d4c5b121a4e404e4d4e1c4e49)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411314785395 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411314785396 2014.09.21 18:53:05)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8687838985d18190d4d697dcd38082808381848080)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411314785399 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411314785400 2014.09.21 18:53:05)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8687838985d18190d5d597dcd38082808381848080)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411314785450 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314785451 2014.09.21 18:53:05)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b5b4b0e0b5e2b2a3e2baa4efe0b3b1b3b0b2b7b0e3)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411314785504 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411314785505 2014.09.21 18:53:05)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f4f5f3a4a6a2a5e2f7a0b7aea0f2f5f2f0f2f0f2f1)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2147          1411314785508 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411314785509 2014.09.21 18:53:05)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f4f5f3a4a6a2a5e2f7f7b7aea0f2f5f2f0f2f0f2f1)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6150          1411314785564 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314785565 2014.09.21 18:53:05)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 323332376664632435327168663433343634363437)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 6150          1411314897455 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314897456 2014.09.21 18:54:57)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 45414847161314534245061f114344434143414340)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411314957801 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411314957802 2014.09.21 18:55:57)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fdfaf8adfcaaadeeffafeca7f9fbf9fefffbfcfba8)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411314957870 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314957871 2014.09.21 18:55:57)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3b3c683f6b696d2d6d682964683d6d3c3938393d6d)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411314957932 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314957933 2014.09.21 18:55:57)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7a7d767b7e2c286c73283f212d7c737c2f7d7c7c73)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411314957994 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314957995 2014.09.21 18:55:57)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b8bfbcece5efe8abbbeaa9e2bcbebcbbbbbeb9beed)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411314958063 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314958064 2014.09.21 18:55:58)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 060156010254511050551459540050010405050050)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411314958123 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314958124 2014.09.21 18:55:58)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 35333b306663632637662d6f3232373637323d3363)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411314958190 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411314958191 2014.09.21 18:55:58)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8384868c85d5d49486d3c5d98685d78486848b8580)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411314958196 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411314958197 2014.09.21 18:55:58)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8384868c85d5d49487d1c5d98685d78486848b8580)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411314958252 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314958253 2014.09.21 18:55:58)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c2c5c796c59495d5c2c18498c7c496c5c7c5cac794)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411314958306 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411314958307 2014.09.21 18:55:58)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f1f6a3a1f5a6a2e7f1a1b5aaa5f6f9f7a5f7f4f7f6)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411314958310 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411314958311 2014.09.21 18:55:58)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f1f6a3a1f5a6a2e7f1f7b5aaa5f6f9f7a5f7f4f7f6)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411314958360 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314958361 2014.09.21 18:55:58)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2f287c2b7c787c392a7f6b747b28272a79282b292a)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411314958414 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314958415 2014.09.21 18:55:58)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5e585f5d0a08084d5e084d040c5856585b580a585f)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411314958418 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314958419 2014.09.21 18:55:58)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5e585f5d0a08084d5c0d4d040c5856585b580a585f)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411314958468 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314958469 2014.09.21 18:55:58)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8d8b8c83d8dbdb9e8b899ed7df8b858b888bd98b8c)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411314958521 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314958522 2014.09.21 18:55:58)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cbcdca9e989d9dd8ca9dd89199cdc3cdcecd9fcdca)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411314958525 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314958526 2014.09.21 18:55:58)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cbcdca9e989d9dd8c898d89199cdc3cdcecd9fcdca)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411314958577 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314958578 2014.09.21 18:55:58)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fafcfbaaaaacace9fdfee9a0a8fcf2fcfffcaefcfb)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411314958630 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314958631 2014.09.21 18:55:58)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 393f373c316f6f2a3a382a636b3f313f3c3f6d3f38)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411314958634 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411314958635 2014.09.21 18:55:58)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 393f373c316f6f2a386a2a636b3f313f3c3f6d3f38)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411314958680 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314958681 2014.09.21 18:55:58)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 686e6668613e3e7b6d6c7b323a6e606e6d6e3c6e69)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411314958733 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411314958734 2014.09.21 18:55:58)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9790999995c09081c5c786cdc29193919290959191)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411314958737 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411314958738 2014.09.21 18:55:58)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9790999995c09081c4c486cdc29193919290959191)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411314958788 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314958789 2014.09.21 18:55:58)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d5d2db86d582d2c382dac48f80d3d1d3d0d2d7d083)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411314958841 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411314958842 2014.09.21 18:55:58)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 04030902565255120750475e500205020002000201)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2147          1411314958845 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411314958846 2014.09.21 18:55:58)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 04030902565255120707475e500205020002000201)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6150          1411314958898 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314958899 2014.09.21 18:55:58)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 42454f401614135445420118164443444644464447)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411314988643 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411314988644 2014.09.21 18:56:28)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 78762d79252f286b7a2a69227c7e7c7b7a7e797e2d)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411314988715 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314988716 2014.09.21 18:56:28)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b7b9b5e2b2e5e1a1e1e4a5e8e4b1e1b0b5b4b5b1e1)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411314988782 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314988783 2014.09.21 18:56:28)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 050b5903555357130c57405e52030c03500203030c)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411314988937 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314988938 2014.09.21 18:56:28)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a1aff5f6f5f6f1b2a2f3b0fba5a7a5a2a2a7a0a7f4)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411314989036 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314989037 2014.09.21 18:56:29)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fff1fcaeabada8e9a9aceda0adf9a9f8fdfcfcf9a9)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411314989139 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411314989140 2014.09.21 18:56:29)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5d52035e5f0b0b4e5f0e45075a5a5f5e5f5a555b0b)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411314989233 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411314989234 2014.09.21 18:56:29)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bbb5eeeeecedecacbeebfde1bebdefbcbebcb3bdb8)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411314989237 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411314989238 2014.09.21 18:56:29)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cac49f9e9e9c9dddce988c90cfcc9ecdcfcdc2ccc9)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411314989294 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314989295 2014.09.21 18:56:29)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f9f7aca8f5afaeeef9fabfa3fcffadfefcfef1fcaf)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411314989353 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411314989354 2014.09.21 18:56:29)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 38376c3d356f6b2e38687c636c3f303e6c3e3d3e3f)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411314989357 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411314989358 2014.09.21 18:56:29)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 38376c3d356f6b2e383e7c636c3f303e6c3e3d3e3f)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411314989421 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314989422 2014.09.21 18:56:29)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 76792277752125607326322d22717e732071727073)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411314989472 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314989473 2014.09.21 18:56:29)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b5bbb3e1b1e3e3a6b5e3a6efe7b3bdb3b0b3e1b3b4)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411314989476 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314989477 2014.09.21 18:56:29)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b5bbb3e1b1e3e3a6b7e6a6efe7b3bdb3b0b3e1b3b4)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411314989527 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314989528 2014.09.21 18:56:29)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e3ede5b0e1b5b5f0e5e7f0b9b1e5ebe5e6e5b7e5e2)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411314989580 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314989581 2014.09.21 18:56:29)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 222c2526217474312374317870242a242724762423)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411314989584 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411314989585 2014.09.21 18:56:29)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 222c2526217474312171317870242a242724762423)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411314989633 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314989634 2014.09.21 18:56:29)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 515f5652510707425655420b035759575457055750)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411314989686 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411314989687 2014.09.21 18:56:29)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 808e878e81d6d693838193dad28688868586d48681)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411314989690 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411314989691 2014.09.21 18:56:29)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f818881d8d9d99c8edc9cd5dd8987898a89db898e)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411314989741 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314989742 2014.09.21 18:56:29)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code beb0b9eaeae8e8adbbbaade4ecb8b6b8bbb8eab8bf)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411314989793 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411314989794 2014.09.21 18:56:29)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ede2eabfbcbaeafbbfbdfcb7b8ebe9ebe8eaefebeb)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411314989797 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411314989798 2014.09.21 18:56:29)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ede2eabfbcbaeafbbebefcb7b8ebe9ebe8eaefebeb)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411314989848 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314989849 2014.09.21 18:56:29)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2c2328297a7b2b3a7b233d76792a282a292b2e297a)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411314989902 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411314989903 2014.09.21 18:56:29)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5a555c595d0c0b4c590e19000e5c5b5c5e5c5e5c5f)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2147          1411314989906 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411314989907 2014.09.21 18:56:29)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5a555c595d0c0b4c595919000e5c5b5c5e5c5e5c5f)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6150          1411314989963 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411314989964 2014.09.21 18:56:29)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 99969f96c6cfc88f9e99dac3cd9f989f9d9f9d9f9c)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4626322717216342016)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411315056008 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411315056009 2014.09.21 18:57:36)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 98979d97c5cfc88b9aca89c29c9e9c9b9a9e999ecd)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411315056080 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315056081 2014.09.21 18:57:36)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e6e9b4b4e2b4b0f0b0b5f4b9b5e0b0e1e4e5e4e0b0)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411315056148 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315056149 2014.09.21 18:57:36)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 242b2820757276322d76617f73222d22712322222d)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411315056212 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315056213 2014.09.21 18:57:36)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 636c67633534337060317239676567606065626536)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411315056274 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315056275 2014.09.21 18:57:36)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a1aef2f7a2f3f6b7f7f2b3fef3a7f7a6a3a2a2a7f7)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411315056337 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315056338 2014.09.21 18:57:36)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e0eeedb3b6b6b6f3e2b3f8bae7e7e2e3e2e7e8e6b6)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411315056404 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411315056405 2014.09.21 18:57:36)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1e111b184e4849091b4e58441b184a191b1916181d)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411315056409 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411315056410 2014.09.21 18:57:36)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2e212b2b7e7879392a7c68742b287a292b2926282d)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411315056465 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315056466 2014.09.21 18:57:36)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5d52585f0c0b0a4a5d5e1b07585b095a585a55580b)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411315056518 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411315056519 2014.09.21 18:57:36)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9b94c994ccccc88d9bcbdfc0cf9c939dcf9d9e9d9c)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411315056522 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411315056523 2014.09.21 18:57:36)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9b94c994ccccc88d9b9ddfc0cf9c939dcf9d9e9d9c)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411315056573 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315056574 2014.09.21 18:57:36)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cac5989f9e9d99dccf9a8e919ecdc2cf9ccdcecccf)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411315056627 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315056628 2014.09.21 18:57:36)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0907080f015f5f1a095f1a535b0f010f0c0f5d0f08)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315056631 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315056632 2014.09.21 18:57:36)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0907080f015f5f1a0b5a1a535b0f010f0c0f5d0f08)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315056681 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315056682 2014.09.21 18:57:36)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3836393d316e6e2b3e3c2b626a3e303e3d3e6c3e39)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411315056735 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315056736 2014.09.21 18:57:36)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 76787777712020657720652c24707e707370227077)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315056739 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315056740 2014.09.21 18:57:36)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 76787777712020657525652c24707e707370227077)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315056790 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315056791 2014.09.21 18:57:36)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a5aba4f2a1f3f3b6a2a1b6fff7a3ada3a0a3f1a3a4)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411315056841 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315056842 2014.09.21 18:57:36)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d4dad586d18282c7d7d5c78e86d2dcd2d1d280d2d5)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315056845 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411315056846 2014.09.21 18:57:36)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d4dad586d18282c7d587c78e86d2dcd2d1d280d2d5)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315056896 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315056897 2014.09.21 18:57:36)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 121c1c15114444011716014840141a141714461413)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411315056948 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411315056949 2014.09.21 18:57:36)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 414e4f42451646571311501b144745474446434747)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411315056952 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411315056953 2014.09.21 18:57:36)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 414e4f42451646571212501b144745474446434747)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411315057001 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315057002 2014.09.21 18:57:36)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 808f8e8f85d78796d78f91dad586848685878285d6)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411315057055 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411315057056 2014.09.21 18:57:37)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code afa0a3f8aff9feb9acfbecf5fba9aea9aba9aba9aa)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2147          1411315057059 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411315057060 2014.09.21 18:57:37)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code afa0a3f8aff9feb9acacecf5fba9aea9aba9aba9aa)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6150          1411315057116 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315057117 2014.09.21 18:57:37)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ede2e1beefbbbcfbeaedaeb7b9ebecebe9ebe9ebe8)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411315086087 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411315086088 2014.09.21 18:58:06)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 16104611454146051444074c121012151410171043)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411315086158 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315086159 2014.09.21 18:58:06)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 64626365623632723237763b376232636667666232)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411315086221 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315086222 2014.09.21 18:58:06)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a3a5fbf4f5f5f1b5aaf1e6f8f4a5aaa5f6a4a5a5aa)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411315086288 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315086289 2014.09.21 18:58:06)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1e7b1b2b5b6b1f2e2b3f0bbe5e7e5e2e2e7e0e7b4)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411315086352 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315086353 2014.09.21 18:58:06)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 20262425227277367673327f722676272223232676)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411315086416 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315086417 2014.09.21 18:58:06)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5e59045d5d08084d5c0d460459595c5d5c59565808)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411315086484 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411315086485 2014.09.21 18:58:06)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code acaafdfafafafbbba9fceaf6a9aaf8aba9aba4aaaf)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411315086489 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411315086490 2014.09.21 18:58:06)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code acaafdfafafafbbba8feeaf6a9aaf8aba9aba4aaaf)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411315086544 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315086545 2014.09.21 18:58:06)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dbdd8a888c8d8cccdbd89d81dedd8fdcdedcd3de8d)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411315086598 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411315086599 2014.09.21 18:58:06)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1a1c1d1d4e4d490c1a4a5e414e1d121c4e1c1f1c1d)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411315086602 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411315086603 2014.09.21 18:58:06)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1a1c1d1d4e4d490c1a1c5e414e1d121c4e1c1f1c1d)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411315086651 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315086652 2014.09.21 18:58:06)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 484e4f4a451f1b5e4d180c131c4f404d1e4f4c4e4d)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411315086703 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315086704 2014.09.21 18:58:06)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8780d28981d1d19487d194ddd5818f818281d38186)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315086707 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315086708 2014.09.21 18:58:06)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8780d28981d1d19485d494ddd5818f818281d38186)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315086757 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315086758 2014.09.21 18:58:06)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b6b1e3e2b1e0e0a5b0b2a5ece4b0beb0b3b0e2b0b7)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411315086810 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315086811 2014.09.21 18:58:06)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5e2b0b6e1b3b3f6e4b3f6bfb7e3ede3e0e3b1e3e4)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315086814 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315086815 2014.09.21 18:58:06)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5e2b0b6e1b3b3f6e6b6f6bfb7e3ede3e0e3b1e3e4)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315086864 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315086865 2014.09.21 18:58:06)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 23247127217575302427307971252b252625772522)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411315086920 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315086921 2014.09.21 18:58:06)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 52550051510404415153410800545a545754065453)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315086924 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411315086925 2014.09.21 18:58:06)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 52550051510404415301410800545a545754065453)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315086974 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315086975 2014.09.21 18:58:06)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9196c39e91c7c782949582cbc39799979497c59790)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411315087027 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411315087028 2014.09.21 18:58:07)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bfb9edeaece8b8a9edefaee5eab9bbb9bab8bdb9b9)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411315087031 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411315087032 2014.09.21 18:58:07)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bfb9edeaece8b8a9ececaee5eab9bbb9bab8bdb9b9)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411315087082 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315087083 2014.09.21 18:58:07)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fef8acafaea9f9e8a9f1efa4abf8faf8fbf9fcfba8)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411315087136 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411315087137 2014.09.21 18:58:07)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2d2b7c292f7b7c3b2e796e77792b2c2b292b292b28)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2147          1411315087140 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411315087141 2014.09.21 18:58:07)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2d2b7c292f7b7c3b2e2e6e77792b2c2b292b292b28)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6150          1411315087196 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315087197 2014.09.21 18:58:07)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6b6d3a6b6f3d3a7d6c6b28313f6d6a6d6f6d6f6d6e)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411315320612 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411315320613 2014.09.21 19:02:00)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 39366d3c656e692a3b6b28633d3f3d3a3b3f383f6c)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411315320677 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315320678 2014.09.21 19:02:00)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 78777b78722a2e6e2e2b6a272b7e2e7f7a7b7a7e2e)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411315320744 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315320745 2014.09.21 19:02:00)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b6b9eae2e5e0e4a0bfe4f3ede1b0bfb0e3b1b0b0bf)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411315320813 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315320814 2014.09.21 19:02:00)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 040b5302555354170756155e000200070702050251)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411315320880 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315320881 2014.09.21 19:02:00)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 434c4340421114551510511c114515444140404515)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411315320946 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315320947 2014.09.21 19:02:00)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 818fdf8fd6d7d79283d299db8686838283868987d7)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411315321013 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411315321014 2014.09.21 19:02:01)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c0cf9594c59697d7c590869ac5c694c7c5c7c8c6c3)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411315321019 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411315321020 2014.09.21 19:02:01)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cfc09a9b9c9998d8cb9d8995cac99bc8cac8c7c9cc)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411315321074 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315321075 2014.09.21 19:02:01)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fef1abafaea8a9e9fefdb8a4fbf8aaf9fbf9f6fba8)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411315321128 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411315321129 2014.09.21 19:02:01)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3d6a69386c6a6e2b3d6d7966693a353b693b383b3a)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411315321132 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411315321133 2014.09.21 19:02:01)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3d6a69386c6a6e2b3d3b7966693a353b693b383b3a)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411315321177 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315321178 2014.09.21 19:02:01)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6c3b386c3a3b3f7a693c2837386b64693a6b686a69)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411315321231 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315321232 2014.09.21 19:02:01)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9bcd9d94c8cdcd889bcd88c1c99d939d9e9dcf9d9a)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315321235 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315321236 2014.09.21 19:02:01)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9bcd9d94c8cdcd8899c888c1c99d939d9e9dcf9d9a)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315321281 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315321282 2014.09.21 19:02:01)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c99fcf9cc19f9fdacfcdda939bcfc1cfcccf9dcfc8)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411315321334 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315321335 2014.09.21 19:02:01)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 085e0f0e015e5e1b095e1b525a0e000e0d0e5c0e09)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315321338 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315321339 2014.09.21 19:02:01)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 085e0f0e015e5e1b0b5b1b525a0e000e0d0e5c0e09)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315321389 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315321390 2014.09.21 19:02:01)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 37613032316161243033246d65313f313231633136)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411315321441 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315321442 2014.09.21 19:02:01)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 75237274712323667674662f27737d737073217374)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315321445 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411315321446 2014.09.21 19:02:01)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 75237274712323667426662f27737d737073217374)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315321491 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315321492 2014.09.21 19:02:01)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a4f2a3f3a1f2f2b7a1a0b7fef6a2aca2a1a2f0a2a5)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411315321544 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411315321545 2014.09.21 19:02:01)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d384d480d584d4c58183c28986d5d7d5d6d4d1d5d5)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411315321548 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411315321549 2014.09.21 19:02:01)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d384d480d584d4c58080c28986d5d7d5d6d4d1d5d5)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411315321599 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315321600 2014.09.21 19:02:01)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1245161415451504451d0348471416141715101744)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411315321654 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411315321655 2014.09.21 19:02:01)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 40174642161611564314031a144641464446444645)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2147          1411315321658 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411315321659 2014.09.21 19:02:01)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 40174642161611564343031a144641464446444645)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6150          1411315321710 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315321711 2014.09.21 19:02:01)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7f28797e7f292e69787f3c252b797e797b797b797a)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411315485491 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411315485492 2014.09.21 19:04:45)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 44404746151314574616551e404240474642454211)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411315485558 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315485559 2014.09.21 19:04:45)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8387d78c82d1d595d5d091dcd085d58481808185d5)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411315485626 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315485627 2014.09.21 19:04:45)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d1d5da83858783c7d883948a86d7d8d784d6d7d7d8)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411315485689 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315485690 2014.09.21 19:04:45)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0f0b0d090c585f1c0c5d1e550b090b0c0c090e095a)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411315485756 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315485757 2014.09.21 19:04:45)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4e4a1b4d191c1958181d5c111c4818494c4d4d4818)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411315485836 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315485837 2014.09.21 19:04:45)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9c99979399caca8f9ecf84c69b9b9e9f9e9b949aca)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411315485904 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411315485905 2014.09.21 19:04:45)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dadeda898e8c8dcddf8a9c80dfdc8edddfddd2dcd9)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411315485910 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411315485911 2014.09.21 19:04:45)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eaeeeab8bebcbdfdeeb8acb0efecbeedefede2ece9)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411315485964 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315485965 2014.09.21 19:04:45)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 191d1e1f154f4e0e191a5f431c1f4d1e1c1e111c4f)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411315486018 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411315486019 2014.09.21 19:04:46)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 57530754550004415707130c03505f510351525150)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411315486022 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411315486023 2014.09.21 19:04:46)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 57530754550004415751130c03505f510351525150)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411315486072 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315486073 2014.09.21 19:04:46)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8682d68885d1d59083d6c2ddd2818e83d081828083)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411315486125 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315486126 2014.09.21 19:04:46)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c5c0c790c19393d6c593d69f97c3cdc3c0c391c3c4)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315486129 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315486130 2014.09.21 19:04:46)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c5c0c790c19393d6c796d69f97c3cdc3c0c391c3c4)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315486179 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315486180 2014.09.21 19:04:46)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f4f1f6a4f1a2a2e7f2f0e7aea6f2fcf2f1f2a0f2f5)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411315486233 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315486234 2014.09.21 19:04:46)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 23262027217575302275307971252b252625772522)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315486237 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315486238 2014.09.21 19:04:46)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 32373137316464213161216860343a343734663433)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315486288 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315486289 2014.09.21 19:04:46)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 61646261613737726665723b336769676467356760)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411315486341 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315486342 2014.09.21 19:04:46)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9095939f91c6c683939183cac29698969596c49691)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315486345 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411315486346 2014.09.21 19:04:46)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9095939f91c6c68391c383cac29698969596c49691)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315486396 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315486397 2014.09.21 19:04:46)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cecbcd9b9a9898ddcbcadd949cc8c6c8cbc89ac8cf)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411315486449 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411315486450 2014.09.21 19:04:46)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fdf9feacacaafaebafadeca7a8fbf9fbf8fafffbfb)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411315486453 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411315486454 2014.09.21 19:04:46)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fdf9feacacaafaebaeaeeca7a8fbf9fbf8fafffbfb)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411315486513 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315486514 2014.09.21 19:04:46)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3c383c386a6b3b2a6b332d66693a383a393b3e396a)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411315486567 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411315486568 2014.09.21 19:04:46)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7a7e787b7d2c2b6c792e39202e7c7b7c7e7c7e7c7f)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2147          1411315486571 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411315486572 2014.09.21 19:04:46)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7a7e787b7d2c2b6c797939202e7c7b7c7e7c7e7c7f)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6150          1411315486629 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315486630 2014.09.21 19:04:46)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b9bdbbede6efe8afbeb9fae3edbfb8bfbdbfbdbfbc)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411315515257 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411315515258 2014.09.21 19:05:15)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8a858d848eddda9988d89bd08e8c8e89888c8b8cdf)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411315515325 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315515326 2014.09.21 19:05:15)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c8c7989cc29a9ede9e9bda979bce9ecfcacbcace9e)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411315515386 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315515387 2014.09.21 19:05:15)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 07080901555155110e55425c50010e01520001010e)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411315515455 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315515456 2014.09.21 19:05:15)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 555a5356050205465607440f515351565653545300)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411315515515 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315515516 2014.09.21 19:05:15)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 939cc29d92c1c485c5c081ccc195c59491909095c5)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411315515578 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315515579 2014.09.21 19:05:15)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d2dcdd80868484c1d081ca88d5d5d0d1d0d5dad484)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411315515647 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411315515648 2014.09.21 19:05:15)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 101f1b16154647071540564a151644171517181613)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411315515652 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411315515653 2014.09.21 19:05:15)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 101f1b16154647071442564a151644171517181613)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411315515703 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315515704 2014.09.21 19:05:15)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4f40444c1c1918584f4c09154a491b484a48474a19)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411315515756 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411315515757 2014.09.21 19:05:15)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7e71227f2e292d687e2e3a252a7976782a787b7879)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411315515760 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411315515761 2014.09.21 19:05:15)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7e71227f2e292d687e783a252a7976782a787b7879)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411315515806 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315515807 2014.09.21 19:05:15)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ada2f1fafcfafebba8fde9f6f9aaa5a8fbaaa9aba8)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411315515859 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315515860 2014.09.21 19:05:15)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ebe5e5b8b8bdbdf8ebbdf8b1b9ede3edeeedbfedea)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315515863 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315515864 2014.09.21 19:05:15)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ebe5e5b8b8bdbdf8e9b8f8b1b9ede3edeeedbfedea)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315515914 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315515915 2014.09.21 19:05:15)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1a14151d4a4c4c091c1e0940481c121c1f1c4e1c1b)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411315515967 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315515968 2014.09.21 19:05:15)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4947464b411f1f5a481f5a131b4f414f4c4f1d4f48)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315515971 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315515972 2014.09.21 19:05:15)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4947464b411f1f5a4a1a5a131b4f414f4c4f1d4f48)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315516022 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315516023 2014.09.21 19:05:16)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8789888981d1d194808394ddd5818f818281d38186)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411315516075 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315516076 2014.09.21 19:05:16)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b6b8b9e2b1e0e0a5b5b7a5ece4b0beb0b3b0e2b0b7)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315516079 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411315516080 2014.09.21 19:05:16)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b6b8b9e2b1e0e0a5b7e5a5ece4b0beb0b3b0e2b0b7)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315516130 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315516131 2014.09.21 19:05:16)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f5fbfaa5f1a3a3e6f0f1e6afa7f3fdf3f0f3a1f3f4)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411315516183 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411315516184 2014.09.21 19:05:16)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 242b7321257323327674357e712220222123262222)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411315516187 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411315516188 2014.09.21 19:05:16)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 242b7321257323327777357e712220222123262222)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411315516238 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315516239 2014.09.21 19:05:16)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 626d356365356574356d7338376466646765606734)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411315516293 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411315516294 2014.09.21 19:05:16)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 919ec49ec6c7c08792c5d2cbc59790979597959794)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2147          1411315516297 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411315516298 2014.09.21 19:05:16)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 919ec49ec6c7c0879292d2cbc59790979597959794)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6061          1411315516355 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315516356 2014.09.21 19:05:16)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d0df8582868681c6d7d0938a84d6d1d6d4d6d4d6d5)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 12))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 13 -1
	)
)
I 000047 55 3271          1411315742422 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411315742423 2014.09.21 19:09:02)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code eee8bebdedb8bff8edbaadb4bae8efe8eae8eae8eb)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411315742427 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411315742428 2014.09.21 19:09:02)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code eee8bebdedb8bff8ededadb4bae8efe8eae8eae8eb)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000045 55 926           1411315779665 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411315779666 2014.09.21 19:09:39)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 606f3760353730736232713a646664636266616635)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411315779731 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315779732 2014.09.21 19:09:39)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9f909f91cbcdc989c9cc8dc0cc99c9989d9c9d99c9)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411315779800 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315779801 2014.09.21 19:09:39)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ede2b2beecbbbffbe4bfa8b6baebe4ebb8eaebebe4)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411315779861 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315779862 2014.09.21 19:09:39)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b7c2a2f2c7c7b3828793a712f2d2f28282d2a2d7e)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411315779929 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315779930 2014.09.21 19:09:39)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6a3d3c6b39383d7c3c397835386c3c6d6869696c3c)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411315779996 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315779997 2014.09.21 19:09:39)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a8fea0fff6fefebbaafbb0f2afafaaabaaafa0aefe)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411315780056 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411315780057 2014.09.21 19:09:40)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e7b0e4b5e5b1b0f0e2b7a1bde2e1b3e0e2e0efe1e4)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411315780061 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411315780062 2014.09.21 19:09:40)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e7b0e4b5e5b1b0f0e3b5a1bde2e1b3e0e2e0efe1e4)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411315780117 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315780118 2014.09.21 19:09:40)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 25722720257372322526637f2023712220222d2073)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411315780169 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411315780170 2014.09.21 19:09:40)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 54030157550307425404100f00535c520052515253)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411315780173 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411315780174 2014.09.21 19:09:40)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 54030157550307425452100f00535c520052515253)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411315780219 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315780220 2014.09.21 19:09:40)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 93c4c69c95c4c08596c3d7c8c7949b96c594979596)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411315780272 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315780273 2014.09.21 19:09:40)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c197c694c19797d2c197d29b93c7c9c7c4c795c7c0)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315780276 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315780277 2014.09.21 19:09:40)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c197c694c19797d2c392d29b93c7c9c7c4c795c7c0)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315780326 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315780327 2014.09.21 19:09:40)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f0a6f7a0f1a6a6e3f6f4e3aaa2f6f8f6f5f6a4f6f1)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411315780379 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315780380 2014.09.21 19:09:40)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2f792b2b7879793c2e793c757d2927292a297b292e)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315780383 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315780384 2014.09.21 19:09:40)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2f792b2b7879793c2c7c3c757d2927292a297b292e)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315780434 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315780435 2014.09.21 19:09:40)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5e085a5d0a08084d595a4d040c5856585b580a585f)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411315780487 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315780488 2014.09.21 19:09:40)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9cca9893cecaca8f9f9d8fc6ce9a949a999ac89a9d)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315780491 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411315780492 2014.09.21 19:09:40)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9cca9893cecaca8f9dcf8fc6ce9a949a999ac89a9d)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315780542 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315780543 2014.09.21 19:09:40)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cb9dcf9e989d9dd8cecfd89199cdc3cdcecd9fcdca)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411315780595 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411315780596 2014.09.21 19:09:40)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0a5d0f0d5e5d0d1c585a1b505f0c0e0c0f0d080c0c)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411315780599 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411315780600 2014.09.21 19:09:40)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0a5d0f0d5e5d0d1c59591b505f0c0e0c0f0d080c0c)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411315780649 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315780650 2014.09.21 19:09:40)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 386f3d3c356f3f2e6f3729626d3e3c3e3d3f3a3d6e)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411315780702 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411315780703 2014.09.21 19:09:40)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 67306067363136716433243d336166616361636162)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411315780706 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411315780707 2014.09.21 19:09:40)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 77207076262126617474342d237176717371737172)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6061          1411315780764 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315780765 2014.09.21 19:09:40)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a6f1a1f1f6f0f7b0a1a6e5fcf2a0a7a0a2a0a2a0a3)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 12))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 13 -1
	)
)
I 000045 55 926           1411315907643 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411315907644 2014.09.21 19:11:47)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 505f5253050700435202410a545654535256515605)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411315907716 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315907717 2014.09.21 19:11:47)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f80da80dbddd999d9dc9dd0dc89d9888d8c8d89d9)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411315907781 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315907782 2014.09.21 19:11:47)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ddd2d78fdc8b8fcbd48f98868adbd4db88dadbdbd4)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411315907849 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315907850 2014.09.21 19:11:47)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1c13191b1a4b4c0f1f4e0d46181a181f1f1a1d1a49)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411315907915 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315907916 2014.09.21 19:11:47)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5a55085809080d4c0c094805085c0c5d5859595c0c)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411315907983 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315907984 2014.09.21 19:11:47)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 99979596c6cfcf8a9bca81c39e9e9b9a9b9e919fcf)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411315908046 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411315908047 2014.09.21 19:11:48)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e7e8e0b5e5b1b0f0e2b7a1bde2e1b3e0e2e0efe1e4)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411315908052 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411315908053 2014.09.21 19:11:48)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e7e8e0b5e5b1b0f0e3b5a1bde2e1b3e0e2e0efe1e4)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411315908108 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315908109 2014.09.21 19:11:48)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 16191010154041011615504c1310421113111e1340)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411315908162 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411315908163 2014.09.21 19:11:48)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 545b0557550307425404100f00535c520052515253)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411315908166 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411315908167 2014.09.21 19:11:48)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 545b0557550307425452100f00535c520052515253)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411315908217 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315908218 2014.09.21 19:11:48)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 838cd28d85d4d09586d3c7d8d7848b86d584878586)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411315908271 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315908272 2014.09.21 19:11:48)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c1cfc294c19797d2c197d29b93c7c9c7c4c795c7c0)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315908275 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315908276 2014.09.21 19:11:48)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c1cfc294c19797d2c392d29b93c7c9c7c4c795c7c0)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315908320 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315908321 2014.09.21 19:11:48)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f0fef3a0f1a6a6e3f6f4e3aaa2f6f8f6f5f6a4f6f1)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411315908374 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315908375 2014.09.21 19:11:48)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f111f184849490c1e490c454d1917191a194b191e)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315908378 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315908379 2014.09.21 19:11:48)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f111f184849490c1c4c0c454d1917191a194b191e)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315908423 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315908424 2014.09.21 19:11:48)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5e505e5d0a08084d595a4d040c5856585b580a585f)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411315908477 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315908478 2014.09.21 19:11:48)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8d838d83d8dbdb9e8e8c9ed7df8b858b888bd98b8c)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315908481 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411315908482 2014.09.21 19:11:48)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8d838d83d8dbdb9e8cde9ed7df8b858b888bd98b8c)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315908531 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315908532 2014.09.21 19:11:48)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bbb5bbefe8ededa8bebfa8e1e9bdb3bdbebdefbdba)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411315908583 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411315908584 2014.09.21 19:11:48)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code faf5faabaeadfdeca8aaeba0affcfefcfffdf8fcfc)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411315908587 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411315908588 2014.09.21 19:11:48)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code faf5faabaeadfdeca9a9eba0affcfefcfffdf8fcfc)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411315908637 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315908638 2014.09.21 19:11:48)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2926282c257e2e3f7e2638737c2f2d2f2c2e2b2c7f)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411315908691 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411315908692 2014.09.21 19:11:48)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 67686467363136716433243d336166616361636162)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411315908695 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411315908696 2014.09.21 19:11:48)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 67686467363136716464243d336166616361636162)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6061          1411315908752 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315908753 2014.09.21 19:11:48)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a6a9a5f1f6f0f7b0a1a6e5fcf2a0a7a0a2a0a2a0a3)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 12))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 13 -1
	)
)
I 000045 55 926           1411315972894 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411315972895 2014.09.21 19:12:52)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 323d31376565622130602368363436313034333467)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411315972967 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315972968 2014.09.21 19:12:52)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 818ed58e82d3d797d7d293ded287d78683828387d7)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411315973034 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315973035 2014.09.21 19:12:53)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bfb0b4ebbce9eda9b6edfae4e8b9b6b9eab8b9b9b6)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411315973098 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315973099 2014.09.21 19:12:53)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fef1fdaefea9aeedfdacefa4faf8fafdfdf8fff8ab)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411315973171 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315973172 2014.09.21 19:12:53)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3c3369386d6e6b2a6a6f2e636e3a6a3b3e3f3f3a6a)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411315973236 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315973237 2014.09.21 19:12:53)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8a8481848ddcdc9988d992d08d8d8889888d828cdc)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411315973299 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411315973300 2014.09.21 19:12:53)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c9c6c99dc59f9edecc998f93cccf9dcecccec1cfca)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411315973304 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411315973305 2014.09.21 19:12:53)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c9c6c99dc59f9edecd9b8f93cccf9dcecccec1cfca)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411315973360 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315973361 2014.09.21 19:12:53)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 07080000055150100704415d0201530002000f0251)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411315973413 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411315973414 2014.09.21 19:12:53)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 36396633356165203666726d62313e306230333031)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411315973417 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411315973418 2014.09.21 19:12:53)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 36396633356165203630726d62313e306230333031)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411315973467 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315973468 2014.09.21 19:12:53)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 656a3565653236736035213e31626d603362616360)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411315973520 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315973521 2014.09.21 19:12:53)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a3ada1f4a1f5f5b0a3f5b0f9f1a5aba5a6a5f7a5a2)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315973524 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315973525 2014.09.21 19:12:53)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a3ada1f4a1f5f5b0a1f0b0f9f1a5aba5a6a5f7a5a2)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315973575 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315973576 2014.09.21 19:12:53)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d2dcd080d18484c1d4d6c18880d4dad4d7d486d4d3)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411315973629 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315973630 2014.09.21 19:12:53)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 111f1216114747021047024b431719171417451710)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315973633 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315973634 2014.09.21 19:12:53)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 111f1216114747021242024b431719171417451710)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315973683 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315973684 2014.09.21 19:12:53)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 404e4342411616534744531a124648464546144641)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411315973740 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315973741 2014.09.21 19:12:53)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7e707d7f2a28286d7d7f6d242c7876787b782a787f)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315973744 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411315973745 2014.09.21 19:12:53)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7e707d7f2a28286d7f2d6d242c7876787b782a787f)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315973795 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315973796 2014.09.21 19:12:53)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ada3aefaf8fbfbbea8a9bef7ffaba5aba8abf9abac)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411315973853 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411315973854 2014.09.21 19:12:53)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ece3efbebabbebfabebcfdb6b9eae8eae9ebeeeaea)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411315973857 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411315973858 2014.09.21 19:12:53)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ece3efbebabbebfabfbffdb6b9eae8eae9ebeeeaea)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411315973908 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315973909 2014.09.21 19:12:53)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2a252a2f7e7d2d3c7d253b707f2c2e2c2f2d282f7c)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411315973961 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411315973962 2014.09.21 19:12:53)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 59565b5a060f084f5a0d1a030d5f585f5d5f5d5f5c)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411315973965 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411315973966 2014.09.21 19:12:53)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 59565b5a060f084f5a5a1a030d5f585f5d5f5d5f5c)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6150          1411315974018 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315974019 2014.09.21 19:12:54)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 97989598c6c1c6819097d4cdc39196919391939192)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411315990715 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411315990716 2014.09.21 19:13:10)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c795c192959097d4c595d69dc3c1c3c4c5c1c6c192)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411315990788 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315990789 2014.09.21 19:13:10)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 15474b13124743034346074a461343121716171343)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411315990856 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315990857 2014.09.21 19:13:10)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 54065557050206425d06110f03525d52015352525d)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411315990923 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315990924 2014.09.21 19:13:10)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a2f0abf5f5f5f2b1a1f0b3f8a6a4a6a1a1a4a3a4f7)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411315990987 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315990988 2014.09.21 19:13:10)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e0b2beb2e2b2b7f6b6b3f2bfb2e6b6e7e2e3e3e6b6)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411315991054 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411315991055 2014.09.21 19:13:11)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f4c1e181f49490c1d4c074518181d1c1d18171949)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411315991122 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411315991123 2014.09.21 19:13:11)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5d0f575f0c0b0a4a580d1b07585b095a585a555b5e)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411315991127 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411315991128 2014.09.21 19:13:11)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6d3f676c3c3b3a7a693f2b37686b396a686a656b6e)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411315991183 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315991184 2014.09.21 19:13:11)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9cce9692cacacb8b9c9fdac6999ac89b999b9499ca)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411315991236 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411315991237 2014.09.21 19:13:11)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code da8887888e8d89ccda8a9e818eddd2dc8edcdfdcdd)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411315991240 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411315991241 2014.09.21 19:13:11)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code da8887888e8d89ccdadc9e818eddd2dc8edcdfdcdd)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411315991291 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315991292 2014.09.21 19:13:11)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 095b0c0f055e5a1f0c594d525d0e010c5f0e0d0f0c)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411315991344 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315991345 2014.09.21 19:13:11)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 386b6f3d316e6e2b386e2b626a3e303e3d3e6c3e39)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315991348 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315991349 2014.09.21 19:13:11)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 481b1f4a411e1e5b4a1b5b121a4e404e4d4e1c4e49)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315991398 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315991399 2014.09.21 19:13:11)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 76252177712020657072652c24707e707370227077)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411315991451 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315991452 2014.09.21 19:13:11)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a5f6f2f2a1f3f3b6a4f3b6fff7a3ada3a0a3f1a3a4)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315991455 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411315991456 2014.09.21 19:13:11)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a5f6f2f2a1f3f3b6a6f6b6fff7a3ada3a0a3f1a3a4)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315991506 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315991507 2014.09.21 19:13:11)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e4b7b3b7e1b2b2f7e3e0f7beb6e2ece2e1e2b0e2e5)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411315991560 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411315991561 2014.09.21 19:13:11)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 13404714114545001012004941151b151615471512)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411315991564 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411315991565 2014.09.21 19:13:11)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 13404714114545001240004941151b151615471512)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411315991614 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315991615 2014.09.21 19:13:11)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 51020552510707425455420b035759575457055750)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411315991667 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411315991668 2014.09.21 19:13:11)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 80d2d48f85d78796d2d091dad58684868587828686)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411315991671 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411315991672 2014.09.21 19:13:11)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 80d2d48f85d78796d3d391dad58684868587828686)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411315991717 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315991718 2014.09.21 19:13:11)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code affdfbf9fcf8a8b9f8a0bef5faa9aba9aaa8adaaf9)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411315991770 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411315991771 2014.09.21 19:13:11)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code edbfbbbeefbbbcfbeeb9aeb7b9ebecebe9ebe9ebe8)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411315991774 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411315991775 2014.09.21 19:13:11)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code edbfbbbeefbbbcfbeeeeaeb7b9ebecebe9ebe9ebe8)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6150          1411315991826 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411315991827 2014.09.21 19:13:11)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1c4e4b1b194a4d0a1b1c5f46481a1d1a181a181a19)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411316059176 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411316059177 2014.09.21 19:14:19)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3c6f3e393a6b6c2f3e6e2d66383a383f3e3a3d3a69)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411316059248 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316059249 2014.09.21 19:14:19)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7a292f7a29282c6c2c296825297c2c7d7879787c2c)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411316059311 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316059312 2014.09.21 19:14:19)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c89bc29d959e9adec19a8d939fcec1ce9dcfcecec1)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411316059374 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316059375 2014.09.21 19:14:19)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 07540201555057140455165d030103040401060152)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411316059435 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316059436 2014.09.21 19:14:19)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 366564323264612060652469643060313435353060)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411316059504 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316059505 2014.09.21 19:14:19)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 84d6888ad6d2d29786d79cde8383868786838c82d2)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411316059568 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411316059569 2014.09.21 19:14:19)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c291c596c59495d5c7928498c7c496c5c7c5cac4c1)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411316059573 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411316059574 2014.09.21 19:14:19)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c291c596c59495d5c6908498c7c496c5c7c5cac4c1)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411316059629 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316059630 2014.09.21 19:14:19)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 01520706055756160102475b040755060406090457)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411316059682 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411316059683 2014.09.21 19:14:19)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 30636135356763263060746b643738366436353637)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411316059686 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411316059687 2014.09.21 19:14:19)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 30636135356763263036746b643738366436353637)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411316059737 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316059738 2014.09.21 19:14:19)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6e3d3f6e3e393d786b3e2a353a69666b38696a686b)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411316059793 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316059794 2014.09.21 19:14:19)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9dcf9e92c8cbcb8e9dcb8ec7cf9b959b989bc99b9c)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316059797 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411316059798 2014.09.21 19:14:19)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9dcf9e92c8cbcb8e9fce8ec7cf9b959b989bc99b9c)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316059847 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316059848 2014.09.21 19:14:19)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dc8edf8e8e8a8acfdad8cf868edad4dad9da88dadd)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411316059900 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316059901 2014.09.21 19:14:19)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0a580a0c5a5c5c190b5c1950580c020c0f0c5e0c0b)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316059904 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411316059905 2014.09.21 19:14:19)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0a580a0c5a5c5c1909591950580c020c0f0c5e0c0b)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316059954 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316059955 2014.09.21 19:14:19)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 491b494b411f1f5a4e4d5a131b4f414f4c4f1d4f48)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411316060009 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316060010 2014.09.21 19:14:20)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 782a7879712e2e6b7b796b222a7e707e7d7e2c7e79)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316060013 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411316060014 2014.09.21 19:14:20)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 782a7879712e2e6b792b6b222a7e707e7d7e2c7e79)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316060063 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316060064 2014.09.21 19:14:20)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a7f5a7f0a1f1f1b4a2a3b4fdf5a1afa1a2a1f3a1a6)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411316060116 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411316060117 2014.09.21 19:14:20)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5b6e5b7e5b2e2f3b7b5f4bfb0e3e1e3e0e2e7e3e3)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411316060120 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411316060121 2014.09.21 19:14:20)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5b6e5b7e5b2e2f3b6b6f4bfb0e3e1e3e0e2e7e3e3)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411316060171 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316060172 2014.09.21 19:14:20)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1447151215431302431b054e411210121113161142)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411316060223 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411316060224 2014.09.21 19:14:20)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 530050500605024550071009075552555755575556)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411316060227 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411316060228 2014.09.21 19:14:20)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 530050500605024550501009075552555755575556)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6061          1411316060283 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316060284 2014.09.21 19:14:20)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 91c2929ec6c7c0879691d2cbc59790979597959794)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 12))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 13 -1
	)
)
I 000045 55 926           1411316552727 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411316552728 2014.09.21 19:22:32)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 27277423757077342575367d232123242521262172)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411316552795 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316552796 2014.09.21 19:22:32)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 65656164623733733336773a366333626766676333)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411316552856 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316552857 2014.09.21 19:22:32)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a4a4fff3f5f2f6b2adf6e1fff3a2ada2f1a3a2a2ad)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411316552917 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316552918 2014.09.21 19:22:32)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e2e2b1b1b5b5b2f1e1b0f3b8e6e4e6e1e1e4e3e4b7)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411316552986 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316552987 2014.09.21 19:22:32)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 30303534326267266663226f623666373233333666)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411316553048 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316553049 2014.09.21 19:22:33)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6f6e346f6f39397c6d3c773568686d6c6d68676939)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411316553115 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411316553116 2014.09.21 19:22:33)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code adadfdfbfcfbfabaa8fdebf7a8abf9aaa8aaa5abae)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411316553120 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411316553121 2014.09.21 19:22:33)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code adadfdfbfcfbfabaa9ffebf7a8abf9aaa8aaa5abae)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411316553186 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316553187 2014.09.21 19:22:33)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ececbcbebababbfbecefaab6e9eab8ebe9ebe4e9ba)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411316553239 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411316553240 2014.09.21 19:22:33)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a2a2a2e7e7d793c2a7a6e717e2d222c7e2c2f2c2d)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411316553243 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411316553244 2014.09.21 19:22:33)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a2a2a2e7e7d793c2a2c6e717e2d222c7e2c2f2c2d)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411316553293 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316553294 2014.09.21 19:22:33)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5959595a550e0a4f5c091d020d5e515c0f5e5d5f5c)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411316553345 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316553346 2014.09.21 19:22:33)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9899ca9791cece8b98ce8bc2ca9e909e9d9ecc9e99)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316553349 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411316553350 2014.09.21 19:22:33)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9899ca9791cece8b9acb8bc2ca9e909e9d9ecc9e99)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316553400 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316553401 2014.09.21 19:22:33)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c6c79493c19090d5c0c2d59c94c0cec0c3c092c0c7)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411316553453 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316553454 2014.09.21 19:22:33)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 05045603015353160453165f57030d030003510304)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316553457 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411316553458 2014.09.21 19:22:33)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 05045603015353160656165f57030d030003510304)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316553508 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316553509 2014.09.21 19:22:33)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 34356731316262273330276e66323c323132603235)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411316553561 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316553562 2014.09.21 19:22:33)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 63623063613535706062703931656b656665376562)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316553565 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411316553566 2014.09.21 19:22:33)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 63623063613535706230703931656b656665376562)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316553616 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316553617 2014.09.21 19:22:33)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a1a0f2f6a1f7f7b2a4a5b2fbf3a7a9a7a4a7f5a7a0)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411316553668 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411316553669 2014.09.21 19:22:33)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d0d08383d587d7c68280c18a85d6d4d6d5d7d2d6d6)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411316553672 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411316553673 2014.09.21 19:22:33)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d0d08383d587d7c68383c18a85d6d4d6d5d7d2d6d6)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411316553724 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316553725 2014.09.21 19:22:33)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0f0f5f085c58081958001e555a090b090a080d0a59)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411316553778 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411316553779 2014.09.21 19:22:33)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3d3d6f383f6b6c2b3e697e67693b3c3b393b393b38)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411316553782 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411316553783 2014.09.21 19:22:33)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3d3d6f383f6b6c2b3e3e7e67693b3c3b393b393b38)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6061          1411316553839 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316553840 2014.09.21 19:22:33)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7c7c2e7d792a2d6a7b7c3f26287a7d7a787a787a79)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 12))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 13 -1
	)
)
I 000045 55 926           1411316718432 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411316718433 2014.09.21 19:25:18)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6e3e6d6e6e393e7d6c3c7f346a686a6d6c686f683b)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411316718500 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316718501 2014.09.21 19:25:18)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bcece8e9edeeeaaaeaefaee3efbaeabbbebfbebaea)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411316718565 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316718566 2014.09.21 19:25:18)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code faaaf1aafeaca8ecf3a8bfa1adfcf3fcaffdfcfcf3)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411316718628 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316718629 2014.09.21 19:25:18)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 39693b3c656e692a3a6b28633d3f3d3a3a3f383f6c)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411316718689 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316718690 2014.09.21 19:25:18)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 772722777225206121246528257121707574747121)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411316718756 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316718757 2014.09.21 19:25:18)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b6e7bde2e6e0e0a5b4e5aeecb1b1b4b5b4b1beb0e0)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411316718822 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411316718823 2014.09.21 19:25:18)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4a4f4a5f5a2a3e3f1a4b2aef1f2a0f3f1f3fcf2f7)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411316718827 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411316718828 2014.09.21 19:25:18)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 04540303055253130056425e0102500301030c0207)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411316718883 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316718884 2014.09.21 19:25:18)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3363343735656424333075693635673436343b3665)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411316718936 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411316718937 2014.09.21 19:25:18)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 62323262653531746232263936656a643664676465)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411316718940 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411316718941 2014.09.21 19:25:18)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 62323262653531746264263936656a643664676465)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411316718991 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316718992 2014.09.21 19:25:18)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a0f0f0f7a5f7f3b6a5f0e4fbf4a7a8a5f6a7a4a6a5)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411316719054 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316719055 2014.09.21 19:25:19)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code df8edd8d888989ccdf89cc858dd9d7d9dad98bd9de)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316719058 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411316719059 2014.09.21 19:25:19)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code df8edd8d888989ccdd8ccc858dd9d7d9dad98bd9de)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316719109 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316719110 2014.09.21 19:25:19)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1d4c1e1a484b4b0e1b190e474f1b151b181b491b1c)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411316719161 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316719162 2014.09.21 19:25:19)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4c1d4f4e1e1a1a5f4d1a5f161e4a444a494a184a4d)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316719165 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411316719166 2014.09.21 19:25:19)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4c1d4f4e1e1a1a5f4f1f5f161e4a444a494a184a4d)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316719216 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316719217 2014.09.21 19:25:19)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7b2a787a282d2d687c7f6821297d737d7e7d2f7d7a)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411316719269 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316719270 2014.09.21 19:25:19)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b9e8baedb1efefaabab8aae3ebbfb1bfbcbfedbfb8)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316719273 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411316719274 2014.09.21 19:25:19)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b9e8baedb1efefaab8eaaae3ebbfb1bfbcbfedbfb8)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316719322 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316719323 2014.09.21 19:25:19)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e8b9ebbbe1bebefbedecfbb2baeee0eeedeebceee9)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411316719374 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411316719375 2014.09.21 19:25:19)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 17471711154010014547064d421113111210151111)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411316719378 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411316719379 2014.09.21 19:25:19)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 17471711154010014444064d421113111210151111)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411316719428 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316719429 2014.09.21 19:25:19)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 56065654550151400159470c035052505351545300)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411316719482 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411316719483 2014.09.21 19:25:19)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 85d5878bd6d3d49386d1c6dfd18384838183818380)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411316719486 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411316719487 2014.09.21 19:25:19)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 85d5878bd6d3d4938686c6dfd18384838183818380)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000045 55 926           1411316846609 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411316846610 2014.09.21 19:27:26)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 297a2f2d757e793a2b7b38732d2f2d2a2b2f282f7c)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411316846675 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316846676 2014.09.21 19:27:26)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 683b3969623a3e7e3e3b7a373b6e3e6f6a6b6a6e3e)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411316846735 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316846736 2014.09.21 19:27:26)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a6f5a8f1f5f0f4b0aff4e3fdf1a0afa0f3a1a0a0af)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411316846797 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316846798 2014.09.21 19:27:26)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5b6e3b6b5b2b5f6e6b7f4bfe1e3e1e6e6e3e4e3b0)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411316846858 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316846859 2014.09.21 19:27:26)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 14474a12124643024247064b461242131617171242)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411316846920 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316846921 2014.09.21 19:27:26)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 520052510604044150014a085555505150555a5404)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411316846987 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411316846988 2014.09.21 19:27:26)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a0f3abf6a5f6f7b7a5f0e6faa5a6f4a7a5a7a8a6a3)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411316846992 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411316846993 2014.09.21 19:27:26)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a0f3abf6a5f6f7b7a4f2e6faa5a6f4a7a5a7a8a6a3)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411316847048 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316847049 2014.09.21 19:27:27)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code df8cd48c8c8988c8dfdc9985dad98bd8dad8d7da89)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411316847101 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411316847102 2014.09.21 19:27:27)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e5d53085e595d180e5e4a555a0906085a080b0809)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411316847105 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411316847106 2014.09.21 19:27:27)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e5d53085e595d180e084a555a0906085a080b0809)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411316847151 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316847152 2014.09.21 19:27:27)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3c6f61396a6b6f2a396c7867683b34396a3b383a39)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411316847204 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316847205 2014.09.21 19:27:27)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7b29747a282d2d687b2d6821297d737d7e7d2f7d7a)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316847208 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411316847209 2014.09.21 19:27:27)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7b29747a282d2d6879286821297d737d7e7d2f7d7a)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316847259 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316847260 2014.09.21 19:27:27)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aaf8a5fdfafcfcb9acaeb9f0f8aca2acafacfeacab)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411316847311 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316847312 2014.09.21 19:27:27)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d98bd68bd18f8fcad88fca838bdfd1dfdcdf8ddfd8)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316847315 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411316847316 2014.09.21 19:27:27)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d98bd68bd18f8fcada8aca838bdfd1dfdcdf8ddfd8)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316847366 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316847367 2014.09.21 19:27:27)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 17454010114141041013044d45111f111211431116)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411316847419 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316847420 2014.09.21 19:27:27)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 46141144411010554547551c14404e404340124047)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316847423 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411316847424 2014.09.21 19:27:27)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 46141144411010554715551c14404e404340124047)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316847471 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316847472 2014.09.21 19:27:27)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 85d7d28b81d3d396808196dfd7838d838083d18384)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411316847524 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411316847525 2014.09.21 19:27:27)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3e0e4e6b5e4b4a5e1e3a2e9e6b5b7b5b6b4b1b5b5)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411316847528 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411316847529 2014.09.21 19:27:27)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3e0e4e6b5e4b4a5e0e0a2e9e6b5b7b5b6b4b1b5b5)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411316847579 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316847580 2014.09.21 19:27:27)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f2a1a5a3f5a5f5e4a5fde3a8a7f4f6f4f7f5f0f7a4)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411316847633 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411316847634 2014.09.21 19:27:27)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 21727725767770372275627b752720272527252724)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411316847637 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411316847638 2014.09.21 19:27:27)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 21727725767770372222627b752720272527252724)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000045 55 926           1411316884202 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411316884203 2014.09.21 19:28:04)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f3f2fba3a5a4a3e0f1a1e2a9f7f5f7f0f1f5f2f5a6)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411316884269 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316884270 2014.09.21 19:28:04)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 41404642421317571712531e124717464342434717)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411316884330 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316884331 2014.09.21 19:28:04)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8081d88ed5d6d29689d2c5dbd7868986d587868689)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411316884397 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316884398 2014.09.21 19:28:04)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bebfeeeabee9eeadbdecafe4bab8babdbdb8bfb8eb)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411316884457 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316884458 2014.09.21 19:28:04)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fdfcfaacabafaaebabaeefa2affbabfafffefefbab)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411316884521 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411316884522 2014.09.21 19:28:04)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3b3b613e3f6d6d28396823613c3c3938393c333d6d)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411316884585 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411316884586 2014.09.21 19:28:04)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7a7b2b7a2e2c2d6d7f2a3c207f7c2e7d7f7d727c79)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411316884591 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411316884592 2014.09.21 19:28:04)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7a7b2b7a2e2c2d6d7e283c207f7c2e7d7f7d727c79)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411316884647 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316884648 2014.09.21 19:28:04)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b8b9e9edb5eeefafb8bbfee2bdbeecbfbdbfb0bdee)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411316884699 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411316884700 2014.09.21 19:28:04)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e7e6e1b4e5b0b4f1e7b7a3bcb3e0efe1b3e1e2e1e0)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411316884703 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411316884704 2014.09.21 19:28:04)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e7e6e1b4e5b0b4f1e7e1a3bcb3e0efe1b3e1e2e1e0)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411316884754 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316884755 2014.09.21 19:28:04)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 26272122257175302376627d72212e237021222023)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411316884807 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316884808 2014.09.21 19:28:04)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 55550056510303465503460f07535d535053015354)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316884811 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411316884812 2014.09.21 19:28:04)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 55550056510303465706460f07535d535053015354)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316884860 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316884861 2014.09.21 19:28:04)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9393c69c91c5c580959780c9c1959b959695c79592)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411316884914 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316884915 2014.09.21 19:28:04)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c2c29797c19494d1c394d19890c4cac4c7c496c4c3)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316884918 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411316884919 2014.09.21 19:28:04)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c2c29797c19494d1c191d19890c4cac4c7c496c4c3)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316884968 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316884969 2014.09.21 19:28:04)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f1f1a4a1f1a7a7e2f6f5e2aba3f7f9f7f4f7a5f7f0)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411316885022 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411316885023 2014.09.21 19:28:05)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2f2f7d2b7879793c2c2e3c757d2927292a297b292e)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411316885026 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411316885027 2014.09.21 19:28:05)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2f2f7d2b7879793c2e7c3c757d2927292a297b292e)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411316885071 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316885072 2014.09.21 19:28:05)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5e5e0c5d0a08084d5b5a4d040c5856585b580a585f)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411316885120 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411316885121 2014.09.21 19:28:05)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8d8cdf82dcda8a9bdfdd9cd7d88b898b888a8f8b8b)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411316885124 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411316885125 2014.09.21 19:28:05)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8d8cdf82dcda8a9bdede9cd7d88b898b888a8f8b8b)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411316885175 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316885176 2014.09.21 19:28:05)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cccd9e989a9bcbda9bc3dd9699cac8cac9cbcec99a)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411316885229 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411316885230 2014.09.21 19:28:05)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fbfaababffadaaedf8afb8a1affdfafdfffdfffdfe)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411316885233 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411316885234 2014.09.21 19:28:05)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fbfaababffadaaedf8f8b8a1affdfafdfffdfffdfe)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6160          1411316885290 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411316885291 2014.09.21 19:28:05)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3938683c666f682f3e397a636d3f383f3d3f3d3f3c)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
		(514 )
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 6150          1411317252134 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317252135 2014.09.21 19:34:12)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 35323630666364233235766f613334333133313330)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 6061          1411317275823 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317275824 2014.09.21 19:34:35)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bcbdbbe8b9eaedaabbbcffe6e8babdbab8bab8bab9)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 12))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 13 -1
	)
)
I 000045 55 926           1411317334456 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411317334457 2014.09.21 19:35:34)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cdcec498cc9a9ddecf9fdc97c9cbc9cecfcbcccb98)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411317334548 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317334549 2014.09.21 19:35:34)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b28742e7b797d3d7d783974782d7d2c2928292d7d)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411317334655 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317334656 2014.09.21 19:35:34)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 989b9897c5ceca8e91caddc3cf9e919ecd9f9e9e91)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411317334727 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317334728 2014.09.21 19:35:34)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d7d4df85858087c4d485c68dd3d1d3d4d4d1d6d182)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411317334794 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317334795 2014.09.21 19:35:34)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 15161213124742034346074a471343121716161343)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411317334860 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317334861 2014.09.21 19:35:34)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 63613a633635357061307b396464616061646b6535)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411317334922 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411317334923 2014.09.21 19:35:34)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a2a1f0f4a5f4f5b5a7f2e4f8a7a4f6a5a7a5aaa4a1)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411317334927 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411317334928 2014.09.21 19:35:34)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a2a1f0f4a5f4f5b5a6f0e4f8a7a4f6a5a7a5aaa4a1)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411317334982 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317334983 2014.09.21 19:35:34)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d1d28382d58786c6d1d2978bd4d785d6d4d6d9d487)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411317335035 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411317335036 2014.09.21 19:35:35)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0f0c09095c585c190f5f4b545b0807095b090a0908)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411317335039 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411317335040 2014.09.21 19:35:35)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0f0c09095c585c190f094b545b0807095b090a0908)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411317335089 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317335090 2014.09.21 19:35:35)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3e3d383b6e696d283b6e7a656a39363b68393a383b)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411317335143 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317335144 2014.09.21 19:35:35)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7c7e287d2e2a2a6f7c2a6f262e7a747a797a287a7d)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317335147 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317335148 2014.09.21 19:35:35)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7c7e287d2e2a2a6f7e2f6f262e7a747a797a287a7d)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317335198 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317335199 2014.09.21 19:35:35)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aba9fffcf8fdfdb8adafb8f1f9ada3adaeadffadaa)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411317335250 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317335251 2014.09.21 19:35:35)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dad88e888a8c8cc9db8cc98088dcd2dcdfdc8edcdb)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317335254 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317335255 2014.09.21 19:35:35)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dad88e888a8c8cc9d989c98088dcd2dcdfdc8edcdb)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317335300 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317335301 2014.09.21 19:35:35)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 191b4c1e114f4f0a1e1d0a434b1f111f1c1f4d1f18)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411317335353 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317335354 2014.09.21 19:35:35)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 484a1d4a411e1e5b4b495b121a4e404e4d4e1c4e49)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317335357 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411317335358 2014.09.21 19:35:35)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 484a1d4a411e1e5b491b5b121a4e404e4d4e1c4e49)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317335408 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317335409 2014.09.21 19:35:35)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8684d38881d0d095838295dcd4808e808380d28087)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411317335460 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411317335461 2014.09.21 19:35:35)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b5b6e0e0b5e2b2a3e7e5a4efe0b3b1b3b0b2b7b3b3)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411317335464 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411317335465 2014.09.21 19:35:35)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b5b6e0e0b5e2b2a3e6e6a4efe0b3b1b3b0b2b7b3b3)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411317335513 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317335514 2014.09.21 19:35:35)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e4e7b1b6e5b3e3f2b3ebf5beb1e2e0e2e1e3e6e1b2)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411317335567 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411317335568 2014.09.21 19:35:35)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 222172267674733421766178762423242624262427)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411317335571 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411317335572 2014.09.21 19:35:35)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 222172267674733421216178762423242624262427)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6077          1411317335622 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317335623 2014.09.21 19:35:35)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 51520152060700475651120b055750575557555754)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 12))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 13 -1
	)
)
I 000045 55 926           1411317342541 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411317342542 2014.09.21 19:35:42)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5b5a52585c0c0b4859094a015f5d5f58595d5a5d0e)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411317342607 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317342608 2014.09.21 19:35:42)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9a9bc494c9c8cc8cccc988c5c99ccc9d9899989ccc)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411317342676 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317342677 2014.09.21 19:35:42)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e8e9e9bbb5bebafee1baadb3bfeee1eebdefeeeee1)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411317342744 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317342745 2014.09.21 19:35:42)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 26272e22757176352574377c222022252520272073)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411317342811 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317342812 2014.09.21 19:35:42)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 65643a64623732733336773a376333626766666333)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411317342872 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317342873 2014.09.21 19:35:42)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a3a3a2f4f6f5f5b0a1f0bbf9a4a4a1a0a1a4aba5f5)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411317342936 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411317342937 2014.09.21 19:35:42)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e2e3e8b0e5b4b5f5e7b2a4b8e7e4b6e5e7e5eae4e1)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411317342942 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411317342943 2014.09.21 19:35:42)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f1f0fba0f5a7a6e6f5a3b7abf4f7a5f6f4f6f9f7f2)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411317342998 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317342999 2014.09.21 19:35:42)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 20217225257677372023667a252674272527282576)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411317343051 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411317343052 2014.09.21 19:35:43)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5f5e5a5c0c080c495f0f1b040b5857590b595a5958)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411317343055 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411317343056 2014.09.21 19:35:43)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5f5e5a5c0c080c495f591b040b5857590b595a5958)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411317343105 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317343106 2014.09.21 19:35:43)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8e8f8b80ded9dd988bdecad5da89868bd8898a888b)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411317343157 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317343158 2014.09.21 19:35:43)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cccc9b999e9a9adfcc9adf969ecac4cac9ca98cacd)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317343161 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317343162 2014.09.21 19:35:43)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cccc9b999e9a9adfce9fdf969ecac4cac9ca98cacd)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317343212 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317343213 2014.09.21 19:35:43)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fbfbacaba8adade8fdffe8a1a9fdf3fdfefdaffdfa)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411317343265 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317343266 2014.09.21 19:35:43)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a2a7e2e7a7c7c392b7c3970782c222c2f2c7e2c2b)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317343269 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317343270 2014.09.21 19:35:43)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 39396d3c316f6f2a3a6a2a636b3f313f3c3f6d3f38)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317343315 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317343316 2014.09.21 19:35:43)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 68683c68613e3e7b6f6c7b323a6e606e6d6e3c6e69)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411317343368 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317343369 2014.09.21 19:35:43)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9797c39891c1c184949684cdc5919f919291c39196)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317343372 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411317343373 2014.09.21 19:35:43)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9797c39891c1c18496c484cdc5919f919291c39196)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317343418 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317343419 2014.09.21 19:35:43)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c6c69293c19090d5c3c2d59c94c0cec0c3c092c0c7)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411317343472 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411317343473 2014.09.21 19:35:43)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 05045002055202135755145f500301030002070303)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411317343476 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411317343477 2014.09.21 19:35:43)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 05045002055202135656145f500301030002070303)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411317343524 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317343525 2014.09.21 19:35:43)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3332663735643425643c2269663537353634313665)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411317343578 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411317343579 2014.09.21 19:35:43)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 727325732624236471263128267473747674767477)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411317343582 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411317343583 2014.09.21 19:35:43)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 727325732624236471713128267473747674767477)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6166          1411317343634 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317343635 2014.09.21 19:35:43)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a1a0f6f6f6f7f0b7a6a1e2fbf5a7a0a7a5a7a5a7a4)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411317401383 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411317401384 2014.09.21 19:36:41)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 37346332656067243565266d333133343531363162)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411317401451 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317401452 2014.09.21 19:36:41)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 75767675722723632326672a267323727776777323)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411317401514 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317401515 2014.09.21 19:36:41)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b4b7e8e0e5e2e6a2bde6f1efe3b2bdb2e1b3b2b2bd)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411317401575 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317401576 2014.09.21 19:36:41)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f2f1a6a2a5a5a2e1f1a0e3a8f6f4f6f1f1f4f3f4a7)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411317401642 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317401643 2014.09.21 19:36:41)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 40434043421217561613521f124616474243434616)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411317401707 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317401708 2014.09.21 19:36:41)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7f7d217e7f29296c7d2c672578787d7c7d78777929)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411317401772 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411317401773 2014.09.21 19:36:41)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bdbee8e8ecebeaaab8edfbe7b8bbe9bab8bab5bbbe)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411317401776 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411317401777 2014.09.21 19:36:41)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bdbee8e8ecebeaaab9effbe7b8bbe9bab8bab5bbbe)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411317401827 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317401828 2014.09.21 19:36:41)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ecefb9bebababbfbecefaab6e9eab8ebe9ebe4e9ba)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411317401879 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411317401880 2014.09.21 19:36:41)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b2b7f2f7c7c783d2b7b6f707f2c232d7f2d2e2d2c)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411317401883 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411317401884 2014.09.21 19:36:41)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b2b7f2f7c7c783d2b2d6f707f2c232d7f2d2e2d2c)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411317401933 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317401934 2014.09.21 19:36:41)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5a5a0e590e0d094c5f0a1e010e5d525f0c5d5e5c5f)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411317401987 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317401988 2014.09.21 19:36:41)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 98999e9791cece8b98ce8bc2ca9e909e9d9ecc9e99)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317401991 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317401992 2014.09.21 19:36:41)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 98999e9791cece8b9acb8bc2ca9e909e9d9ecc9e99)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317402041 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317402042 2014.09.21 19:36:42)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c7c6c192c19191d4c1c3d49d95c1cfc1c2c193c1c6)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411317402090 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317402091 2014.09.21 19:36:42)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f6f7f0a6f1a0a0e5f7a0e5aca4f0fef0f3f0a2f0f7)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317402094 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317402095 2014.09.21 19:36:42)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f6f7f0a6f1a0a0e5f5a5e5aca4f0fef0f3f0a2f0f7)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317402140 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317402141 2014.09.21 19:36:42)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 25242221217373362221367f77232d232023712324)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411317402192 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317402193 2014.09.21 19:36:42)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 63626463613535706062703931656b656665376562)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317402196 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411317402197 2014.09.21 19:36:42)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 63626463613535706230703931656b656665376562)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317402247 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317402248 2014.09.21 19:36:42)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9293959d91c4c481979681c8c0949a949794c69493)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411317402300 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411317402301 2014.09.21 19:36:42)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d1d1d682d586d6c78381c08b84d7d5d7d4d6d3d7d7)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411317402304 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411317402305 2014.09.21 19:36:42)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d1d1d682d586d6c78282c08b84d7d5d7d4d6d3d7d7)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411317402350 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317402351 2014.09.21 19:36:42)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0000040705570716570f115a550604060507020556)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411317402403 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411317402404 2014.09.21 19:36:42)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2e2e282a2d787f382d7a6d747a282f282a282a282b)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411317402407 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411317402408 2014.09.21 19:36:42)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2e2e282a2d787f382d2d6d747a282f282a282a282b)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6150          1411317402464 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317402465 2014.09.21 19:36:42)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6d6d6b6d6f3b3c7b6a6d2e37396b6c6b696b696b68)
	(_entity
		(_time 1411314257095)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411317423183 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411317423184 2014.09.21 19:37:03)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5c085e5f5a0b0c4f5e0e4d06585a585f5e5a5d5a09)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411317423286 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317423287 2014.09.21 19:37:03)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c99d9c9dc29b9fdf9f9adb969acf9fcecbcacbcf9f)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411317423358 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317423359 2014.09.21 19:37:03)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 17431a10454145011e45524c40111e11421011111e)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411317423425 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317423426 2014.09.21 19:37:03)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 56025355050106455504470c525052555550575003)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411317423486 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317423487 2014.09.21 19:37:03)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 94c0c69a92c6c382c2c786cbc692c29396979792c2)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411317423549 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317423550 2014.09.21 19:37:03)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d386df81868585c0d180cb89d4d4d1d0d1d4dbd585)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411317423611 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411317423612 2014.09.21 19:37:03)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 11451717154746061441574b141745161416191712)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411317423616 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411317423617 2014.09.21 19:37:03)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 11451717154746061543574b141745161416191712)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411317423672 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317423673 2014.09.21 19:37:03)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 50045652550607475053160a555604575557585506)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411317423726 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411317423727 2014.09.21 19:37:03)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7f2b2e7e2c282c697f2f3b242b7877792b797a7978)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411317423730 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411317423731 2014.09.21 19:37:03)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7f2b2e7e2c282c697f793b242b7877792b797a7978)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411317423780 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317423781 2014.09.21 19:37:03)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code adf9fcfafcfafebba8fde9f6f9aaa5a8fbaaa9aba8)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411317423838 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317423839 2014.09.21 19:37:03)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ecb9efbfbebabaffecbaffb6beeae4eae9eab8eaed)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317423842 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317423843 2014.09.21 19:37:03)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ecb9efbfbebabaffeebfffb6beeae4eae9eab8eaed)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317423893 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317423894 2014.09.21 19:37:03)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2a7f2a2e7a7c7c392c2e3970782c222c2f2c7e2c2b)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411317423947 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317423948 2014.09.21 19:37:03)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 590c595a510f0f4a580f4a030b5f515f5c5f0d5f58)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317423951 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317423952 2014.09.21 19:37:03)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 590c595a510f0f4a5a0a4a030b5f515f5c5f0d5f58)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317423996 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317423997 2014.09.21 19:37:03)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 88dd888681dede9b8f8c9bd2da8e808e8d8edc8e89)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411317424044 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317424045 2014.09.21 19:37:04)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b7e2b7e3b1e1e1a4b4b6a4ede5b1bfb1b2b1e3b1b6)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317424048 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411317424049 2014.09.21 19:37:04)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b7e2b7e3b1e1e1a4b6e4a4ede5b1bfb1b2b1e3b1b6)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317424099 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317424100 2014.09.21 19:37:04)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f6a3f6a6f1a0a0e5f3f2e5aca4f0fef0f3f0a2f0f7)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411317424148 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411317424149 2014.09.21 19:37:04)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 24702521257323327674357e712220222123262222)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411317424152 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411317424153 2014.09.21 19:37:04)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 24702521257323327777357e712220222123262222)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411317424203 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317424204 2014.09.21 19:37:04)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6337626265346475346c7239366567656664616635)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411317424257 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411317424258 2014.09.21 19:37:04)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 92c6919dc6c4c38491c6d1c8c69493949694969497)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411317424261 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411317424262 2014.09.21 19:37:04)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 92c6919dc6c4c3849191d1c8c69493949694969497)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000045 55 926           1411317469612 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411317469613 2014.09.21 19:37:49)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c1c1c894959691d2c393d09bc5c7c5c2c3c7c0c794)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411317469684 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317469685 2014.09.21 19:37:49)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 00005f07025256165653125f530656070203020656)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411317469746 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317469747 2014.09.21 19:37:49)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3e3e3e3b3e686c28376c7b65693837386b39383837)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411317469810 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317469811 2014.09.21 19:37:49)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7d7d757c7c2a2d6e7e2f6c27797b797e7e7b7c7b28)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411317469878 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317469879 2014.09.21 19:37:49)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cbcb949f9b999cdd9d98d99499cd9dccc9c8c8cd9d)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411317469944 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317469945 2014.09.21 19:37:49)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0908500f565f5f1a0b5a11530e0e0b0a0b0e010f5f)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411317470012 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411317470013 2014.09.21 19:37:50)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 48481a4b451e1f5f4d180e124d4e1c4f4d4f404e4b)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411317470017 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411317470018 2014.09.21 19:37:50)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 57570555550100405305110d5251035052505f5154)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411317470068 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317470069 2014.09.21 19:37:50)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8686d48985d0d1918685c0dc8380d28183818e83d0)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411317470120 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411317470121 2014.09.21 19:37:50)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b5b5b0e1b5e2e6a3b5e5f1eee1b2bdb3e1b3b0b3b2)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411317470124 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411317470125 2014.09.21 19:37:50)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b5b5b0e1b5e2e6a3b5b3f1eee1b2bdb3e1b3b0b3b2)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411317470175 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317470176 2014.09.21 19:37:50)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f4f4f1a4f5a3a7e2f1a4b0afa0f3fcf1a2f3f0f2f1)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411317470227 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317470228 2014.09.21 19:37:50)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 23227727217575302375307971252b252625772522)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317470231 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317470232 2014.09.21 19:37:50)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 23227727217575302170307971252b252625772522)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317470281 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317470282 2014.09.21 19:37:50)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 61603561613737726765723b336769676467356760)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411317470334 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317470335 2014.09.21 19:37:50)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9091c49f91c6c68391c683cac29698969596c49691)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317470338 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317470339 2014.09.21 19:37:50)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9091c49f91c6c68393c383cac29698969596c49691)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317470388 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317470389 2014.09.21 19:37:50)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bfbeebebe8e9e9acb8bbace5edb9b7b9bab9ebb9be)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411317470441 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317470442 2014.09.21 19:37:50)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fdfca9ada8ababeefefceea7affbf5fbf8fba9fbfc)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317470445 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411317470446 2014.09.21 19:37:50)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fdfca9ada8ababeefcaeeea7affbf5fbf8fba9fbfc)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317470491 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317470492 2014.09.21 19:37:50)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2c2d79287e7a7a3f29283f767e2a242a292a782a2d)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411317470543 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411317470544 2014.09.21 19:37:50)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5b5b0e590c0c5c4d090b4a010e5d5f5d5e5c595d5d)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411317470547 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411317470548 2014.09.21 19:37:50)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5b5b0e590c0c5c4d08084a010e5d5f5d5e5c595d5d)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411317470597 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317470598 2014.09.21 19:37:50)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9a9acf94cecd9d8ccd958bc0cf9c9e9c9f9d989fcc)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411317470651 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411317470652 2014.09.21 19:37:50)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c8c89f9d969e99decb9c8b929ccec9cecccecccecd)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411317470655 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411317470656 2014.09.21 19:37:50)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c8c89f9d969e99decbcb8b929ccec9cecccecccecd)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6270          1411317470724 Beh
(_unit VHDL (doubleadder_testbench 0 7 (beh 0 10 ))
	(_version vb4)
	(_time 1411317470725 2014.09.21 19:37:50)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 17174710464146011016544d431116111311131112)
	(_entity
		(_time 1411317470722)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Adder_Struct 0 57 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 65 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 36 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 37 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 43 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 42 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__78(_architecture 5 0 78 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__79(_architecture 6 0 79 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__80(_architecture 7 0 80 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__81(_architecture 8 0 81 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__83(_architecture 9 0 83 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__84(_architecture 10 0 84 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__86(_architecture 11 0 86 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__87(_architecture 12 0 87 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411317579594 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411317579595 2014.09.21 19:39:39)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 626565623535327160307338666466616064636437)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411317579668 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317579669 2014.09.21 19:39:39)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a0a7f0f6a2f2f6b6f6f3b2fff3a6f6a7a2a3a2a6f6)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411317579729 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317579730 2014.09.21 19:39:39)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dfd8d08ddc898dc9d68d9a8488d9d6d98ad8d9d9d6)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411317579796 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317579797 2014.09.21 19:39:39)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2d2a2b292c7a7d3e2e7f3c77292b292e2e2b2c2b78)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411317579858 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317579859 2014.09.21 19:39:39)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6b6c3a6a3b393c7d3d387934396d3d6c6968686d3d)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411317579918 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317579919 2014.09.21 19:39:39)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9a9c95959dcccc8998c982c09d9d9899989d929ccc)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411317579979 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411317579980 2014.09.21 19:39:39)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d9dedd8ad58f8ecedc899f83dcdf8ddedcded1dfda)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411317579985 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411317579986 2014.09.21 19:39:39)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e8efecbae5bebfffecbaaeb2edeebcefedefe0eeeb)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411317580036 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317580037 2014.09.21 19:39:40)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 17101c11154140001714514d1211431012101f1241)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411317580088 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411317580089 2014.09.21 19:39:40)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 46411a44451115504616021d12414e401240434041)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411317580092 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411317580093 2014.09.21 19:39:40)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 46411a44451115504640021d12414e401240434041)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411317580142 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317580143 2014.09.21 19:39:40)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8483d88a85d3d79281d4c0dfd0838c81d283808281)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411317580200 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317580201 2014.09.21 19:39:40)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3b5bde7b1e5e5a0b3e5a0e9e1b5bbb5b6b5e7b5b2)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317580204 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317580205 2014.09.21 19:39:40)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3b5bde7b1e5e5a0b1e0a0e9e1b5bbb5b6b5e7b5b2)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317580255 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317580256 2014.09.21 19:39:40)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f2f4fca2f1a4a4e1f4f6e1a8a0f4faf4f7f4a6f4f3)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411317580303 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317580304 2014.09.21 19:39:40)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 21272e25217777322077327b732729272427752720)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317580307 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317580308 2014.09.21 19:39:40)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 21272e25217777322272327b732729272427752720)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317580358 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317580359 2014.09.21 19:39:40)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 50565f53510606435754430a025658565556045651)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411317580411 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317580412 2014.09.21 19:39:40)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8e888180dad8d89d8d8f9dd4dc8886888b88da888f)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317580415 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411317580416 2014.09.21 19:39:40)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8e888180dad8d89d8fdd9dd4dc8886888b88da888f)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317580465 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317580466 2014.09.21 19:39:40)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bdbbb2e9e8ebebaeb8b9aee7efbbb5bbb8bbe9bbbc)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411317580516 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411317580517 2014.09.21 19:39:40)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fbfcf4aaacacfceda9abeaa1aefdfffdfefcf9fdfd)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411317580520 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411317580521 2014.09.21 19:39:40)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fbfcf4aaacacfceda8a8eaa1aefdfffdfefcf9fdfd)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411317580566 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317580567 2014.09.21 19:39:40)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2a2d7d2f7e7d2d3c7d253b707f2c2e2c2f2d282f7c)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411317580620 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411317580621 2014.09.21 19:39:40)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 595e0c5a060f084f5a0d1a030d5f585f5d5f5d5f5c)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411317580624 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411317580625 2014.09.21 19:39:40)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 595e0c5a060f084f5a5a1a030d5f585f5d5f5d5f5c)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6150          1411317580681 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317580682 2014.09.21 19:39:40)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 989fcd97c6cec98e9f98dbc2cc9e999e9c9e9c9e9d)
	(_entity
		(_time 1411317580679)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411317608186 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411317608187 2014.09.21 19:40:08)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 131d14144544430011410249171517101115121546)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411317608254 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317608255 2014.09.21 19:40:08)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 525c0250520004440401400d015404555051505404)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411317608322 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317608323 2014.09.21 19:40:08)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 909e9f9fc5c6c28699c2d5cbc7969996c597969699)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411317608384 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317608385 2014.09.21 19:40:08)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cfc1c89acc989fdccc9dde95cbc9cbccccc9cec99a)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411317608451 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317608452 2014.09.21 19:40:08)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0d035c0a5b5f5a1b5b5e1f525f0b5b0a0f0e0e0b5b)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411317608514 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317608515 2014.09.21 19:40:08)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5b5454585f0d0d48590843015c5c5958595c535d0d)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411317608576 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411317608577 2014.09.21 19:40:08)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8a848e85dedcdd9d8fdaccd08f8cde8d8f8d828c89)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411317608582 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411317608583 2014.09.21 19:40:08)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9a949e94cecccd8d9ec8dcc09f9cce9d9f9d929c99)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411317608638 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317608639 2014.09.21 19:40:08)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c9c7cd9dc59f9edec9ca8f93cccf9dcecccec1cc9f)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411317608691 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411317608692 2014.09.21 19:40:08)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 07095b01055054110757435c53000f015301020100)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411317608695 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411317608696 2014.09.21 19:40:08)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 07095b01055054110701435c53000f015301020100)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411317608745 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317608746 2014.09.21 19:40:08)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 36386a33356165203366726d62313e336031323033)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411317608798 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317608799 2014.09.21 19:40:08)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 757a7b74712323667523662f27737d737073217374)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317608802 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317608803 2014.09.21 19:40:08)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 757a7b74712323667726662f27737d737073217374)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317608853 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317608854 2014.09.21 19:40:08)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a4abaaf3a1f2f2b7a2a0b7fef6a2aca2a1a2f0a2a5)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411317608902 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317608903 2014.09.21 19:40:08)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d2dddc80d18484c1d384c18880d4dad4d7d486d4d3)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317608906 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317608907 2014.09.21 19:40:08)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d2dddc80d18484c1d181c18880d4dad4d7d486d4d3)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317608962 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317608963 2014.09.21 19:40:08)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 111e1e16114747021615024b431719171417451710)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411317609015 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317609016 2014.09.21 19:40:09)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4f40404d1819195c4c4e5c151d4947494a491b494e)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317609019 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411317609020 2014.09.21 19:40:09)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4f40404d1819195c4e1c5c151d4947494a491b494e)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317609070 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317609071 2014.09.21 19:40:09)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7e71717f2a28286d7b7a6d242c7876787b782a787f)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411317609123 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411317609124 2014.09.21 19:40:09)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ada3a2fbfcfaaabbfffdbcf7f8aba9aba8aaafabab)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411317609127 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411317609128 2014.09.21 19:40:09)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ada3a2fbfcfaaabbfefebcf7f8aba9aba8aaafabab)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411317609178 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317609179 2014.09.21 19:40:09)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ece2e3bebabbebfabbe3fdb6b9eae8eae9ebeee9ba)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411317609231 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411317609232 2014.09.21 19:40:09)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1b154e1c1f4d4a0d184f58414f1d1a1d1f1d1f1d1e)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411317609235 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411317609236 2014.09.21 19:40:09)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1b154e1c1f4d4a0d181858414f1d1a1d1f1d1f1d1e)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6150          1411317609292 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317609293 2014.09.21 19:40:09)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 59570c5a060f084f5e591a030d5f585f5d5f5d5f5c)
	(_entity
		(_time 1411317580678)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
			(line__86(_architecture 12 0 86 (_assertion (_simple)(_sensitivity(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
I 000045 55 926           1411317649649 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411317649650 2014.09.21 19:40:49)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 00040906555750130252115a040604030206010655)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411317649723 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317649724 2014.09.21 19:40:49)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4f4b114c1b1d1959191c5d101c4919484d4c4d4919)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411317649788 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317649789 2014.09.21 19:40:49)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8d898c838cdbdf9b84dfc8d6da8b848bd88a8b8b84)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411317649851 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317649852 2014.09.21 19:40:49)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ccc8c599ca9b9cdfcf9edd96c8cac8cfcfcacdca99)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411317649918 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317649919 2014.09.21 19:40:49)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0a0e550d59585d1c5c591855580c5c0d0809090c5c)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411317649984 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411317649985 2014.09.21 19:40:49)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 585d595b060e0e4b5a0b40025f5f5a5b5a5f505e0e)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411317650052 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411317650053 2014.09.21 19:40:50)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 97939d9995c1c08092c7d1cd9291c39092909f9194)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411317650057 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411317650058 2014.09.21 19:40:50)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 97939d9995c1c08093c5d1cd9291c39092909f9194)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411317650113 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317650114 2014.09.21 19:40:50)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d5d1df86d58382c2d5d6938fd0d381d2d0d2ddd083)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411317650166 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411317650167 2014.09.21 19:40:50)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 04000102055357120454405f50030c025002010203)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411317650170 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411317650171 2014.09.21 19:40:50)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 04000102055357120402405f50030c025002010203)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411317650216 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317650217 2014.09.21 19:40:50)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 33373636356460253663776867343b366534373536)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411317650270 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317650271 2014.09.21 19:40:50)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71742670712727627127622b237779777477257770)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317650274 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317650275 2014.09.21 19:40:50)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71742670712727627322622b237779777477257770)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317650319 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317650320 2014.09.21 19:40:50)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a0a5f7f7a1f6f6b3a6a4b3faf2a6a8a6a5a6f4a6a1)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411317650371 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317650372 2014.09.21 19:40:50)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cfca989a989999dcce99dc959dc9c7c9cac99bc9ce)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317650375 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411317650376 2014.09.21 19:40:50)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cfca989a989999dccc9cdc959dc9c7c9cac99bc9ce)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317650426 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317650427 2014.09.21 19:40:50)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0e0b5a085a58581d090a1d545c0806080b085a080f)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411317650479 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411317650480 2014.09.21 19:40:50)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3d386938686b6b2e3e3c2e676f3b353b383b693b3c)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411317650483 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411317650484 2014.09.21 19:40:50)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3d386938686b6b2e3c6e2e676f3b353b383b693b3c)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411317650534 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317650535 2014.09.21 19:40:50)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7b7e2f7a282d2d687e7f6821297d737d7e7d2f7d7a)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411317650586 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411317650587 2014.09.21 19:40:50)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aaaefefcfefdadbcf8fabbf0ffacaeacafada8acac)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411317650590 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411317650591 2014.09.21 19:40:50)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aaaefefcfefdadbcf9f9bbf0ffacaeacafada8acac)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411317650635 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317650636 2014.09.21 19:40:50)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d9dd8d8ad58edecf8ed6c8838cdfdddfdcdedbdc8f)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411317650688 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411317650689 2014.09.21 19:40:50)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 080c5f0e565e591e0b5c4b525c0e090e0c0e0c0e0d)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411317650692 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411317650693 2014.09.21 19:40:50)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 17134010464146011414544d431116111311131112)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6061          1411317650749 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411317650750 2014.09.21 19:40:50)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 46421144161017504146051c124047404240424043)
	(_entity
		(_time 1411317580678)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 56 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 64 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 12))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__82(_architecture 9 0 82 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__83(_architecture 10 0 83 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__85(_architecture 11 0 85 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 13 -1
	)
)
I 000045 55 926           1411318101946 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411318101947 2014.09.21 19:48:21)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c9cf9d9c959e99dacb9bd893cdcfcdcacbcfc8cf9c)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411318102015 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318102016 2014.09.21 19:48:22)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 171117111245410141440548441141101514151141)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411318102183 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318102184 2014.09.21 19:48:22)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b4b2ebe0e5e2e6a2bde6f1efe3b2bdb2e1b3b2b2bd)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411318102317 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318102318 2014.09.21 19:48:22)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 40474142151710534312511a444644434346414615)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411318102438 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318102439 2014.09.21 19:48:22)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bdbaebe8ebefeaabebeeafe2efbbebbabfbebebbeb)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411318102544 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318102545 2014.09.21 19:48:22)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1b1d121c1f4d4d08194803411c1c1918191c131d4d)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411318102604 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411318102605 2014.09.21 19:48:22)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5a5d58580e0c0d4d5f0a1c005f5c0e5d5f5d525c59)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411318102610 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411318102611 2014.09.21 19:48:22)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 696e6b68653f3e7e6d3b2f336c6f3d6e6c6e616f6a)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411318102666 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318102667 2014.09.21 19:48:22)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 989f9a9695cecf8f989bdec29d9ecc9f9d9f909dce)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411318102718 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411318102719 2014.09.21 19:48:22)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c7c09292c59094d1c797839c93c0cfc193c1c2c1c0)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411318102722 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411318102723 2014.09.21 19:48:22)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c7c09292c59094d1c7c1839c93c0cfc193c1c2c1c0)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411318102771 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318102772 2014.09.21 19:48:22)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 05025303055256130055415e51020d005302010300)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411318102823 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318102824 2014.09.21 19:48:22)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 34323031316262273462276e66323c323132603235)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318102827 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411318102828 2014.09.21 19:48:22)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 34323031316262273667276e66323c323132603235)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318102872 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318102873 2014.09.21 19:48:22)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 63656763613535706567703931656b656665376562)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411318102925 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318102926 2014.09.21 19:48:22)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a2a4a6f5a1f4f4b1a3f4b1f8f0a4aaa4a7a4f6a4a3)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318102929 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411318102930 2014.09.21 19:48:22)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a2a4a6f5a1f4f4b1a1f1b1f8f0a4aaa4a7a4f6a4a3)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318102975 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318102976 2014.09.21 19:48:22)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d1d7d583d18787c2d6d5c28b83d7d9d7d4d785d7d0)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411318103028 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318103029 2014.09.21 19:48:23)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fff9fbafa8a9a9ecfcfeeca5adf9f7f9faf9abf9fe)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318103032 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411318103033 2014.09.21 19:48:23)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fff9fbafa8a9a9ecfeaceca5adf9f7f9faf9abf9fe)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318103082 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318103083 2014.09.21 19:48:23)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3e383b3b6a68682d3b3a2d646c3836383b386a383f)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411318103134 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411318103135 2014.09.21 19:48:23)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6d6a686c3c3a6a7b3f3d7c37386b696b686a6f6b6b)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411318103138 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411318103139 2014.09.21 19:48:23)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6d6a686c3c3a6a7b3e3e7c37386b696b686a6f6b6b)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411318103188 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318103189 2014.09.21 19:48:23)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code abacaefdfcfcacbdfca4baf1feadafadaeaca9aefd)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411318103242 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411318103243 2014.09.21 19:48:23)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dadddd88dd8c8bccd98e99808edcdbdcdedcdedcdf)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411318103246 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411318103247 2014.09.21 19:48:23)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dadddd88dd8c8bccd9d999808edcdbdcdedcdedcdf)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000045 55 926           1411318113957 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411318113958 2014.09.21 19:48:33)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b9bcecede5eee9aabbeba8e3bdbfbdbabbbfb8bfec)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411318114025 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318114026 2014.09.21 19:48:34)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f7f2f5a6f2a5a1e1a1a4e5a8a4f1a1f0f5f4f5f1a1)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411318114092 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318114093 2014.09.21 19:48:34)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 36336a33656064203f64736d61303f30633130303f)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411318114158 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318114159 2014.09.21 19:48:34)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8481d08ad5d3d49787d695de8082808787828582d1)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411318114218 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318114219 2014.09.21 19:48:34)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c3c6c097c29194d59590d19c91c595c4c1c0c0c595)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411318114285 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318114286 2014.09.21 19:48:34)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 01055f07565757120352195b060603020306090757)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411318114346 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411318114347 2014.09.21 19:48:34)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 40451543451617574510061a454614474547484643)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411318114351 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411318114352 2014.09.21 19:48:34)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 40451543451617574412061a454614474547484643)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411318114402 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318114403 2014.09.21 19:48:34)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6e6b3b6f3e3839796e6d28346b683a696b69666b38)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411318114455 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411318114456 2014.09.21 19:48:34)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ada8affafcfafebbadfde9f6f9aaa5abf9aba8abaa)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411318114459 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411318114460 2014.09.21 19:48:34)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ada8affafcfafebbadabe9f6f9aaa5abf9aba8abaa)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411318114505 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318114506 2014.09.21 19:48:34)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dcd9de8e8a8b8fcad98c988788dbd4d98adbd8dad9)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411318114558 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318114559 2014.09.21 19:48:34)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b080d0d585d5d180b5d1851590d030d0e0d5f0d0a)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318114562 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411318114563 2014.09.21 19:48:34)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b080d0d585d5d1809581851590d030d0e0d5f0d0a)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318114613 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318114614 2014.09.21 19:48:34)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 494a4f4b411f1f5a4f4d5a131b4f414f4c4f1d4f48)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411318114666 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318114667 2014.09.21 19:48:34)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 787b7e79712e2e6b792e6b222a7e707e7d7e2c7e79)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318114670 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411318114671 2014.09.21 19:48:34)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 787b7e79712e2e6b7b2b6b222a7e707e7d7e2c7e79)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318114721 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318114722 2014.09.21 19:48:34)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b7b4b1e3b1e1e1a4b0b3a4ede5b1bfb1b2b1e3b1b6)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411318114775 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318114776 2014.09.21 19:48:34)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5e6e3b6e1b3b3f6e6e4f6bfb7e3ede3e0e3b1e3e4)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318114779 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411318114780 2014.09.21 19:48:34)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5e6e3b6e1b3b3f6e4b6f6bfb7e3ede3e0e3b1e3e4)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318114830 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318114831 2014.09.21 19:48:34)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 24272320217272372120377e76222c222122702225)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411318114879 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411318114880 2014.09.21 19:48:34)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 535154515504544501034209065557555654515555)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411318114883 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411318114884 2014.09.21 19:48:34)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 535154515504544500004209065557555654515555)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411318114928 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318114929 2014.09.21 19:48:34)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8280858d85d58594d58d93d8d784868487858087d4)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411318114982 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411318114983 2014.09.21 19:48:34)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b1b3b4e5e6e7e0a7b2e5f2ebe5b7b0b7b5b7b5b7b4)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411318114986 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411318114987 2014.09.21 19:48:34)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b1b3b4e5e6e7e0a7b2b2f2ebe5b7b0b7b5b7b5b7b4)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000045 55 926           1411318127079 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411318127080 2014.09.21 19:48:47)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code feffffaefea9aeedfcacefa4faf8fafdfcf8fff8ab)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411318127148 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318127149 2014.09.21 19:48:47)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3c3d6b386d6e6a2a6a6f2e636f3a6a3b3e3f3e3a6a)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411318127216 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318127217 2014.09.21 19:48:47)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7b7a737a7c2d296d72293e202c7d727d2e7c7d7d72)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411318127278 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318127279 2014.09.21 19:48:47)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b9b8b9ede5eee9aabaeba8e3bdbfbdbababfb8bfec)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411318127341 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318127342 2014.09.21 19:48:47)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f8f9afa9f2aaafeeaeabeaa7aafeaefffafbfbfeae)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411318127404 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318127405 2014.09.21 19:48:47)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 36363c336660602534652e6c3131343534313e3060)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411318127468 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411318127469 2014.09.21 19:48:47)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8584848a85d3d29280d5c3df8083d18280828d8386)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411318127472 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411318127473 2014.09.21 19:48:47)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8584848a85d3d29281d7c3df8083d18280828d8386)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411318127527 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318127528 2014.09.21 19:48:47)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b3b2b2e6b5e5e4a4b3b0f5e9b6b5e7b4b6b4bbb6e5)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411318127581 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411318127582 2014.09.21 19:48:47)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f2f3a4a2f5a5a1e4f2a2b6a9a6f5faf4a6f4f7f4f5)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411318127585 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411318127586 2014.09.21 19:48:47)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f2f3a4a2f5a5a1e4f2f4b6a9a6f5faf4a6f4f7f4f5)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411318127636 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318127637 2014.09.21 19:48:47)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 21207625257672372471657a752629247726252724)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411318127692 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318127693 2014.09.21 19:48:47)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5f5f5a5c0809094c5f094c050d5957595a590b595e)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318127696 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411318127697 2014.09.21 19:48:47)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5f5f5a5c0809094c5d0c4c050d5957595a590b595e)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318127742 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318127743 2014.09.21 19:48:47)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8e8e8b80dad8d89d888a9dd4dc8886888b88da888f)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411318127795 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318127796 2014.09.21 19:48:47)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bdbdb8e9e8ebebaebcebaee7efbbb5bbb8bbe9bbbc)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318127799 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411318127800 2014.09.21 19:48:47)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bdbdb8e9e8ebebaebeeeaee7efbbb5bbb8bbe9bbbc)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318127849 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318127850 2014.09.21 19:48:47)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fcfcf9acaeaaaaeffbf8efa6aefaf4faf9faa8fafd)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411318127902 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318127903 2014.09.21 19:48:47)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a2a282e7a7c7c39292b3970782c222c2f2c7e2c2b)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318127906 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411318127907 2014.09.21 19:48:47)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a2a282e7a7c7c392b793970782c222c2f2c7e2c2b)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318127952 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318127953 2014.09.21 19:48:47)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 59595b5a510f0f4a5c5d4a030b5f515f5c5f0d5f58)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411318128000 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411318128001 2014.09.21 19:48:47)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 98999a9695cf9f8ecac889c2cd9e9c9e9d9f9a9e9e)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411318128004 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411318128005 2014.09.21 19:48:47)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 98999a9695cf9f8ecbcb89c2cd9e9c9e9d9f9a9e9e)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411318128050 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318128051 2014.09.21 19:48:48)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c7c6c593c590c0d190c8d69d92c1c3c1c2c0c5c291)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411318128104 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411318128105 2014.09.21 19:48:48)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f6f7f6a6a6a0a7e0f5a2b5aca2f0f7f0f2f0f2f0f3)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411318128108 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411318128109 2014.09.21 19:48:48)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f6f7f6a6a6a0a7e0f5f5b5aca2f0f7f0f2f0f2f0f3)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000045 55 926           1411318140689 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411318140690 2014.09.21 19:49:00)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 27702023757077342575367d232123242521262172)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411318140759 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318140760 2014.09.21 19:49:00)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 663136676234307030357439356030616465646030)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411318140828 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318140829 2014.09.21 19:49:00)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b4e3bbe0e5e2e6a2bde6f1efe3b2bdb2e1b3b2b2bd)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411318140889 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318140890 2014.09.21 19:49:00)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e3b4e4b0b5b4b3f0e0b1f2b9e7e5e7e0e0e5e2e5b6)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411318140950 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318140951 2014.09.21 19:49:00)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 21767024227376377772337e732777262322222777)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411318141010 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318141011 2014.09.21 19:49:01)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 60366f60363636736233783a676762636267686636)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411318141072 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411318141073 2014.09.21 19:49:01)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9ec99a90cec8c9899bced8c49b98ca999b9996989d)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411318141077 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411318141078 2014.09.21 19:49:01)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9ec99a90cec8c9899accd8c49b98ca999b9996989d)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411318141133 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318141134 2014.09.21 19:49:01)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dd8ad98e8c8b8acaddde9b87d8db89dad8dad5d88b)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411318141186 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411318141187 2014.09.21 19:49:01)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0c5b500a5a5b5f1a0c5c4857580b040a580a090a0b)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411318141190 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411318141191 2014.09.21 19:49:01)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0c5b500a5a5b5f1a0c0a4857580b040a580a090a0b)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411318141236 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318141237 2014.09.21 19:49:01)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4a1d16481e1d195c4f1a0e111e4d424f1c4d4e4c4f)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411318141289 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318141290 2014.09.21 19:49:01)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 792f7778712f2f6a792f6a232b7f717f7c7f2d7f78)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318141293 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411318141294 2014.09.21 19:49:01)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 792f7778712f2f6a7b2a6a232b7f717f7c7f2d7f78)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318141339 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318141340 2014.09.21 19:49:01)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a8fea6ffa1fefebbaeacbbf2faaea0aeadaefcaea9)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411318141392 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318141393 2014.09.21 19:49:01)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e6b0e8b5e1b0b0f5e7b0f5bcb4e0eee0e3e0b2e0e7)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318141396 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411318141397 2014.09.21 19:49:01)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e6b0e8b5e1b0b0f5e5b5f5bcb4e0eee0e3e0b2e0e7)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318141447 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318141448 2014.09.21 19:49:01)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 15431a12114343061211064f47131d131013411314)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411318141498 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318141499 2014.09.21 19:49:01)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 44124b46411212574745571e16424c424142104245)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318141502 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411318141503 2014.09.21 19:49:01)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 44124b46411212574517571e16424c424142104245)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318141548 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318141549 2014.09.21 19:49:01)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 83d58c8d81d5d590868790d9d1858b858685d78582)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411318141601 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411318141602 2014.09.21 19:49:01)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b2e5bde7b5e5b5a4e0e2a3e8e7b4b6b4b7b5b0b4b4)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411318141605 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411318141606 2014.09.21 19:49:01)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b2e5bde7b5e5b5a4e1e1a3e8e7b4b6b4b7b5b0b4b4)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411318141660 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318141661 2014.09.21 19:49:01)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f0a7ffa1f5a7f7e6a7ffe1aaa5f6f4f6f5f7f2f5a6)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411318141713 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411318141714 2014.09.21 19:49:01)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1f484a181f494e091c4b5c454b191e191b191b191a)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411318141717 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411318141718 2014.09.21 19:49:01)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1f484a181f494e091c1c5c454b191e191b191b191a)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000045 55 926           1411318147894 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411318147895 2014.09.21 19:49:07)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4a1f49484e1d1a5948185b104e4c4e49484c4b4c1f)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 894           1411318147967 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318147968 2014.09.21 19:49:07)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 89dcdd8682dbdf9fdfda9bd6da8fdf8e8b8a8b8fdf)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411318148041 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318148042 2014.09.21 19:49:08)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d782dc85858185c1de85928c80d1ded182d0d1d1de)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 979           1411318148108 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318148109 2014.09.21 19:49:08)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 16431411454146051544074c121012151510171043)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 977           1411318148167 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318148168 2014.09.21 19:49:08)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 54010156520603420207460b065202535657575202)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411318148227 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318148228 2014.09.21 19:49:08)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 93c7989cc6c5c58091c08bc99494919091949b95c5)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2568          1411318148296 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411318148297 2014.09.21 19:49:08)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1b4e1b3e5b7b6f6e4b1a7bbe4e7b5e6e4e6e9e7e2)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1028          1411318148302 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411318148303 2014.09.21 19:49:08)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1b4e1b3e5b7b6f6e5b3a7bbe4e7b5e6e4e6e9e7e2)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3953          1411318148358 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318148359 2014.09.21 19:49:08)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 10451716154647071013564a151644171517181546)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 1906          1411318148412 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411318148413 2014.09.21 19:49:08)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4e1b1e4c1e191d584e1e0a151a4946481a484b4849)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1329          1411318148416 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411318148417 2014.09.21 19:49:08)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4e1b1e4c1e191d584e480a151a4946481a484b4849)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5226          1411318148462 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318148463 2014.09.21 19:49:08)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7d282d7c2c2a2e6b782d3926297a75782b7a797b78)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3674          1411318148515 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318148516 2014.09.21 19:49:08)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code acf8aefbfefafabfacfabff6feaaa4aaa9aaf8aaad)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318148519 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411318148520 2014.09.21 19:49:08)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code acf8aefbfefafabfaeffbff6feaaa4aaa9aaf8aaad)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318148565 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318148566 2014.09.21 19:49:08)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code eabee8b9babcbcf9eceef9b0b8ece2ecefecbeeceb)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3669          1411318148618 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318148619 2014.09.21 19:49:08)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 194d1a1e114f4f0a184f0a434b1f111f1c1f4d1f18)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318148622 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411318148623 2014.09.21 19:49:08)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 194d1a1e114f4f0a1a4a0a434b1f111f1c1f4d1f18)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318148668 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318148669 2014.09.21 19:49:08)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 481c4b4a411e1e5b4f4c5b121a4e404e4d4e1c4e49)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 3576          1411318148716 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318148717 2014.09.21 19:49:08)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 77237476712121647476642d25717f717271237176)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 995           1411318148720 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411318148721 2014.09.21 19:49:08)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 77237476712121647624642d25717f717271237176)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 3954          1411318148766 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318148767 2014.09.21 19:49:08)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b5e1b6e1b1e3e3a6b0b1a6efe7b3bdb3b0b3e1b3b4)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
I 000047 55 2861          1411318148819 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411318148820 2014.09.21 19:49:08)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e4b1e7b6e5b3e3f2b6b4f5beb1e2e0e2e1e3e6e2e2)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1181          1411318148823 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411318148824 2014.09.21 19:49:08)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e4b1e7b6e5b3e3f2b7b7f5beb1e2e0e2e1e3e6e2e2)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 5170          1411318148869 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318148870 2014.09.21 19:49:08)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1346131515441405441c0249461517151614111645)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 3271          1411318148924 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411318148925 2014.09.21 19:49:08)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 520750510604034451061108065453545654565457)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
I 000044 55 2150          1411318148928 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411318148929 2014.09.21 19:49:08)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 520750510604034451511108065453545654565457)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
V 000045 55 926           1411318156396 Arch
(_unit VHDL (and2 0 28 (arch 1 10 ))
	(_version vb4)
	(_time 1411318156397 2014.09.21 19:49:16)
	(_source (\./../src/CustomMux.vhd\(\./../src/And2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7e2d7c7f7e292e6d7c2c6f247a787a7d7c787f782b)
	(_entity
		(_time 1411287900377)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 894           1411318156468 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318156469 2014.09.21 19:49:16)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cd9e98999b9f9bdb9b9edf929ecb9bcacfcecfcb9b)
	(_entity
		(_time 1411288271572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 848           1411318156531 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318156532 2014.09.21 19:49:16)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b58060d0c5d591d02594e505c0d020d5e0c0d0d02)
	(_entity
		(_time 1411288473727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 979           1411318156600 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318156601 2014.09.21 19:49:16)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4a194f484e1d1a5949185b104e4c4e49494c4b4c1f)
	(_entity
		(_time 1411302267691)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 977           1411318156659 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318156660 2014.09.21 19:49:16)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 88dbda8782dadf9ededb9ad7da8ede8f8a8b8b8ede)
	(_entity
		(_time 1411302374323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 896           1411318156722 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411318156723 2014.09.21 19:49:16)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c795cb92969191d4c594df9dc0c0c5c4c5c0cfc191)
	(_entity
		(_time 1411306011764)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000047 55 2568          1411318156787 Struct
(_unit VHDL (custommux 0 28 (struct 1 36 ))
	(_version vb4)
	(_time 1411318156788 2014.09.21 19:49:16)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 05560302055352120055435f0003510200020d0306)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 1 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 1 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000044 55 1028          1411318156792 Beh
(_unit VHDL (custommux 0 28 (beh 1 59 ))
	(_version vb4)
	(_time 1411318156793 2014.09.21 19:49:16)
	(_source (\./../src/CustomMux.vhd\(\./../src/Task1/CustomMux.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 05560302055352120157435f0003510200020d0306)
	(_entity
		(_time 1411289169688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 1 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
V 000044 55 3953          1411318156845 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318156846 2014.09.21 19:49:16)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 44174247451213534447021e4142104341434c4112)
	(_entity
		(_time 1411296916287)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
V 000047 55 1906          1411318156898 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411318156899 2014.09.21 19:49:16)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 72212373752521647222362926757a742674777475)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000044 55 1329          1411318156902 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411318156903 2014.09.21 19:49:16)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 72212373752521647274362926757a742674777475)
	(_entity
		(_time 1411298215538)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
V 000044 55 5226          1411318156948 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318156949 2014.09.21 19:49:16)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a1f2f0f6a5f6f2b7a4f1e5faf5a6a9a4f7a6a5a7a4)
	(_entity
		(_time 1411299082298)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
V 000047 55 3674          1411318157002 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318157003 2014.09.21 19:49:16)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e0b2e3b3e1b6b6f3e0b6f3bab2e6e8e6e5e6b4e6e1)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000044 55 995           1411318157006 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411318157007 2014.09.21 19:49:17)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e0b2e3b3e1b6b6f3e2b3f3bab2e6e8e6e5e6b4e6e1)
	(_entity
		(_time 1411302600438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
V 000044 55 3954          1411318157056 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318157057 2014.09.21 19:49:17)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0f5d0f095859591c090b1c555d0907090a095b090e)
	(_entity
		(_time 1411302830716)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
V 000047 55 3669          1411318157109 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318157110 2014.09.21 19:49:17)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3e6c3e3b6a68682d3f682d646c3836383b386a383f)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000044 55 995           1411318157113 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411318157114 2014.09.21 19:49:17)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3e6c3e3b6a68682d3d6d2d646c3836383b386a383f)
	(_entity
		(_time 1411304264809)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
V 000044 55 3954          1411318157158 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318157159 2014.09.21 19:49:17)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7c2e7c7d2e2a2a6f7b786f262e7a747a797a287a7d)
	(_entity
		(_time 1411304365642)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
V 000047 55 3576          1411318157212 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411318157213 2014.09.21 19:49:17)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code abf9abfcf8fdfdb8a8aab8f1f9ada3adaeadffadaa)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000044 55 995           1411318157216 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411318157217 2014.09.21 19:49:17)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code abf9abfcf8fdfdb8aaf8b8f1f9ada3adaeadffadaa)
	(_entity
		(_time 1411304942747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
V 000044 55 3954          1411318157265 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318157266 2014.09.21 19:49:17)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code da88da888a8c8cc9dfdec98088dcd2dcdfdc8edcdb)
	(_entity
		(_time 1411304953955)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
V 000047 55 2861          1411318157313 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411318157314 2014.09.21 19:49:17)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 184b191e154f1f0e4a4809424d1e1c1e1d1f1a1e1e)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000044 55 1181          1411318157317 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411318157318 2014.09.21 19:49:17)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 184b191e154f1f0e4b4b09424d1e1c1e1d1f1a1e1e)
	(_entity
		(_time 1411305975614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
V 000044 55 5170          1411318157363 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318157364 2014.09.21 19:49:17)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 47144644451040511048561d124143414240454211)
	(_entity
		(_time 1411306615171)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
V 000047 55 3271          1411318157417 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411318157418 2014.09.21 19:49:17)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 76257577262027607522352c227077707270727073)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
V 000044 55 2150          1411318157421 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411318157422 2014.09.21 19:49:17)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 76257577262027607575352c227077707270727073)
	(_entity
		(_time 1411312071711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 6243          1411318157484 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411318157485 2014.09.21 19:49:17)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c497c791969295d2c0c2879e90c2c5c2c0c2c0c2c1)
	(_entity
		(_time 1411317580678)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 66 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 74 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_variable (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 1 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(error_verification(_architecture 1 0 56 (_process (_simple)(_sensitivity(14))(_monitor))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__87(_architecture 6 0 87 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__88(_architecture 7 0 88 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__89(_architecture 8 0 89 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__90(_architecture 9 0 90 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__92(_architecture 10 0 92 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__93(_architecture 11 0 93 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__95(_architecture 12 0 95 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
<<<<<<< HEAD
V 000045 55 896           1411492581686 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411492581687 2014.09.23 20:16:21)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b9eebbede5eee9aabbeba8e3bdbfbdbabbbfb8bfec)
	(_entity
		(_time 1411492581656)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 894           1411492583044 Arch
(_unit VHDL (or2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411492583045 2014.09.23 20:16:23)
	(_source (\./../src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 065159010254501050551459550050010405040050)
	(_entity
		(_time 1411492583028)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 848           1411492583543 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411492583544 2014.09.23 20:16:23)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f9aea1a9a5afabeff0abbca2aefff0ffacfefffff0)
	(_entity
		(_time 1411492583528)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 979           1411492584167 Arch
(_unit VHDL (and3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411492584168 2014.09.23 20:16:24)
	(_source (\./../src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 693e3c69353e397a6a3b78336d6f6d6a6a6f686f3c)
	(_entity
		(_time 1411492584152)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 977           1411492584744 Arch
(_unit VHDL (or3 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411492584745 2014.09.23 20:16:24)
	(_source (\./../src/Or3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aafdaafcf9f8fdbcfcf9b8f5f8acfcada8a9a9acfc)
	(_entity
		(_time 1411492584729)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 896           1411492585275 Arch
(_unit VHDL (xor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411492585276 2014.09.23 20:16:25)
	(_source (\./../src/Xor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bde8b4e9bfebebaebfeea5e7bababfbebfbab5bbeb)
	(_entity
		(_time 1411492585259)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000047 55 2542          1411492585823 Struct
(_unit VHDL (custommux 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411492585824 2014.09.23 20:16:25)
	(_source (\./../src/Task1/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code df8bdf8c8c8988c8da8f9985dad98bd8dad8d7d9dc)
	(_entity
		(_time 1411492585821)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 53 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 54 (_component AND2 )
		(_port
			((a)(a1))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U3 0 55 (_component AND2 )
		(_port
			((a)(s1))
			((b)(b1))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000044 55 1002          1411492585836 Beh
(_unit VHDL (custommux 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411492585837 2014.09.23 20:16:25)
	(_source (\./../src/Task1/CustomMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eebaeebcbeb8b9f9eabca8b4ebe8bae9ebe9e6e8ed)
	(_entity
		(_time 1411492585821)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
V 000044 55 3953          1411492586428 Beh
(_unit VHDL (custommux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411492586429 2014.09.23 20:16:26)
	(_source (\./../src/Task1/CustomMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3f6b3a3b6c6968283f3c79653a396b383a38373a69)
	(_entity
		(_time 1411492586414)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . CustomMux Struct)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 54 (_entity . CustomMux Beh)
		(_port
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s1)(stimuli(0)))
			((z1)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__64(_architecture 3 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 4 0 65 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__69(_architecture 6 0 69 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
V 000047 55 1906          1411492586991 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1411492586992 2014.09.23 20:16:26)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71252d70752622677121352a257679772577747776)
	(_entity
		(_time 1411492586975)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . CustomMux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000044 55 1329          1411492586995 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version vb4)
	(_time 1411492586996 2014.09.23 20:16:26)
	(_source (\./../src/Task2/MegaMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71252d70752622677177352a257679772577747776)
	(_entity
		(_time 1411492586975)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
V 000044 55 5226          1411492587521 Beh
(_unit VHDL (megamux_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411492587522 2014.09.23 20:16:27)
	(_source (\./../src/Task2/MegaMux_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 83d7868d85d4d09586d3c7d8d7848b86d584878586)
	(_entity
		(_time 1411492587506)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Mux_Struct 0 47 (_entity . MegaMux Struct)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_struct))
			((z1)(response_struct_z1))
		)
	)
	(_instantiation Mux_Beh 0 57 (_entity . MegaMux Beh)
		(_port
			((a)(stimuli(4)))
			((b)(stimuli(3)))
			((a1)(stimuli(2)))
			((b1)(stimuli(1)))
			((s)(stimuli(0)))
			((z)(response_beh))
			((z1)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Mux_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 33 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 32 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Mux_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((Mux_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((Mux_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((Mux_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__75(_architecture 8 0 75 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__77(_architecture 9 0 77 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__79(_architecture 10 0 79 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
V 000047 55 3674          1411492588067 Struct
(_unit VHDL (var2schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411492588068 2014.09.23 20:16:28)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a5f0f0f2a1f3f3b6a5f3b6fff7a3ada3a0a3f1a3a4)
	(_entity
		(_time 1411492588052)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component AND2 )
		(_port
			((a)(x))
			((b)(z))
			((z)(t1))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U5 0 40 (_component AND2 )
		(_port
			((a)(notY))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 41 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 42 (_component OR3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . OR3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000044 55 995           1411492588071 Beh
(_unit VHDL (var2schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411492588072 2014.09.23 20:16:28)
	(_source (\./../src/Task3/var2schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a5f0f0f2a1f3f3b6a7f6b6fff7a3ada3a0a3f1a3a4)
	(_entity
		(_time 1411492588052)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
V 000044 55 3954          1411492588598 Beh
(_unit VHDL (var2schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411492588599 2014.09.23 20:16:28)
	(_source (\./../src/Task3/var2schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b7e2e4e3b1e1e1a4b1b3a4ede5b1bfb1b2b1e3b1b6)
	(_entity
		(_time 1411492588582)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
V 000047 55 3669          1411492589237 Struct
(_unit VHDL (var3schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411492589238 2014.09.23 20:16:29)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 37633032316161243661246d65313f313231633136)
	(_entity
		(_time 1411492589222)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 36 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 37 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 38 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 39 (_component OR3 )
		(_port
			((a)(x))
			((b)(notY))
			((c)(notZ))
			((z)(t1))
		)
		(_use (_entity . OR3)
		)
	)
	(_instantiation U5 0 40 (_component OR2 )
		(_port
			((a)(notX))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U6 0 41 (_component OR2 )
		(_port
			((a)(y))
			((b)(z))
			((z)(t3))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U7 0 42 (_component AND3 )
		(_port
			((a)(t1))
			((b)(t2))
			((c)(t3))
			((z)(f))
		)
		(_use (_entity . AND3)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000044 55 995           1411492589241 Beh
(_unit VHDL (var3schema 0 4 (beh 0 45 ))
	(_version vb4)
	(_time 1411492589242 2014.09.23 20:16:29)
	(_source (\./../src/Task3/var3schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 37633032316161243464246d65313f313231633136)
	(_entity
		(_time 1411492589222)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
V 000044 55 3954          1411492589846 Beh
(_unit VHDL (var3schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411492589847 2014.09.23 20:16:29)
	(_source (\./../src/Task3/var3schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 98cc9d9791cece8b9f9c8bc2ca9e909e9d9ecc9e99)
	(_entity
		(_time 1411492589768)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var3schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var3schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
V 000047 55 3576          1411492590392 Struct
(_unit VHDL (var1schema 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411492590393 2014.09.23 20:16:30)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code baeeb9eeeaececa9b9bba9e0e8bcb2bcbfbceebcbb)
	(_entity
		(_time 1411492590376)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(AND3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 32 (_component Inv )
		(_port
			((a)(y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 33 (_component Inv )
		(_port
			((a)(x))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 34 (_component Inv )
		(_port
			((a)(z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 35 (_component OR2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . OR2)
		)
	)
	(_instantiation U5 0 36 (_component AND2 )
		(_port
			((a)(t1))
			((b)(z))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U6 0 37 (_component AND3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . AND3)
		)
	)
	(_instantiation U7 0 38 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000044 55 995           1411492590396 Beh
(_unit VHDL (var1schema 0 4 (beh 0 41 ))
	(_version vb4)
	(_time 1411492590397 2014.09.23 20:16:30)
	(_source (\./../src/Task3/var1schema.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code baeeb9eeeaececa9bbe9a9e0e8bcb2bcbfbceebcbb)
	(_entity
		(_time 1411492590376)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
V 000044 55 3954          1411492590924 Beh
(_unit VHDL (var1schema_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411492590925 2014.09.23 20:16:30)
	(_source (\./../src/Task3/var1schema_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cc98cd999e9a9adfc9c8df969ecac4cac9ca98cacd)
	(_entity
		(_time 1411492590922)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Elem_Struct 0 45 (_entity . var2schema Struct)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_struct))
		)
	)
	(_instantiation Mux_Beh 0 52 (_entity . var2schema Beh)
		(_port
			((x)(stimuli(2)))
			((y)(stimuli(1)))
			((z)(stimuli(0)))
			((f)(response_beh))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal elem_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal elem_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 7))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((elem_Struct_z)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((elem_Beh_z)(response_beh)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
			(line__67(_architecture 6 0 67 (_assertion (_simple)(_sensitivity(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 8 -1
	)
)
V 000047 55 2861          1411492591452 Struct
(_unit VHDL (fulladder 0 28 (struct 0 36 ))
	(_version vb4)
	(_time 1411492591453 2014.09.23 20:16:31)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code de8bd18d8e89d9c88c8ecf848bd8dad8dbd9dcd8d8)
	(_entity
		(_time 1411492591437)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Xor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(OR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 52 (_component Xor2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t1))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U2 0 53 (_component Xor2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(s))
		)
		(_use (_entity . Xor2)
		)
	)
	(_instantiation U3 0 54 (_component AND2 )
		(_port
			((a)(t1))
			((b)(cIn))
			((z)(t2))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 55 (_component AND2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(t3))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U5 0 56 (_component OR2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(cOut))
		)
		(_use (_entity . OR2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000044 55 1181          1411492591456 Beh
(_unit VHDL (fulladder 0 28 (beh 0 59 ))
	(_version vb4)
	(_time 1411492591457 2014.09.23 20:16:31)
	(_source (\./../src/Task4/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code de8bd18d8e89d9c88d8dcf848bd8dad8dbd9dcd8d8)
	(_entity
		(_time 1411492591437)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
V 000044 55 5170          1411492591985 Beh
(_unit VHDL (fulladder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411492591986 2014.09.23 20:16:31)
	(_source (\./../src/Task4/FullAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f1a4a5a0f5a6f6e7a6fee0aba4f7f5f7f4f6f3f4a7)
	(_entity
		(_time 1411492591983)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 45 (_entity . FullAdder Struct)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_struct))
			((cOut)(response_struct_z1))
		)
	)
	(_instantiation Adder_Beh 0 53 (_entity . FullAdder Beh)
		(_port
			((a)(stimuli(2)))
			((b)(stimuli(1)))
			((cIn)(stimuli(0)))
			((s)(response_beh))
			((cOut)(response_beh_z1))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Adder_Beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_z1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((Adder_Struct_z)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((Adder_Beh_z)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_alias((Adder_Struct_z1)(response_struct_z1)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_alias((Adder_Beh_z1)(response_beh_z1)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__66(_architecture 5 0 66 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__68(_architecture 7 0 68 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__69(_architecture 8 0 69 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__71(_architecture 9 0 71 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__73(_architecture 10 0 73 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
V 000047 55 3271          1411492592562 Struct
(_unit VHDL (doubleadder 0 29 (struct 0 41 ))
	(_version vb4)
	(_time 1411492592563 2014.09.23 20:16:32)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 326763376664632431667168663433343634363437)
	(_entity
		(_time 1411492592560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
	)
	(_instantiation Add_0 0 48 (_component FullAdder )
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cIn)(cIn))
			((s)(s(0)))
			((cOut)(t(0)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_generate SCG 0 49 (_for ~INTEGER~range~1~to~N-2~13 )
		(_instantiation Add_j 0 50 (_component FullAdder )
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((cIn)(t(_index 0)))
				((s)(s(_object 1)))
				((cOut)(t(_object 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-2~13 0 49 (_architecture )))
		)
	)
	(_instantiation Add_Final 0 52 (_component FullAdder )
		(_port
			((a)(a(_index 1)))
			((b)(b(_index 2)))
			((cIn)(t(_index 3)))
			((s)(s(_index 4)))
			((cOut)(cOut))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-2~13 0 49 (_scalar (_to (i 1)(c 9)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 10 -1
	)
)
V 000044 55 2150          1411492592606 Beh
(_unit VHDL (doubleadder 0 29 (beh 0 55 ))
	(_version vb4)
	(_time 1411492592607 2014.09.23 20:16:32)
	(_source (\./../src/Task4/DoubleAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 61343061363730776262223b356760676567656764)
	(_entity
		(_time 1411492592560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 33 (_entity (_in ))))
		(_port (_internal cIn ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cOut ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{n~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(4))(_sensitivity(5(_range 7)))(_read(5(_range 8))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(3))(_sensitivity(5(_object 0)))(_read(5(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 9 -1
	)
)
V 000044 55 6270          1411492593248 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411492593249 2014.09.23 20:16:33)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e0b2e4b3b6b6b1f6e7b0a3bab4e6e1e6e4e6e4e6e5)
	(_entity
		(_time 1411492593246)
=======
V 000044 55 6270          1411909523695 Beh
(_unit VHDL (doubleadder_testbench 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411909523696 2014.09.28 16:05:23)
	(_source (\./../src/Task4/DoubleAdder_TestBench.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9fcfcf909fc9ce8998cfdcc5cb999e999b999b999a)
	(_entity
		(_time 1411317580678)
>>>>>>> 2d9fb4b5a8598d14f3ebb126f970fffd36256ee3
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation Adder_Struct 0 66 (_entity . DoubleAdder Struct)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_struct_carry))
			((s)(response_struct_sum))
		)
	)
	(_instantiation Adder_Beh 0 74 (_entity . DoubleAdder Beh)
		(_port
			((a)(firstNumber))
			((b)(secondNumber))
			((cIn)(stimuli(4)))
			((cOut)(response_beh_carry))
			((s)(response_beh_sum))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal adder_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal adder_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal adder_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_carry ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal error_carry ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal error_sum ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias firstNumber ~STD_LOGIC_VECTOR{1~downto~0}~135 0 35 (_architecture (0(d_1_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_signal (_alias secondNumber ~STD_LOGIC_VECTOR{3~downto~2}~13 0 36 (_architecture (0(d_3_2)))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 39 (_architecture (_code 13))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 42 (_process 0 )))
		(_variable (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 57 (_process 1 )))
		(_process
			(stimuli_generation(_architecture 0 0 41 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(error_verification(_architecture 1 0 56 (_process (_simple)(_sensitivity(14))(_monitor))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((adder_struct_carry)(response_struct_carry)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((adder_beh_carry)(response_beh_carry)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((adder_struct_sum)(response_struct_sum)))(_target(7))(_sensitivity(3)))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((adder_beh_sum)(response_beh_sum)))(_target(8))(_sensitivity(4)))))
			(line__87(_architecture 6 0 87 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__88(_architecture 7 0 88 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__89(_architecture 8 0 89 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__90(_architecture 9 0 90 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__92(_architecture 10 0 92 (_assignment (_simple)(_target(14))(_sensitivity(11)(12)))))
			(line__93(_architecture 11 0 93 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)))))
			(line__95(_architecture 12 0 95 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(1818845510 778400373 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 14 -1
	)
)
