# NTU_CVSD_202201

## 概述
這是一個關於楊家驤老師“電腦輔助積體電路系統設計”課程的作業項目。本專案旨在提供與該課程相關的代碼、資料和資源。

## 專案內容
- `2021_{final/hw1/hw2/hw3/hw4/hw5}`：這些是我從去年專案 fork 後繼承來的內容。
- `2022_{final/hw1/hw2/hw3/hw4/hw5}`：這些則是我於2022年9月至12月期間修讀該課程時的產出。

## 使用語言
- 專案主要使用 Verilog (73.5%)、Tcl (26.5%) 進行開發。

## 貢獻
歡迎對本專案進行貢獻。您可以透過提交 Pull 請求或開啟 Issues 來參與改善本專案。

## 版權和許可
本專案遵循適用的版權法。使用前請確認相關授權條款。



# NTU_CVSD_202201

## Overview
This is a project related to Professor Yang Jia-Xiang's "Computer-Aided VLSI System Design" course. The aim of this repository is to provide code, data, and resources associated with the course.

## Project Contents
- `2021_{final/hw1/hw2/hw3/hw4/hw5}`: These contents are inherited from a project I forked last year.
- `2022_{final/hw1/hw2/hw3/hw4/hw5}`: These are the outputs from my participation in the course from September to December 2022.

## Languages
- The project predominantly utilizes Verilog (73.5%) and Tcl (26.5%) for development.

## Contributions
Contributions to this project are welcome. You can participate in improving this project by submitting Pull Requests or opening Issues.

## Copyright and License
This project adheres to applicable copyright laws. Please ensure compliance with relevant licensing terms before use.

