{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540609304009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540609304010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 23:01:43 2018 " "Processing started: Fri Oct 26 23:01:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540609304010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540609304010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_2018 -c Laboratorio_2018 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_2018 -c Laboratorio_2018" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540609304010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540609304258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540609304258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LatchD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LatchD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LatchD-implements " "Found design unit 1: LatchD-implements" {  } { { "LatchD.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/LatchD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540609315078 ""} { "Info" "ISGN_ENTITY_NAME" "1 LatchD " "Found entity 1: LatchD" {  } { { "LatchD.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/LatchD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540609315078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540609315078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlopD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlipFlopD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-implements " "Found design unit 1: FlipFlopD-implements" {  } { { "FlipFlopD.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/FlipFlopD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540609315078 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540609315078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540609315078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlopJK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlipFlopJK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopJK-implements " "Found design unit 1: FlipFlopJK-implements" {  } { { "FlipFlopJK.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/FlipFlopJK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540609315079 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopJK " "Found entity 1: FlipFlopJK" {  } { { "FlipFlopJK.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/FlipFlopJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540609315079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540609315079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONTADOR_SICRONO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CONTADOR_SICRONO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR_SICRONO-implements " "Found design unit 1: CONTADOR_SICRONO-implements" {  } { { "CONTADOR_SICRONO.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/CONTADOR_SICRONO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540609315079 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_SICRONO " "Found entity 1: CONTADOR_SICRONO" {  } { { "CONTADOR_SICRONO.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/CONTADOR_SICRONO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540609315079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540609315079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTADOR_SICRONO " "Elaborating entity \"CONTADOR_SICRONO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540609315135 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "CONTADOR_SICRONO " "Entity \"CONTADOR_SICRONO\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1540609315137 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "s\[0\] " "bidirectional pin \"s\[0\]\" has no driver" {  } { { "CONTADOR_SICRONO.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/CONTADOR_SICRONO.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1540609315493 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "s\[1\] " "bidirectional pin \"s\[1\]\" has no driver" {  } { { "CONTADOR_SICRONO.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/CONTADOR_SICRONO.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1540609315493 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "s\[2\] " "bidirectional pin \"s\[2\]\" has no driver" {  } { { "CONTADOR_SICRONO.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/CONTADOR_SICRONO.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1540609315493 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "s\[3\] " "bidirectional pin \"s\[3\]\" has no driver" {  } { { "CONTADOR_SICRONO.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/CONTADOR_SICRONO.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1540609315493 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "s\[4\] " "bidirectional pin \"s\[4\]\" has no driver" {  } { { "CONTADOR_SICRONO.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/CONTADOR_SICRONO.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1540609315493 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1540609315493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540609315595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540609315595 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CONTADOR_SICRONO.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/CONTADOR_SICRONO.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540609315625 "|CONTADOR_SICRONO|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540609315625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540609315625 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540609315625 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1540609315625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540609315625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1026 " "Peak virtual memory: 1026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540609315631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 23:01:55 2018 " "Processing ended: Fri Oct 26 23:01:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540609315631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540609315631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540609315631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540609315631 ""}
