Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 12 17:54:53 2025
| Host         : Shri running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_segment_timing_summary_routed.rpt -pb seven_segment_timing_summary_routed.pb -rpx seven_segment_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_segment
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: k/clk_1k_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.993        0.000                      0                   41        0.250        0.000                      0                   41        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.993        0.000                      0                   41        0.250        0.000                      0                   41        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.766ns (22.390%)  route 2.655ns (77.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.801    k/counter[16]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.925 r  k/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.735    k/counter[19]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.859 r  k/counter[19]_i_1/O
                         net (fo=20, routed)          0.708     8.566    k/clk_1k
    SLICE_X64Y26         FDRE                                         r  k/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.845    k/clk_1k_reg_0
    SLICE_X64Y26         FDRE                                         r  k/counter_reg[5]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    14.560    k/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.766ns (22.390%)  route 2.655ns (77.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.801    k/counter[16]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.925 r  k/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.735    k/counter[19]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.859 r  k/counter[19]_i_1/O
                         net (fo=20, routed)          0.708     8.566    k/clk_1k
    SLICE_X64Y26         FDRE                                         r  k/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.845    k/clk_1k_reg_0
    SLICE_X64Y26         FDRE                                         r  k/counter_reg[6]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    14.560    k/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.766ns (22.390%)  route 2.655ns (77.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.801    k/counter[16]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.925 r  k/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.735    k/counter[19]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.859 r  k/counter[19]_i_1/O
                         net (fo=20, routed)          0.708     8.566    k/clk_1k
    SLICE_X64Y26         FDRE                                         r  k/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.845    k/clk_1k_reg_0
    SLICE_X64Y26         FDRE                                         r  k/counter_reg[7]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    14.560    k/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.766ns (22.390%)  route 2.655ns (77.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.801    k/counter[16]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.925 r  k/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.735    k/counter[19]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.859 r  k/counter[19]_i_1/O
                         net (fo=20, routed)          0.708     8.566    k/clk_1k
    SLICE_X64Y26         FDRE                                         r  k/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.845    k/clk_1k_reg_0
    SLICE_X64Y26         FDRE                                         r  k/counter_reg[8]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    14.560    k/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.766ns (22.782%)  route 2.596ns (77.218%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.801    k/counter[16]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.925 r  k/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.735    k/counter[19]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.859 r  k/counter[19]_i_1/O
                         net (fo=20, routed)          0.649     8.508    k/clk_1k
    SLICE_X64Y29         FDRE                                         r  k/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    k/clk_1k_reg_0
    SLICE_X64Y29         FDRE                                         r  k/counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    14.564    k/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.766ns (22.782%)  route 2.596ns (77.218%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.801    k/counter[16]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.925 r  k/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.735    k/counter[19]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.859 r  k/counter[19]_i_1/O
                         net (fo=20, routed)          0.649     8.508    k/clk_1k
    SLICE_X64Y29         FDRE                                         r  k/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    k/clk_1k_reg_0
    SLICE_X64Y29         FDRE                                         r  k/counter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    14.564    k/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.766ns (22.782%)  route 2.596ns (77.218%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.801    k/counter[16]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.925 r  k/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.735    k/counter[19]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.859 r  k/counter[19]_i_1/O
                         net (fo=20, routed)          0.649     8.508    k/clk_1k
    SLICE_X64Y29         FDRE                                         r  k/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    k/clk_1k_reg_0
    SLICE_X64Y29         FDRE                                         r  k/counter_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    14.564    k/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.766ns (23.334%)  route 2.517ns (76.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.801    k/counter[16]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.925 r  k/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.735    k/counter[19]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.859 r  k/counter[19]_i_1/O
                         net (fo=20, routed)          0.569     8.428    k/clk_1k
    SLICE_X64Y25         FDRE                                         r  k/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.843    k/clk_1k_reg_0
    SLICE_X64Y25         FDRE                                         r  k/counter_reg[1]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.558    k/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.766ns (23.334%)  route 2.517ns (76.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.801    k/counter[16]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.925 r  k/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.735    k/counter[19]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.859 r  k/counter[19]_i_1/O
                         net (fo=20, routed)          0.569     8.428    k/clk_1k
    SLICE_X64Y25         FDRE                                         r  k/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.843    k/clk_1k_reg_0
    SLICE_X64Y25         FDRE                                         r  k/counter_reg[2]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.558    k/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.766ns (23.334%)  route 2.517ns (76.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.801    k/counter[16]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.925 r  k/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.735    k/counter[19]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.859 r  k/counter[19]_i_1/O
                         net (fo=20, routed)          0.569     8.428    k/clk_1k
    SLICE_X64Y25         FDRE                                         r  k/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.843    k/clk_1k_reg_0
    SLICE_X64Y25         FDRE                                         r  k/counter_reg[3]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.558    k/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  6.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/clk_1k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.388%)  route 0.169ns (47.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    k/clk_1k_reg_0
    SLICE_X65Y25         FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  k/counter_reg[0]/Q
                         net (fo=4, routed)           0.169     1.775    k/counter[0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  k/clk_1k_i_1/O
                         net (fo=1, routed)           0.000     1.820    k/clk_1k_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  k/clk_1k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     1.978    k/clk_1k_reg_0
    SLICE_X65Y26         FDRE                                         r  k/clk_1k_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.091     1.570    k/clk_1k_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 k/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    k/clk_1k_reg_0
    SLICE_X64Y27         FDRE                                         r  k/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  k/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.758    k/counter[11]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  k/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.868    k/counter0_carry__1_n_5
    SLICE_X64Y27         FDRE                                         r  k/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    k/clk_1k_reg_0
    SLICE_X64Y27         FDRE                                         r  k/counter_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    k/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 k/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  k/counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.758    k/counter[15]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  k/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.868    k/counter0_carry__2_n_5
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.854     1.981    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    k/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 k/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.466    k/clk_1k_reg_0
    SLICE_X64Y26         FDRE                                         r  k/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  k/counter_reg[7]/Q
                         net (fo=2, routed)           0.126     1.756    k/counter[7]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  k/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.866    k/counter0_carry__0_n_5
    SLICE_X64Y26         FDRE                                         r  k/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     1.978    k/clk_1k_reg_0
    SLICE_X64Y26         FDRE                                         r  k/counter_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    k/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 k/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    k/clk_1k_reg_0
    SLICE_X64Y25         FDRE                                         r  k/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  k/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.756    k/counter[3]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  k/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.866    k/counter0_carry_n_5
    SLICE_X64Y25         FDRE                                         r  k/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     1.977    k/clk_1k_reg_0
    SLICE_X64Y25         FDRE                                         r  k/counter_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    k/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 k/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.586     1.469    k/clk_1k_reg_0
    SLICE_X64Y29         FDRE                                         r  k/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  k/counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.760    k/counter[19]
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  k/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.870    k/counter0_carry__3_n_5
    SLICE_X64Y29         FDRE                                         r  k/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.855     1.982    k/clk_1k_reg_0
    SLICE_X64Y29         FDRE                                         r  k/counter_reg[19]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.134     1.603    k/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    k/clk_1k_reg_0
    SLICE_X65Y25         FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  k/counter_reg[0]/Q
                         net (fo=4, routed)           0.179     1.785    k/counter[0]
    SLICE_X65Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  k/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    k/counter[0]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  k/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     1.977    k/clk_1k_reg_0
    SLICE_X65Y25         FDRE                                         r  k/counter_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091     1.556    k/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.299ns (68.202%)  route 0.139ns (31.798%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    k/clk_1k_reg_0
    SLICE_X65Y25         FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  k/counter_reg[0]/Q
                         net (fo=4, routed)           0.139     1.746    k/counter[0]
    SLICE_X64Y25         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.904 r  k/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.904    k/counter0_carry_n_7
    SLICE_X64Y25         FDRE                                         r  k/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     1.977    k/clk_1k_reg_0
    SLICE_X64Y25         FDRE                                         r  k/counter_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.612    k/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 k/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    k/clk_1k_reg_0
    SLICE_X64Y27         FDRE                                         r  k/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  k/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.758    k/counter[11]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.904 r  k/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.904    k/counter0_carry__1_n_4
    SLICE_X64Y27         FDRE                                         r  k/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    k/clk_1k_reg_0
    SLICE_X64Y27         FDRE                                         r  k/counter_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    k/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 k/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  k/counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.758    k/counter[15]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.904 r  k/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.904    k/counter0_carry__2_n_4
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.854     1.981    k/clk_1k_reg_0
    SLICE_X64Y28         FDRE                                         r  k/counter_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    k/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   k/clk_1k_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   k/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   k/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   k/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   k/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   k/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   k/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   k/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   k/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   k/clk_1k_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   k/clk_1k_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   k/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   k/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   k/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   k/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   k/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   k/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   k/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   k/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   k/clk_1k_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   k/clk_1k_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   k/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   k/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   k/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   k/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   k/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   k/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   k/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   k/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 4.102ns (69.353%)  route 1.813ns (30.647%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  an_reg[3]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  an_reg[3]/Q
                         net (fo=1, routed)           1.813     2.232    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.683     5.915 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.915    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.781ns  (logic 4.117ns (71.217%)  route 1.664ns (28.783%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  an_reg[2]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  an_reg[2]/Q
                         net (fo=1, routed)           1.664     2.083    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.698     5.781 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.781    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.757ns  (logic 4.090ns (71.050%)  route 1.667ns (28.950%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  an_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  an_reg[1]/Q
                         net (fo=1, routed)           1.667     2.086    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.671     5.757 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.757    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.671ns  (logic 3.959ns (69.809%)  route 1.712ns (30.191%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  an_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  an_reg[0]/Q
                         net (fo=1, routed)           1.712     2.168    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.671 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.671    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.478ns  (logic 0.610ns (41.284%)  route 0.868ns (58.716%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_sequential_count_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSM_sequential_count_reg[0]/Q
                         net (fo=6, routed)           0.868     1.324    count[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.154     1.478 r  an[3]_i_1/O
                         net (fo=1, routed)           0.000     1.478    an[3]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.448ns  (logic 0.580ns (40.067%)  route 0.868ns (59.933%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_sequential_count_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_sequential_count_reg[0]/Q
                         net (fo=6, routed)           0.868     1.324    count[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.448 r  an[0]_i_1/O
                         net (fo=1, routed)           0.000     1.448    an[0]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.286ns  (logic 0.608ns (47.274%)  route 0.678ns (52.726%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_sequential_count_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSM_sequential_count_reg[1]/Q
                         net (fo=5, routed)           0.678     1.134    count[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.152     1.286 r  an[2]_i_1/O
                         net (fo=1, routed)           0.000     1.286    an[2]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.285ns  (logic 0.608ns (47.311%)  route 0.677ns (52.689%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_sequential_count_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_sequential_count_reg[1]/Q
                         net (fo=5, routed)           0.677     1.133    count[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.152     1.285 r  an[1]_i_1/O
                         net (fo=1, routed)           0.000     1.285    an[1]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.257ns  (logic 0.580ns (46.138%)  route 0.677ns (53.862%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_sequential_count_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_sequential_count_reg[1]/Q
                         net (fo=5, routed)           0.677     1.133    count[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.257 r  FSM_sequential_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.257    p_0_out[1]
    SLICE_X65Y27         FDRE                                         r  FSM_sequential_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.095ns  (logic 0.580ns (52.963%)  route 0.515ns (47.037%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_sequential_count_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSM_sequential_count_reg[0]/Q
                         net (fo=6, routed)           0.515     0.971    count[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.124     1.095 r  FSM_sequential_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.095    p_0_out[0]
    SLICE_X65Y27         FDRE                                         r  FSM_sequential_count_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_sequential_count_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_count_reg[0]/Q
                         net (fo=6, routed)           0.178     0.319    count[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.042     0.361 r  an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    an[2]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_sequential_count_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  FSM_sequential_count_reg[0]/Q
                         net (fo=6, routed)           0.178     0.319    count[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.364 r  FSM_sequential_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    p_0_out[0]
    SLICE_X65Y27         FDRE                                         r  FSM_sequential_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_sequential_count_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  FSM_sequential_count_reg[0]/Q
                         net (fo=6, routed)           0.180     0.321    count[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.043     0.364 r  an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.364    an[1]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_sequential_count_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_count_reg[0]/Q
                         net (fo=6, routed)           0.180     0.321    count[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  FSM_sequential_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    p_0_out[1]
    SLICE_X65Y27         FDRE                                         r  FSM_sequential_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.183ns (43.101%)  route 0.242ns (56.899%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_sequential_count_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  FSM_sequential_count_reg[1]/Q
                         net (fo=5, routed)           0.242     0.383    count[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.042     0.425 r  an[3]_i_1/O
                         net (fo=1, routed)           0.000     0.425    an[3]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.500%)  route 0.242ns (56.500%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_sequential_count_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_count_reg[1]/Q
                         net (fo=5, routed)           0.242     0.383    count[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.428 r  an[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    an[0]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.345ns (79.157%)  route 0.354ns (20.843%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  an_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  an_reg[0]/Q
                         net (fo=1, routed)           0.354     0.495    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     1.699 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.699    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.381ns (80.503%)  route 0.335ns (19.497%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  an_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  an_reg[1]/Q
                         net (fo=1, routed)           0.335     0.463    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.253     1.716 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.716    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.406ns (80.761%)  route 0.335ns (19.239%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  an_reg[2]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  an_reg[2]/Q
                         net (fo=1, routed)           0.335     0.463    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.278     1.741 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.741    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.392ns (77.864%)  route 0.396ns (22.136%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  an_reg[3]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  an_reg[3]/Q
                         net (fo=1, routed)           0.396     0.524    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.264     1.788 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.788    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





