<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopMeanShift_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1446672872" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1446672871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446738681" xil_pn:in_ck="-8699939712998608366" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1446738681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../VHDL_from_Taner/lib/systemBuilder/vhdl/sbfifo.vhdl"/>
      <outfile xil_pn:name="../VHDL_from_Taner/lib/systemBuilder/vhdl/sbfifo_behavioral.vhdl"/>
      <outfile xil_pn:name="../VHDL_from_Taner/lib/systemBuilder/vhdl/sbtypes.vhdl"/>
      <outfile xil_pn:name="../VHDL_from_Taner/rtl/Mean_Shift_Main_input_read_Stream_to_YUV.v"/>
      <outfile xil_pn:name="../VHDL_from_Taner/rtl/Mean_Shift_Main_input_read_YUV_to_RGB.v"/>
      <outfile xil_pn:name="../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_Centre_XY.v"/>
      <outfile xil_pn:name="../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v"/>
      <outfile xil_pn:name="../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_displacement.v"/>
      <outfile xil_pn:name="../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_kArray_derv.v"/>
      <outfile xil_pn:name="../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_kArray_evaluation.v"/>
      <outfile xil_pn:name="../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_update_model.v"/>
      <outfile xil_pn:name="../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_update_weight.v"/>
      <outfile xil_pn:name="../VHDL_from_Taner/rtl/TopMeanShift.vhd"/>
      <outfile xil_pn:name="../VHDL_from_Taner/rtl/output_process_Draw_rectangle.v"/>
      <outfile xil_pn:name="../VHDL_from_Taner/rtl/output_process_RGB_to_YUV.v"/>
      <outfile xil_pn:name="../VHDL_from_Taner/rtl/output_process_YUV_to_Stream.v"/>
      <outfile xil_pn:name="../VHDL_from_Taner/testbench/vhd/Mean_Shift_Main_input_read_Stream_to_YUV_tb.vhd"/>
      <outfile xil_pn:name="../VHDL_from_Taner/testbench/vhd/Mean_Shift_Main_input_read_YUV_to_RGB_tb.vhd"/>
      <outfile xil_pn:name="../VHDL_from_Taner/testbench/vhd/Mean_Shift_Main_main_loop_cal_Centre_XY_tb.vhd"/>
      <outfile xil_pn:name="../VHDL_from_Taner/testbench/vhd/Mean_Shift_Main_main_loop_cal_Final_Centre_XY_tb.vhd"/>
      <outfile xil_pn:name="../VHDL_from_Taner/testbench/vhd/Mean_Shift_Main_main_loop_cal_displacement_tb.vhd"/>
      <outfile xil_pn:name="../VHDL_from_Taner/testbench/vhd/Mean_Shift_Main_main_loop_cal_kArray_derv_tb.vhd"/>
      <outfile xil_pn:name="../VHDL_from_Taner/testbench/vhd/Mean_Shift_Main_main_loop_cal_kArray_evaluation_tb.vhd"/>
      <outfile xil_pn:name="../VHDL_from_Taner/testbench/vhd/Mean_Shift_Main_main_loop_cal_update_model_tb.vhd"/>
      <outfile xil_pn:name="../VHDL_from_Taner/testbench/vhd/Mean_Shift_Main_main_loop_cal_update_weight_tb.vhd"/>
      <outfile xil_pn:name="../VHDL_from_Taner/testbench/vhd/TopMeanShift_tb.vhd"/>
      <outfile xil_pn:name="../VHDL_from_Taner/testbench/vhd/output_process_Draw_rectangle_tb.vhd"/>
      <outfile xil_pn:name="../VHDL_from_Taner/testbench/vhd/output_process_RGB_to_YUV_tb.vhd"/>
      <outfile xil_pn:name="../VHDL_from_Taner/testbench/vhd/output_process_YUV_to_Stream_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1446287899" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1446287899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446287899" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7420878098770524351" xil_pn:start_ts="1446287899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1446287899" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7977134892284643008" xil_pn:start_ts="1446287899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1446287899" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1446287899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446287899" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3125930219479220371" xil_pn:start_ts="1446287899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1446287899" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1446287899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1446287899" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1016376220140682826" xil_pn:start_ts="1446287899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1446491885" xil_pn:in_ck="-6986640821218345719" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7947946007822122550" xil_pn:start_ts="1446491818">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.lso"/>
      <outfile xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.ngc"/>
      <outfile xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.ngr"/>
      <outfile xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.prj"/>
      <outfile xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.stx"/>
      <outfile xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.syr"/>
      <outfile xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.xst"/>
      <outfile xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1446287976" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5351165770454214334" xil_pn:start_ts="1446287975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1446543909" xil_pn:in_ck="6474474506926169666" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5552072192096003810" xil_pn:start_ts="1446543891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.bld"/>
      <outfile xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV.ngd"/>
      <outfile xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1446543926" xil_pn:in_ck="6474474506926169667" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="3373610943407121171" xil_pn:start_ts="1446543909">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV_map.map"/>
      <outfile xil_pn:name="Mean_Shift_Main_input_read_Stream_to_YUV_map.mrp"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
