Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Jul 19 16:53:53 2025
| Host         : jam-Precision-5510 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |              15 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                      Enable Signal                                                     |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/res_ce0                                                                                           |                                              |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/res_we0                                                                                           | bd_0_i/hls_inst/inst/j_reg_92                |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state8                                                                                  | bd_0_i/hls_inst/inst/k_reg_103               |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm1                                                                                        | bd_0_i/hls_inst/inst/ap_NS_fsm11_out         |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                  |                                              |                3 |              5 |         1.67 |
|  ap_clk      |                                                                                                                        | ap_rst                                       |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                                                                  |                                              |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_CS_fsm_reg[7] | bd_0_i/hls_inst/inst/tmp_reg_114[15]_i_1_n_0 |                2 |             16 |         8.00 |
+--------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


