I 000043 55 3657          1479309636975 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479309637023 2016.11.16 17:20:37)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 7c2e227d2e2b7e6a797e3a262c7a2a7a7d7a2a7a7d)
	(_ent
		(_time 1479308803592)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_port (_int Res2 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(8)(9)(10)(11)(12)(13)(3))(_sens(0)(1)(9)(11)(13))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(14))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(15))(_sens(2(11))))))
			(line__40(_arch 3 0 40(_assignment (_trgt(19))(_sens(12(7))(20)(2(9))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(16))(_sens(12(d_7_0))(2(1))(2(2))(5)))))
			(line__45(_arch 5 0 45(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__48(_arch 6 0 48(_assignment (_trgt(9))(_sens(8(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__50(_arch 7 0 50(_assignment (_trgt(11))(_sens(10(d_7_1))(12(0))(16)(2(19))(2(2))))))
			(line__54(_arch 8 0 54(_assignment (_trgt(13))(_sens(12(d_6_0))(12(d_7_1))(12(d_7_0))(14)(15)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__59(_arch 9 0 59(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__61(_arch 10 0 61(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))))))
			(line__62(_arch 11 0 62(_assignment (_trgt(22))(_sens(10(0))(2(6))))))
			(line__64(_arch 12 0 64(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(10(0))))))
			(line__65(_arch 13 0 65(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__66(_arch 14 0 66(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__67(_arch 15 0 67(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 16 -1)
)
I 000043 55 3657          1479309832302 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479309832321 2016.11.16 17:23:52)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 5d0f085e080a5f4b585f1b070d5b0b5b5c5b0b5b5c)
	(_ent
		(_time 1479308803592)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_port (_int Res2 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(8)(9)(10)(11)(12)(13)(3))(_sens(0)(1)(9)(11)(13))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(14))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(15))(_sens(2(11))))))
			(line__40(_arch 3 0 40(_assignment (_trgt(19))(_sens(12(7))(20)(2(9))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(16))(_sens(12(d_7_0))(2(1))(2(2))(5)))))
			(line__45(_arch 5 0 45(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__48(_arch 6 0 48(_assignment (_trgt(9))(_sens(8(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__50(_arch 7 0 50(_assignment (_trgt(11))(_sens(10(d_7_1))(12(0))(16)(2(19))(2(2))))))
			(line__54(_arch 8 0 54(_assignment (_trgt(13))(_sens(12(d_6_0))(12(d_7_1))(12(d_7_0))(14)(15)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__59(_arch 9 0 59(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__61(_arch 10 0 61(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))))))
			(line__62(_arch 11 0 62(_assignment (_trgt(22))(_sens(10(0))(2(6))))))
			(line__64(_arch 12 0 64(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(10(0))))))
			(line__65(_arch 13 0 65(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__66(_arch 14 0 66(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__67(_arch 15 0 67(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 16 -1)
)
I 000043 55 3875          1479312223656 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479312223657 2016.11.16 18:03:43)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 7d7e2b7c282a7f6b787c3b272d7b2b7b7c7b2b7b7c)
	(_ent
		(_time 1479308803592)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_port (_int Res2 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(3)(8)(9)(10)(11)(12)(13))(_sens(0)(1)(9)(11)(13))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(12(7))))))
			(line__35(_arch 2 0 35(_assignment (_trgt(14))(_sens(2(25))(2(16))(2(11))(2(5))(8(d_7_4))(8(d_7_0))(10(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((O_F)(F1(7))))(_simpleassign BUF)(_trgt(21))(_sens(14(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(15))(_sens(2(11))))))
			(line__43(_arch 5 0 43(_assignment (_trgt(19))(_sens(2(9))(12(7))(20)))))
			(line__45(_arch 6 0 45(_assignment (_trgt(16))(_sens(2(1))(2(2))(5)(12(d_7_0))))))
			(line__48(_arch 7 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 8 0 51(_assignment (_trgt(9))(_sens(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)(8(d_6_0))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(11))(_sens(2(19))(2(2))(10(d_7_1))(12(0))(16)))))
			(line__57(_arch 10 0 57(_assignment (_trgt(13))(_sens(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))(12(d_6_0))(12(d_7_1))(12(d_7_0))(14)(15)(19)))))
			(line__62(_arch 11 0 62(_assignment (_trgt(17))(_sens(2(26))(2(8))(2(15))(2(4))(17)(18)))))
			(line__64(_arch 12 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))))))
			(line__65(_arch 13 0 65(_assignment (_trgt(22))(_sens(2(6))(10(0))))))
			(line__67(_arch 14 0 67(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(10(0))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__69(_arch 16 0 69(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__70(_arch 17 0 70(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 18 -1)
)
I 000043 55 3921          1479312578509 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479312578510 2016.11.16 18:09:38)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a8fcafffa1ffaabeada6eef2f8aefeaea9aefeaea9)
	(_ent
		(_time 1479312568802)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3921          1479312775157 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479312775158 2016.11.16 18:12:55)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c99dce9cc19ecbdfccc78f9399cf9fcfc8cf9fcfc8)
	(_ent
		(_time 1479312568802)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3921          1479312777075 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479312777076 2016.11.16 18:12:57)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 4b1e1f49181c495d4e450d111b4d1d4d4a4d1d4d4a)
	(_ent
		(_time 1479312568802)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3921          1479312778629 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479312778642 2016.11.16 18:12:58)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 65303b6561326773606b233f356333636463336364)
	(_ent
		(_time 1479312568802)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3921          1479328794358 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479328794398 2016.11.16 22:39:54)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code fbffa4aba8acf9edfef5bda1abfdadfdfafdadfdfa)
	(_ent
		(_time 1479312568802)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1307          1479331468294 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479331468295 2016.11.16 23:24:28)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code dd8cde8f888b8ccbdf89c8878ddad8dbdcdad8dbdc)
	(_ent
		(_time 1479331430903)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3921          1479331470616 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479331470617 2016.11.16 23:24:30)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code f5a5f5a5f1a2f7e3f0fbb3afa5f3a3f3f4f3a3f3f4)
	(_ent
		(_time 1479312568802)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1307          1479331470768 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479331470769 2016.11.16 23:24:30)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 8285878c81d4d39480d697d8d28587848385878483)
	(_ent
		(_time 1479331430903)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3921          1479331886489 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479331886490 2016.11.16 23:31:26)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 787b2679712f7a6e7d763e22287e2e7e797e2e7e79)
	(_ent
		(_time 1479331886485)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1307          1479331889692 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479331889693 2016.11.16 23:31:29)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code fcfdfdacaeaaadeafea8e9a6acfbf9fafdfbf9fafd)
	(_ent
		(_time 1479331889690)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 1307          1479331895724 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479331895725 2016.11.16 23:31:35)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 8b8bdd85d8ddda9d89df9ed1db8c8e8d8a8c8e8d8a)
	(_ent
		(_time 1479331889689)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 1007          1479331946504 controller
(_unit VHDL (controller 0 6(controller 0 11))
	(_version vd0)
	(_time 1479331946505 2016.11.16 23:32:26)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d8dad98a868fd9cfdeddca82dfde8bde8bdedddfda)
	(_ent
		(_time 1479331935975)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int res -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 17(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~132 0 24(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~134 0 25(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1261          1479332101550 controller
(_unit VHDL (controller 0 6(controller 0 11))
	(_version vd0)
	(_time 1479332101551 2016.11.16 23:35:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 7f287c7e7f287e6879796d2578792c792c797a787d)
	(_ent
		(_time 1479331935975)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int res -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 12(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 0 0 12(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 13(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 17(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 18(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 24(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 26(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3931          1479332427761 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479332427762 2016.11.16 23:40:27)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code cac5cd9f9a9dc8dccfc48c909acc9ccccbcc9ccccb)
	(_ent
		(_time 1479332408832)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 11(_ent(_in))))
		(_port (_int D2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 12(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_0 2 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_0(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_0(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_0(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1311          1479332606900 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479332606901 2016.11.16 23:43:26)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 8f8d8c81d8d9de998ddb9ad5df888a898e888a898e)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 1261          1479332663888 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479332663889 2016.11.16 23:44:23)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 27222123767026302121357d202174217421222025)
	(_ent
		(_time 1479331935975)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int res -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 0 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 1 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1426          1479332670021 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479332670022 2016.11.16 23:44:30)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 24267320767325332220367e232277227722212326)
	(_ent
		(_time 1479332670019)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3929          1479332705026 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479332705027 2016.11.16 23:45:05)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code dc8e8f8e8e8bdecad9d29a868cda8adaddda8adadd)
	(_ent
		(_time 1479332693129)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 11(_ent(_in))))
		(_port (_int D2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 12(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_0 2 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_0(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_0(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_0(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000051 55 2020          1479333408831 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479333408832 2016.11.16 23:56:48)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 111e1116464610061712034b161742174217141613)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2695          1479333524499 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479333524500 2016.11.16 23:58:44)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code e8ebedbbb6bfe9ffeee9fab2efeebbeebbeeedefea)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((rst)(rst))
				((y_i)(y_i))
				((D1)(D1))
				((D2)(D2))
				((x_o)(x_o))
				((Res1)(Res1))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3926          1479333573249 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479333573250 2016.11.16 23:59:33)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 56510555510154405356100c065000505750005057)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000051 55 2554          1479333581060 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479333581061 2016.11.16 23:59:41)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code dbdedb89df8cdaccdddac981dcdd88dd88dddedcd9)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3926          1479333627390 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479333627391 2016.11.17 00:00:27)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code d3808d81d184d1c5d6d3958983d585d5d2d585d5d2)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1311          1479333627461 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479333627462 2016.11.17 00:00:27)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 21732d25217770372375347b712624272026242720)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479333627519 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479333627520 2016.11.17 00:00:27)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 50035a53060751475651420a575603560356555752)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2796          1479333986899 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479333986900 2016.11.17 00:06:26)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 2f2f292b2f782e3829203d7528297c297c292a282d)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 37(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 38(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(7)))))
			(line__36(_arch 1 0 36(_assignment (_trgt(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . controller 2 -1)
)
I 000051 55 2796          1479334179335 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334179336 2016.11.17 00:09:39)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code e4e7e3b7b6b3e5f3e2ebf6bee3e2b7e2b7e2e1e3e6)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 37(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 38(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(7)))))
			(line__36(_arch 1 0 36(_assignment (_trgt(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . controller 2 -1)
)
I 000043 55 3926          1479334181472 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479334181473 2016.11.17 00:09:41)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 31323334316633273431776b613767373037673730)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1311          1479334181529 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479334181530 2016.11.17 00:09:41)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 70722171712621667224652a207775767177757671)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2796          1479334181577 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334181578 2016.11.17 00:09:41)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9f9cc8909fc89e8899908dc59899cc99cc999a989d)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 37(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 38(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(7)))))
			(line__36(_arch 1 0 36(_assignment (_trgt(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . controller 2 -1)
)
I 000051 55 2554          1479334366736 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334366737 2016.11.17 00:12:46)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code e3e6e0b0b6b4e2f4e5e2f1b9e4e5b0e5b0e5e6e4e1)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2554          1479334381481 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334381482 2016.11.17 00:13:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8181d38fd6d68096878093db8687d287d287848683)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2672          1479334462668 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334462669 2016.11.17 00:14:22)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code a4f3a0f3f6f3a5b3a2a5b6fea3a2f7a2f7a2a1a3a6)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(_string \"1111"\))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
			(_port
				((clk)(clk))
				((rst)(rst))
				((OP)(OP))
				((x_i)(x_i))
				((y_o)(y_o))
			)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2554          1479334556348 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334556349 2016.11.17 00:15:56)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8c8b8a8289db8d9b8a8d9ed68b8adf8adf8a898b8e)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2672          1479334616463 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334616464 2016.11.17 00:16:56)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 696f6a69363e687e6f687b336e6f3a6f3a6f6c6e6b)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(_string \"0000"\))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
			(_port
				((clk)(clk))
				((rst)(rst))
				((OP)(OP))
				((x_i)(x_i))
				((y_o)(y_o))
			)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2554          1479334700837 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334700838 2016.11.17 00:18:20)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 00025206565701170601125a070653065306050702)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479334995439 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479334995440 2016.11.17 00:23:15)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code c296cf97c19493d4c091d79892c5c7c4c3c5c7c4c3)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3994          1479335014449 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479335014450 2016.11.17 00:23:34)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 0a0d5f0c5a5d081c0f0b4c505a0c5c0c0b0c5c0c0b)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1311          1479335195515 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479335195516 2016.11.17 00:26:35)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 50035353510601465203450a005755565157555651)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13)))(_sens(0)(1)(5)(2)(3(4))(3(3))(3(2))(3(1)))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ua 1 -1)
)
I 000043 55 1379          1479335352989 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479335352990 2016.11.17 00:29:12)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7c782d7d2e2a2d6a7e2f69262c7b797a7d7b797a7d)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2672          1479335392720 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479335392721 2016.11.17 00:29:52)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code a3f1a8f4f6f4a2b4a5a2b1f9a4a5f0a5f0a5a6a4a1)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(_string \"1111"\))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
			(_port
				((clk)(clk))
				((rst)(rst))
				((OP)(OP))
				((x_i)(x_i))
				((y_o)(y_o))
			)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3866          1479335507820 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479335507821 2016.11.17 00:31:47)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 49464e4b411e4b5f4c480f13194f1f4f484f1f4f48)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_trgt(5(1))))))
			(line__68(_arch 16 0 68(_assignment (_trgt(5(2))))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3))))))
			(line__70(_arch 18 0 70(_assignment (_trgt(5(4))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
	)
	(_model . OA 19 -1)
)
I 000051 55 2554          1479335515849 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479335515850 2016.11.17 00:31:55)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 98cc9297c6cf998f9e998ac29f9ecb9ecb9e9d9f9a)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3866          1479335521223 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479335521224 2016.11.17 00:32:01)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a7f2a4f0a1f0a5b1a2a6e1fdf7a1f1a1a6a1f1a1a6)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_trgt(5(1))))))
			(line__68(_arch 16 0 68(_assignment (_trgt(5(2))))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3))))))
			(line__70(_arch 18 0 70(_assignment (_trgt(5(4))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479335521295 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479335521296 2016.11.17 00:32:01)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code e5b1b5b6e1b3b4f3e7b6f0bfb5e2e0e3e4e2e0e3e4)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479335521349 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479335521350 2016.11.17 00:32:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 14414113464315031215064e131247124712111316)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479335851953 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479335851954 2016.11.17 00:37:31)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 86d4818881d184908387c0dcd680d0808780d08087)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3706          1479335969965 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479335969966 2016.11.17 00:39:29)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 85d2d48b81d28793808bc3dfd583d3838483d38384)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 3706          1479335975467 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479335975468 2016.11.17 00:39:35)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 0155030701560317040f475b510757070007570700)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 1379          1479335975523 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479335975524 2016.11.17 00:39:35)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 40151142411611564213551a104745464147454641)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479335975567 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479335975568 2016.11.17 00:39:35)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 5f0b085c5f085e48595e4d0558590c590c595a585d)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3706          1479336107252 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336107253 2016.11.17 00:41:47)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c692c693c191c4d0c3c8809c96c090c0c7c090c0c7)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 1379          1479336107304 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336107305 2016.11.17 00:41:47)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 05510003015354130756105f550200030402000304)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2687          1479336107349 controller
(_unit VHDL (controller 0 6(controller 0 14))
	(_version vd0)
	(_time 1479336107350 2016.11.17 00:41:47)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 24712720767325332224367e232277227722212326)
	(_ent
		(_time 1479336107347)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 5 0 20(_ent (_in))))
				(_port (_int y_o 6 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 7 0 27(_ent (_in))))
				(_port (_int D1 8 0 28(_ent (_in))))
				(_port (_int D2 8 0 28(_ent (_in))))
				(_port (_int x_o 9 0 29(_ent (_out))))
				(_port (_int Res1 10 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_input))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_input 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3706          1479336213717 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336213718 2016.11.17 00:43:33)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code aba8abfcf8fca9bdaea5edf1fbadfdadaaadfdadaa)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 1644          1479336213767 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336213768 2016.11.17 00:43:33)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code dad889888a8c8bccd889cf808adddfdcdbdddfdcdb)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1)(2)(3(4))(3(3))(3(2))(3(1))(5))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2687          1479336213846 controller
(_unit VHDL (controller 0 6(controller 0 14))
	(_version vd0)
	(_time 1479336213847 2016.11.17 00:43:33)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 28282b2c767f293f2e283a722f2e7b2e7b2e2d2f2a)
	(_ent
		(_time 1479336107346)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 5 0 20(_ent (_in))))
				(_port (_int y_o 6 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 7 0 27(_ent (_in))))
				(_port (_int D1 8 0 28(_ent (_in))))
				(_port (_int D2 8 0 28(_ent (_in))))
				(_port (_int x_o 9 0 29(_ent (_out))))
				(_port (_int Res1 10 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_input))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_input 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3706          1479336353299 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336353300 2016.11.17 00:45:53)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code e5ebb3b6e1b2e7f3e0eba3bfb5e3b3e3e4e3b3e3e4)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 2463          1479336353352 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336353353 2016.11.17 00:45:53)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 242b2020217275322677317e742321222523212225)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1)(2)(3(4))(3(3))(3(2))(3(1))(5))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2687          1479336353405 controller
(_unit VHDL (controller 0 6(controller 0 14))
	(_version vd0)
	(_time 1479336353406 2016.11.17 00:45:53)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 535d51500604524455534109545500550055565451)
	(_ent
		(_time 1479336107346)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 5 0 20(_ent (_in))))
				(_port (_int y_o 6 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 7 0 27(_ent (_in))))
				(_port (_int D1 8 0 28(_ent (_in))))
				(_port (_int D2 8 0 28(_ent (_in))))
				(_port (_int x_o 9 0 29(_ent (_out))))
				(_port (_int Res1 10 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_input))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_input 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1442          1479336417219 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336417220 2016.11.17 00:46:57)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9797c39891c1c68195c482cdc79092919690929196)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(4)))))
			(line__18(_arch 1 0 18(_prcs (_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13)))(_sens(0)(1)(5)(2)(3(4))(3(3))(3(2))(3(1)))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 2 -1)
)
I 000043 55 3706          1479336419879 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336419880 2016.11.17 00:46:59)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code f7f9a5a7f1a0f5e1f2f9b1ada7f1a1f1f6f1a1f1f6)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 1442          1479336419930 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336419931 2016.11.17 00:46:59)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 36393633316067203465236c663133303731333037)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(4)))))
			(line__18(_arch 1 0 18(_prcs (_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(5))(_sens(0)(1)(2)(3(4))(3(3))(3(2))(3(1))(5))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 2 -1)
)
I 000051 55 2687          1479336419982 controller
(_unit VHDL (controller 0 6(controller 0 14))
	(_version vd0)
	(_time 1479336419983 2016.11.17 00:46:59)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 656b6365363264726365773f626336633663606267)
	(_ent
		(_time 1479336107346)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 5 0 20(_ent (_in))))
				(_port (_int y_o 6 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 7 0 27(_ent (_in))))
				(_port (_int D1 8 0 28(_ent (_in))))
				(_port (_int D2 8 0 28(_ent (_in))))
				(_port (_int x_o 9 0 29(_ent (_out))))
				(_port (_int Res1 10 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_input))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_input 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479336461977 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336461978 2016.11.17 00:47:41)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 75707974712324637726602f257270737472707374)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3706          1479336462956 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336462957 2016.11.17 00:47:42)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 3e3a3c3b6a693c283b3078646e3868383f3868383f)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 1379          1479336463016 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336463017 2016.11.17 00:47:43)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7c792d7d2e2a2d6a7e2f69262c7b797a7d7b797a7d)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2687          1479336463075 controller
(_unit VHDL (controller 0 6(controller 0 14))
	(_version vd0)
	(_time 1479336463076 2016.11.17 00:47:43)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code bbbfecefbfecbaacbdbba9e1bcbde8bde8bdbebcb9)
	(_ent
		(_time 1479336107346)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 5 0 20(_ent (_in))))
				(_port (_int y_o 6 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 7 0 27(_ent (_in))))
				(_port (_int D1 8 0 28(_ent (_in))))
				(_port (_int D2 8 0 28(_ent (_in))))
				(_port (_int x_o 9 0 29(_ent (_out))))
				(_port (_int Res1 10 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_input))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_input 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3706          1479336463971 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336463972 2016.11.17 00:47:43)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 3530623031623723303b736f653363333433633334)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 1379          1479336464021 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336464022 2016.11.17 00:47:44)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 74707075712225627627612e247371727573717275)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2687          1479336464067 controller
(_unit VHDL (controller 0 6(controller 0 14))
	(_version vd0)
	(_time 1479336464068 2016.11.17 00:47:44)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9396919cc6c49284959381c99495c095c095969491)
	(_ent
		(_time 1479336107346)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 5 0 20(_ent (_in))))
				(_port (_int y_o 6 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 7 0 27(_ent (_in))))
				(_port (_int D1 8 0 28(_ent (_in))))
				(_port (_int D2 8 0 28(_ent (_in))))
				(_port (_int x_o 9 0 29(_ent (_out))))
				(_port (_int Res1 10 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_input))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_input 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479336524017 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336524018 2016.11.17 00:48:44)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c4c3c091c193c6d2c1c5829e94c292c2c5c292c2c5)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336524072 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336524073 2016.11.17 00:48:44)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 030555050155521501501659530406050204060502)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479336524116 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479336524117 2016.11.17 00:48:44)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 31366134666630263730236b363762376237343633)
	(_ent
		(_time 1479336524114)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479336583521 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336583522 2016.11.17 00:49:43)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 40461242411742564541061a104616464146164641)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336583576 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336583577 2016.11.17 00:49:43)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 6f686e6f38393e796d3c7a353f686a696e686a696e)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3994          1479336592478 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336592479 2016.11.17 00:49:52)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 393d683c316e3b2f3c387f63693f6f3f383f6f3f38)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336592529 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336592530 2016.11.17 00:49:52)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 686d6a68613e397e6a3b7d32386f6d6e696f6d6e69)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3994          1479336606281 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336606282 2016.11.17 00:50:06)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 1e1d1c194a491c081b1f58444e1848181f1848181f)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336606330 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336606331 2016.11.17 00:50:06)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 4d4f1c4f181b1c5b4f1e58171d4a484b4c4a484b4c)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2672          1479336606404 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479336606405 2016.11.17 00:50:06)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9b98cc949fcc9a8c9d9a89c19c9dc89dc89d9e9c99)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(_string \"1111"\))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
			(_port
				((clk)(clk))
				((rst)(rst))
				((OP)(OP))
				((x_i)(x_i))
				((y_o)(y_o))
			)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479336654551 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336654552 2016.11.17 00:50:54)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a7a0f8f0a1f0a5b1a2a6e1fdf7a1f1a1a6a1f1a1a6)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336654603 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336654604 2016.11.17 00:50:54)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code e6e0eab5e1b0b7f0e4b5f3bcb6e1e3e0e7e1e3e0e7)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2680          1479336654682 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479336654683 2016.11.17 00:50:54)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 34336631666335233234266e333267326732313336)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027)
	)
	(_model . controller 1 -1)
)
I 000043 55 3994          1479336679379 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336679380 2016.11.17 00:51:19)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a3a2a4f4a1f4a1b5a6a2e5f9f3a5f5a5a2a5f5a5a2)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336679433 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336679434 2016.11.17 00:51:19)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code e2e2b6b1e1b4b3f4e0b1f7b8b2e5e7e4e3e5e7e4e3)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479336679477 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479336679478 2016.11.17 00:51:19)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 11104016464610061710034b161742174217141613)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479336860793 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336860794 2016.11.17 00:54:20)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 51545152510653475450170b015707575057075750)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336860849 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336860850 2016.11.17 00:54:20)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9094c39f91c6c18692c385cac09795969197959691)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479336860896 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479336860897 2016.11.17 00:54:20)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code afaafaf8aff8aeb8a9aebdf5a8a9fca9fca9aaa8ad)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2554          1479479036183 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479479036184 2016.11.18 16:23:56)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code f0a7a1a0a6a7f1e7f6f1e2aaf7f6a3f6a3f6f5f7f2)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2554          1479479322038 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479479322039 2016.11.18 16:28:42)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 84828f8ad6d38593828596de8382d782d782818386)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479479336344 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479479336345 2016.11.18 16:28:56)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 6c6e3a6c3e3b6e7a696d2a363c6a3a6a6d6a3a6a6d)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3994          1479800991400 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479800991401 2016.11.22 09:49:51)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 8380d48d81d481958682c5d9d385d5858285d58582)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479801773132 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479801773133 2016.11.22 10:02:53)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 191d4a1e114f480f1b4a0c43491e1c1f181e1c1f18)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3994          1479801774987 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479801774988 2016.11.22 10:02:54)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 5d5f0d5e080a5f4b585c1b070d5b0b5b5c5b0b5b5c)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479801775086 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479801775087 2016.11.22 10:02:55)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code cac9c99f9a9c9bdcc899df909acdcfcccbcdcfcccb)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479801775150 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479801775151 2016.11.22 10:02:55)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 090b0d0f565e081e0f081b530e0f5a0f5a0f0c0e0b)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479801829542 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479801829543 2016.11.22 10:03:49)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7f79287e28292e697d2c6a252f787a797e787a797e)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 1379          1479802077328 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479802077329 2016.11.22 10:07:57)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 65376365613334736736703f356260636462606364)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3994          1479802081624 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802081625 2016.11.22 10:08:01)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 2d7d7f29787a2f3b282c6b777d2b7b2b2c2b7b2b2c)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479802081696 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479802081697 2016.11.22 10:08:01)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7c2d7d7d2e2a2d6a7e2f69262c7b797a7d7b797a7d)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479802081763 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479802081764 2016.11.22 10:08:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code baeabdeebdedbbadbcbba8e0bdbce9bce9bcbfbdb8)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479802095722 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802095723 2016.11.22 10:08:15)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 3b3f3f3e686c392d3e3a7d616b3d6d3d3a3d6d3d3a)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479802095783 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479802095784 2016.11.22 10:08:15)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7a7f2d7b2a2c2b6c78296f202a7d7f7c7b7d7f7c7b)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479802095865 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479802095866 2016.11.22 10:08:15)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d7d386858680d6c0d1d6c58dd0d184d184d1d2d0d5)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479802451206 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802451207 2016.11.22 10:14:11)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code d8d7898ad18fdaceddd99e8288de8eded9de8eded9)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3994          1479802527229 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802527230 2016.11.22 10:15:27)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code d7828185d180d5c1d2d6918d87d181d1d6d181d1d6)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479802527307 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479802527308 2016.11.22 10:15:27)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 25712121217374332776307f752220232422202324)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479802527353 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479802527354 2016.11.22 10:15:27)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 54015657060355435255460e535207520752515356)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479802595523 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802595524 2016.11.22 10:16:35)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a0f5a4f7a1f7a2b6a5a1e6faf0a6f6a6a1a6f6a6a1)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479802595570 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479802595571 2016.11.22 10:16:35)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code bfebe8ebe8e9eea9bdecaae5efb8bab9beb8bab9be)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479802595670 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479802595671 2016.11.22 10:16:35)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 2c797c28297b2d3b2a2d3e762b2a7f2a7f2a292b2e)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479802618875 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802618876 2016.11.22 10:16:58)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code cfcb9f9a9898cdd9cace89959fc999c9cec999c9ce)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479802618927 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479802618928 2016.11.22 10:16:58)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code fefbfdaeaaa8afe8fcadeba4aef9fbf8fff9fbf8ff)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479802619019 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479802619020 2016.11.22 10:16:59)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 5c58585f590b5d4b5a5d4e065b5a0f5a0f5a595b5e)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3773          1479802654622 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802654623 2016.11.22 10:17:34)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 75212174712277637074332f257323737473237374)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 4 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 5 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 6 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 7 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 8 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 9 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 10 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 11 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 12 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 13 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 14 0 68(_assignment (_trgt(5(2))))))
			(line__69(_arch 15 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 16 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 17 -1)
)
I 000043 55 3994          1479802676596 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802676597 2016.11.22 10:17:56)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 46401844411144504347001c164010404740104047)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3994          1479803088529 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803088530 2016.11.22 10:24:48)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 686b3f68613f6a7e6d692e32386e3e6e696e3e6e69)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803088578 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803088579 2016.11.22 10:24:48)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9795939891c1c68195c482cdc79092919690929196)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803088664 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803088665 2016.11.22 10:24:48)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code f4f7f6a4a6a3f5e3f2f5e6aef3f2a7f2a7f2f1f3f6)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803103289 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803103290 2016.11.22 10:25:03)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 151b1112114217031014534f451343131413431314)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803103336 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803103337 2016.11.22 10:25:03)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 444b1346411215524617511e144341424543414245)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803103389 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803103390 2016.11.22 10:25:03)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 737d22722624726475726129747520752075767471)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803122961 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803122962 2016.11.22 10:25:22)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code edbfbcbeb8baeffbe8ecabb7bdebbbebecebbbebec)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803123013 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803123014 2016.11.22 10:25:23)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 1c4f111b4e4a4d0a1e4f09464c1b191a1d1b191a1d)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803123063 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803123064 2016.11.22 10:25:23)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 4b1940494f1c4a5c4d4a59114c4d184d184d4e4c49)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803144290 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803144291 2016.11.22 10:25:44)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 3d393938686a3f2b383c7b676d3b6b3b3c3b6b3b3c)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803144338 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803144339 2016.11.22 10:25:44)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 6c693b6c3e3a3d7a6e3f79363c6b696a6d6b696a6d)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803144422 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803144423 2016.11.22 10:25:44)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code babeebeebdedbbadbcbba8e0bdbce9bce9bcbfbdb8)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803161434 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803161435 2016.11.22 10:26:01)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 323231373165302437337468623464343334643433)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803161499 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803161500 2016.11.22 10:26:01)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 70712071712621667223652a207775767177757671)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803161536 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803161537 2016.11.22 10:26:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9090c69fc6c79187969182ca9796c396c396959792)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3988          1479803301482 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803301483 2016.11.22 10:28:21)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 414e1643411643574440071b114717474047174740)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3988          1479803303331 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803303332 2016.11.22 10:28:23)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 757a2b74712277637074332f257323737473237374)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803303379 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803303380 2016.11.22 10:28:23)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a3adaef4a1f5f2b5a1f0b6f9f3a4a6a5a2a4a6a5a2)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803303417 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803303418 2016.11.22 10:28:23)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d2ddd9808685d3c5d4d3c088d5d481d481d4d7d5d0)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803322166 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803322167 2016.11.22 10:28:42)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 10434417114712061511564a401646161116461611)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803322305 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803322306 2016.11.22 10:28:42)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9dcf9a92c8cbcc8b9fce88c7cd9a989b9c9a989b9c)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803322350 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803322351 2016.11.22 10:28:42)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code cc9fcd99c99bcddbcacdde96cbca9fca9fcac9cbce)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803381444 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803381445 2016.11.22 10:29:41)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a2f7fdf5a1f5a0b4a7a3e4f8f2a4f4a4a3a4f4a4a3)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803381492 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803381493 2016.11.22 10:29:41)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code d084dc82d18681c6d283c58a80d7d5d6d1d7d5d6d1)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803381575 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803381576 2016.11.22 10:29:41)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 1f4a4d181f481e08191e0d4518194c194c191a181d)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803398180 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803398181 2016.11.22 10:29:58)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 00060406015702160501465a500656060106560601)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803398233 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803398234 2016.11.22 10:29:58)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 2f28782b78797e392d7c3a757f282a292e282a292e)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803398278 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803398279 2016.11.22 10:29:58)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 5e580f5d5d095f49585f4c0459580d580d585b595c)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803556477 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803556478 2016.11.22 10:32:36)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 59580a5a510e5b4f5c581f03095f0f5f585f0f5f58)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803556542 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803556543 2016.11.22 10:32:36)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9797979891c1c68195c482cdc79092919690929196)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803556714 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803556715 2016.11.22 10:32:36)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 434246411614425445425119444510451045464441)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803583329 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803583330 2016.11.22 10:33:03)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 35673630316237233034736f653363333433633334)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803583382 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803583383 2016.11.22 10:33:03)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 732023727125226571206629237476757274767572)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803583444 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803583445 2016.11.22 10:33:03)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code b2e0e4e6e6e5b3a5b4b3a0e8b5b4e1b4e1b4b7b5b0)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803598476 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803598477 2016.11.22 10:33:18)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 595e065a510e5b4f5c581f03095f0f5f585f0f5f58)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803598523 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803598524 2016.11.22 10:33:18)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 888e848681ded99e8adb9dd2d88f8d8e898f8d8e89)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803598592 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803598593 2016.11.22 10:33:18)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d6d1dc848681d7c1d0d7c48cd1d085d085d0d3d1d4)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803616628 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803616629 2016.11.22 10:33:36)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 45451347411247534044031f154313434443134344)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803616675 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803616676 2016.11.22 10:33:36)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 74757175712225627627612e247371727573717275)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803616728 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803616729 2016.11.22 10:33:36)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code b3b3b0e7e6e4b2a4b5b2a1e9b4b5e0b5e0b5b6b4b1)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803666012 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803666013 2016.11.22 10:34:26)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 34306331316336223135726e643262323532623235)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803666109 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803666110 2016.11.22 10:34:26)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9297969d91c4c38490c187c8c29597949395979493)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803666150 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803666151 2016.11.22 10:34:26)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code c1c5c3949696c0d6c7c0d39bc6c792c792c7c4c6c3)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4006          1479803689253 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803689254 2016.11.22 10:34:49)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code f6f7f2a6f1a1f4e0f3f7b0aca6f0a0f0f7f0a0f0f7)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803689306 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803689307 2016.11.22 10:34:49)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 35356330316364233766206f653230333432303334)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803689383 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803689384 2016.11.22 10:34:49)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8382d38dd6d48294858291d98485d085d085868481)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803807795 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803807796 2016.11.22 10:36:47)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 090b0d0f015e0b1f0c084f53590f5f0f080f5f0f08)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4002          1479803864733 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803864734 2016.11.22 10:37:44)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 73772c727124716576723529237525757275257572)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131843)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803864788 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803864789 2016.11.22 10:37:44)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a2a7aef5a1f4f3b4a0f1b7f8f2a5a7a4a3a5a7a4a3)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803864835 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803864836 2016.11.22 10:37:44)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d1d5db838686d0c6d7d0c38bd6d782d782d7d4d6d3)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803882813 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803882814 2016.11.22 10:38:02)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 11104716114613071410574b411747171017471710)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479804022870 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479804022871 2016.11.22 10:40:22)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 2f21292b78797e392d7c3a757f282a292e282a292e)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479804022953 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479804022954 2016.11.22 10:40:22)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 7e717e7f7d297f69787f6c2479782d782d787b797c)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479804043827 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479804043828 2016.11.22 10:40:43)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 095b090f015f581f0b5a1c53590e0c0f080e0c0f08)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479804043876 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479804043877 2016.11.22 10:40:43)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 37643132666036203136256d303164316431323035)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4034          1479804097153 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804097154 2016.11.22 10:41:37)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 590d0a5a510e5b4f5c561f03095f0f5f585f0f5f58)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_var (_int temp1 -1 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__69(_arch 15 0 69(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__70(_arch 16 0 70(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__71(_arch 17 0 71(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__72(_arch 18 0 72(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4034          1479804099324 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804099325 2016.11.22 10:41:39)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code d581d787d182d7c3d0da938f85d383d3d4d383d3d4)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_var (_int temp1 -1 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__69(_arch 15 0 69(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__70(_arch 16 0 70(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__71(_arch 17 0 71(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__72(_arch 18 0 72(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479804153341 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479804153342 2016.11.22 10:42:33)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code d4dad186d18285c2d687c18e84d3d1d2d5d3d1d2d5)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479804153394 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479804153395 2016.11.22 10:42:33)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 030c01055654021405021159040550055005060401)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479804199460 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804199461 2016.11.22 10:43:19)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code f2f0a0a2f1a5f0e4f7f3b4a8a2f4a4f4f3f4a4f4f3)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3990          1479804220886 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804220887 2016.11.22 10:43:40)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code afa0f1f8f8f8adb9aaaee9f5ffa9f9a9aea9f9a9ae)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4006          1479804258467 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804258468 2016.11.22 10:44:18)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 797d7d78712e7b6f7c783f23297f2f7f787f2f7f78)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479804258524 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479804258525 2016.11.22 10:44:18)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code b8bdefecb1eee9aebaebade2e8bfbdbeb9bfbdbeb9)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479804258571 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479804258572 2016.11.22 10:44:18)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code e7e3b6b4b6b0e6f0e1e6f5bde0e1b4e1b4e1e2e0e5)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4006          1479804289170 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804289171 2016.11.22 10:44:49)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 683f3d68613f6a7e6d692e32386e3e6e696e3e6e69)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(131586)
		(197379)
		(33686018 33686018)
		(197122)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479804289234 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479804289235 2016.11.22 10:44:49)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a7f1a1f0a1f1f6b1a5f4b2fdf7a0a2a1a6a0a2a1a6)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479804289272 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479804289273 2016.11.22 10:44:49)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code c691c6939691c7d1c0c7d49cc1c095c095c0c3c1c4)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4006          1479804305830 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804305831 2016.11.22 10:45:05)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 792a2b78712e7b6f7c783f23297f2f7f787f2f7f78)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479804305882 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479804305883 2016.11.22 10:45:05)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code b7e5b6e3b1e1e6a1b5e4a2ede7b0b2b1b6b0b2b1b6)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479804305946 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479804305947 2016.11.22 10:45:05)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code f6a5f1a6a6a1f7e1f0f7e4acf1f0a5f0a5f0f3f1f4)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4006          1479806602891 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479806602892 2016.11.22 11:23:22)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 5f0f085c08085d495a5e19050f5909595e5909595e)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4004          1479806622745 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479806622746 2016.11.22 11:23:42)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code f2f7f1a2f1a5f0e4f7f3b4a8a2f4a4f4f3f4a4f4f3)
	(_ent
		(_time 1479806622730)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(5)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(2(25))(2(16))(2(11))(2(5))(7(d_7_4))(7(d_7_0))(9(d_7_0))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(2(9))(11(7))(20)))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(2(1))(2(2))(4)(11(d_7_0))))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)(7(d_6_0))))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(2(19))(2(2))(9(d_7_1))(11(0))(15)))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(2(26))(2(8))(2(15))(2(4))(17)(18)))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(2(6))(9(0))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479806622807 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479806622808 2016.11.22 11:23:42)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 31356234316760273362246b613634373036343730)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479806622847 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479806622848 2016.11.22 11:23:42)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 50550553060751475651420a575603560356555752)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4004          1479806623984 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479806623985 2016.11.22 11:23:43)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c5c79090c192c7d3c0c4839f95c393c3c4c393c3c4)
	(_ent
		(_time 1479806622729)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(5)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(2(25))(2(16))(2(11))(2(5))(7(d_7_4))(7(d_7_0))(9(d_7_0))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(2(9))(11(7))(20)))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(2(1))(2(2))(4)(11(d_7_0))))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)(7(d_6_0))))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(2(19))(2(2))(9(d_7_1))(11(0))(15)))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(2(26))(2(8))(2(15))(2(4))(17)(18)))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(2(6))(9(0))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479806624032 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479806624033 2016.11.22 11:23:44)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code f4f7f2a4f1a2a5e2f6a7e1aea4f3f1f2f5f3f1f2f5)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479806624077 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479806624078 2016.11.22 11:23:44)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 232124277674223425223179242570257025262421)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4004          1479806638255 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479806638256 2016.11.22 11:23:58)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 8e8f8a80dad98c988b8ec8d4de88d8888f88d8888f)
	(_ent
		(_time 1479806638243)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479806638313 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479806638314 2016.11.22 11:23:58)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code bdbdeae9e8ebecabbfeea8e7edbab8bbbcbab8bbbc)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479806638360 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479806638361 2016.11.22 11:23:58)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code ecedbdbfe9bbedfbeaedfeb6ebeabfeabfeae9ebee)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3992          1479806699799 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479806699800 2016.11.22 11:24:59)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code e9e9edbae1beebffece9afb3b9efbfefe8efbfefe8)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479806699857 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479806699858 2016.11.22 11:24:59)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 28297e2c217e793e2a7b3d72782f2d2e292f2d2e29)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479806699941 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479806699942 2016.11.22 11:24:59)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 76762677262177617077642c717025702570737174)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4004          1479806716021 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479806716022 2016.11.22 11:25:16)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 54035057510356425154120e045202525552025255)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479806716057 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479806716058 2016.11.22 11:25:16)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 732524727125226571206629237476757274767572)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479806716104 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479806716105 2016.11.22 11:25:16)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code a2f5f3f5f6f5a3b5a4a3b0f8a5a4f1a4f1a4a7a5a0)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479814835815 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479814835816 2016.11.22 13:40:35)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 39373d3c316f682f3b6a2c63693e3c3f383e3c3f38)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479814835879 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479814835880 2016.11.22 13:40:35)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 77787576262076607176652d707124712471727075)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479814848956 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479814848957 2016.11.22 13:40:48)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 8eda8f80dad8df988cdd9bd4de898b888f898b888f)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479814849022 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479814849023 2016.11.22 13:40:49)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code dc89db8ed98bddcbdaddce86dbda8fda8fdad9dbde)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4004          1479814859509 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479814859510 2016.11.22 13:40:59)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code d083d282d187d2c6d5d0968a80d686d6d1d686d6d1)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479814859556 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479814859557 2016.11.22 13:40:59)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code ffadaeafa8a9aee9fdaceaa5aff8faf9fef8faf9fe)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479814859634 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479814859635 2016.11.22 13:40:59)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 4d1e1b4f4f1a4c5a4b4c5f174a4b1e4b1e4b484a4f)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4004          1479814860381 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479814860382 2016.11.22 13:41:00)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 2b7b7c2f787c293d2e2b6d717b2d7d2d2a2d7d2d2a)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479814860428 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479814860429 2016.11.22 13:41:00)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 5a0b5e590a0c0b4c58094f000a5d5f5c5b5d5f5c5b)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479814860475 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479814860476 2016.11.22 13:41:00)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 89d98b87d6de889e8f889bd38e8fda8fda8f8c8e8b)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4004          1479814862700 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479814862701 2016.11.22 13:41:02)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 44144346411346524144021e144212424542124245)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4004          1479814969344 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479814969345 2016.11.22 13:42:49)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 7a747a7b2a2d786c7f7a3c202a7c2c7c7b7c2c7c7b)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479814969403 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479814969404 2016.11.22 13:42:49)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a9a6fafea1fff8bfabfabcf3f9aeacafa8aeacafa8)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479814969450 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479814969451 2016.11.22 13:42:49)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d8d68d8a868fd9cfded9ca82dfde8bde8bdedddfda)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4004          1479814992972 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479814992973 2016.11.22 13:43:12)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c390c796c194c1d5c6c3859993c595c5c2c595c5c2)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479814993021 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479814993022 2016.11.22 13:43:13)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code f2a0a5a2f1a4a3e4f0a1e7a8a2f5f7f4f3f5f7f4f3)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479814993068 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479814993069 2016.11.22 13:43:13)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 21727125767620362720337b262772277227242623)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4066          1479815186523 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815186524 2016.11.22 13:46:26)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code ce9cce9b9a99ccd8cbcf88949ec898c8cfc898c8cf)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__62(_arch 13 0 62(_assignment (_trgt(17))(_sens(17)(2(26))(2(8))))))
			(line__64(_arch 14 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 15 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 17 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 18 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 19 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 20 -1)
)
I 000043 55 1379          1479815186585 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479815186586 2016.11.22 13:46:26)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 0c5e090a5e5a5d1a0e5f19565c0b090a0d0b090a0d)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479815186681 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479815186682 2016.11.22 13:46:26)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 6a39696a6d3d6b7d6c6b78306d6c396c396c6f6d68)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4004          1479815234865 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815234866 2016.11.22 13:47:14)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a6a9a3f1a1f1a4b0a3a6e0fcf6a0f0a0a7a0f0a0a7)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479815234918 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479815234919 2016.11.22 13:47:14)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code d4da8286d18285c2d687c18e84d3d1d2d5d3d1d2d5)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479815234955 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479815234956 2016.11.22 13:47:14)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 030c54055654021405021159040550055005060401)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4066          1479815262038 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815262039 2016.11.22 13:47:42)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c9cf999cc19ecbdfccc88f9399cf9fcfc8cf9fcfc8)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__62(_arch 13 0 62(_assignment (_trgt(17))(_sens(17)(2(26))(2(8))))))
			(line__64(_arch 14 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 15 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 17 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 18 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 19 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 20 -1)
)
I 000043 55 4083          1479815284726 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815284727 2016.11.22 13:48:04)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 696a6969613e6b7f6c672f33396f3f6f686f3f6f68)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__62(_arch 13 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(15))(2(4))(2(26))(2(8))))))
			(line__65(_arch 14 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 15 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 17 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__70(_arch 18 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 19 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 20 -1)
)
I 000043 55 4083          1479815286321 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815286322 2016.11.22 13:48:06)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a3a3f0f4a1f4a1b5a6ade5f9f3a5f5a5a2a5f5a5a2)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__62(_arch 13 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(15))(2(4))(2(26))(2(8))))))
			(line__65(_arch 14 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 15 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 17 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__70(_arch 18 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 19 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 20 -1)
)
I 000043 55 4004          1479815291410 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815291411 2016.11.22 13:48:11)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 8889d78681df8a9e8d86ced2d88ede8e898ede8e89)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(15))(2(4))(2(26))(2(8))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479815291525 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479815291526 2016.11.22 13:48:11)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code f6f6faa6f1a0a7e0f4a5e3aca6f1f3f0f7f1f3f0f7)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479815291578 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479815291579 2016.11.22 13:48:11)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 34356631666335233235266e333267326732313336)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4066          1479815341141 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815341142 2016.11.22 13:49:01)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code bfbabbebe8e8bda9babff9e5efb9e9b9beb9e9b9be)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__62(_arch 13 0 62(_assignment (_trgt(17))(_sens(17)(2(26))(2(8))))))
			(line__63(_arch 14 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 15 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 16 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 17 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 18 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 19 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 20 -1)
)
I 000043 55 1379          1479815341210 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479815341211 2016.11.22 13:49:01)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 0d095b0b585b5c1b0f5e18575d0a080b0c0a080b0c)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479815341254 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479815341255 2016.11.22 13:49:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 3c396c39396b3d2b3a3d2e663b3a6f3a6f3a393b3e)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4066          1479815412353 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815412354 2016.11.22 13:50:12)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code f2f1a5a2f1a5f0e4f7f2b4a8a2f4a4f4f3f4a4f4f3)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__62(_arch 13 0 62(_assignment (_trgt(17))(_sens(17)(2(26))(2(8))))))
			(line__63(_arch 14 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 15 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 16 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 17 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 18 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 19 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 20 -1)
)
I 000043 55 4004          1479815441643 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815441644 2016.11.22 13:50:41)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 633631636134617566632539336535656265356562)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4004          1479815463604 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815463605 2016.11.22 13:51:03)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 24232320217326322124627e742272222522722225)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3975          1479815520202 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815520203 2016.11.22 13:52:00)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 36666733316134203336706c663060303730603037)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479815520281 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479815520282 2016.11.22 13:52:00)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 93c2919c91c5c28591c086c9c39496959294969592)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479815520338 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479815520339 2016.11.22 13:52:00)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code c292c6979695c3d5c4c3d098c5c491c491c4c7c5c0)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4004          1479815647460 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815647461 2016.11.22 13:54:07)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 57040954510055415257110d075101515651015156)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4004          1479815648340 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815648341 2016.11.22 13:54:08)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c291c697c195c0d4c7c2849892c494c4c3c494c4c3)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4004          1479815649651 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815649652 2016.11.22 13:54:09)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code e3b3b5b0e1b4e1f5e6e3a5b9b3e5b5e5e2e5b5e5e2)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4004          1479815791147 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815791148 2016.11.22 13:56:31)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 9f98c090c8c89d899a9fd9c5cf99c9999e99c9999e)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4004          1479815838894 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815838895 2016.11.22 13:57:18)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 25777721217227332025637f752373232423732324)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4004          1479815847542 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815847543 2016.11.22 13:57:27)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code e5b5b6b6e1b2e7f3e0e5a3bfb5e3b3e3e4e3b3e3e4)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479815847591 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479815847592 2016.11.22 13:57:27)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 14451713114245021647014e441311121513111215)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479815847643 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479815847644 2016.11.22 13:57:27)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 530356500604524455524109545500550055565451)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4004          1479815922925 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815922926 2016.11.22 13:58:42)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 64636164613366726164223e346232626562326265)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479815922973 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479815922974 2016.11.22 13:58:42)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9395c59c91c5c28591c086c9c39496959294969592)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2580          1479815923026 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479815923027 2016.11.22 13:58:43)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code c2c592979695c3d5c4c2d098c5c491c491c4c7c5c0)
	(_ent
		(_time 1479815923024)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4004          1479815924253 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815924254 2016.11.22 13:58:44)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 9490c39b91c396829194d2cec492c2929592c29295)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479815924294 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479815924295 2016.11.22 13:58:44)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code b3b6b7e7b1e5e2a5b1e0a6e9e3b4b6b5b2b4b6b5b2)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2580          1479815924349 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479815924350 2016.11.22 13:58:44)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code f2f6f0a2a6a5f3e5f4f2e0a8f5f4a1f4a1f4f7f5f0)
	(_ent
		(_time 1479815923023)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4004          1479815942664 OA
(_unit VHDL (oa 0 5(oa 0 14))
	(_version vd0)
	(_time 1479815942665 2016.11.22 13:59:02)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 7a7a257b2a2d786c7f7a3c202a7c2c7c7b7c2c7c7b)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 15(_arch(_uni))))
		(_sig (_int ARes 4 0 15(_arch(_uni))))
		(_sig (_int B 4 0 15(_arch(_uni))))
		(_sig (_int BRes 4 0 15(_arch(_uni))))
		(_sig (_int C 4 0 15(_arch(_uni))))
		(_sig (_int CRes 4 0 15(_arch(_uni))))
		(_sig (_int F1 4 0 16(_arch(_uni))))
		(_sig (_int F2 4 0 16(_arch(_uni))))
		(_sig (_int F4 4 0 16(_arch(_uni))))
		(_sig (_int temp 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 17(_arch(_uni))))
		(_sig (_int F5 5 0 17(_arch(_uni))))
		(_sig (_int F3 -1 0 18(_arch(_uni))))
		(_sig (_int CF -1 0 18(_arch(_uni))))
		(_sig (_int O_F -1 0 18(_arch(_uni))))
		(_sig (_int TgB -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479815942712 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479815942713 2016.11.22 13:59:02)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a9a8a5fea1fff8bfabfabcf3f9aeacafa8aeacafa8)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479815942745 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479815942746 2016.11.22 13:59:02)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code c9c9c39c969ec8decfc9db93cecf9acf9acfcccecb)
	(_ent
		(_time 1479815942743)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4004          1479816006793 OA
(_unit VHDL (oa 0 5(oa 0 15))
	(_version vd0)
	(_time 1479816006794 2016.11.22 14:00:06)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code f7f7a2a7f1a0f5e1f2f7b1ada7f1a1f1f6f1a1f1f6)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479816006841 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816006842 2016.11.22 14:00:06)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 26272722217077302475337c762123202721232027)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816006894 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816006895 2016.11.22 14:00:06)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 65656265363264726365773f626336633663606267)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4004          1479816024549 OA
(_unit VHDL (oa 0 5(oa 0 15))
	(_version vd0)
	(_time 1479816024550 2016.11.22 14:00:24)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 5d0a025e080a5f4b585d1b070d5b0b5b5c5b0b5b5c)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479816024901 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816024902 2016.11.22 14:00:24)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code b5e3e1e1b1e3e4a3b7e6a0efe5b2b0b3b4b2b0b3b4)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816024948 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816024949 2016.11.22 14:00:24)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code e4b3b6b7b6b3e5f3e2e4f6bee3e2b7e2b7e2e1e3e6)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4004          1479816148128 OA
(_unit VHDL (oa 0 5(oa 0 15))
	(_version vd0)
	(_time 1479816148129 2016.11.22 14:02:28)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 17191210114015011217514d471141111611411116)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479816148177 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816148178 2016.11.22 14:02:28)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 46491044411017504415531c164143404741434047)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816148224 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816148225 2016.11.22 14:02:28)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 757b2574262274627375672f727326732673707277)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4004          1479816160700 OA
(_unit VHDL (oa 0 5(oa 0 15))
	(_version vd0)
	(_time 1479816160701 2016.11.22 14:02:40)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 2a7e282e7a7d283c2f2a6c707a2c7c2c2b2c7c2c2b)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479816160750 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816160751 2016.11.22 14:02:40)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 590c085a510f084f5b0a4c03095e5c5f585e5c5f58)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816160813 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816160814 2016.11.22 14:02:40)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 97c3c098c6c09680919785cd9091c491c491929095)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1379          1479816251923 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816251924 2016.11.22 14:04:11)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 8c898882dedadd9a8edf99d6dc8b898a8d8b898a8d)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816251972 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816251973 2016.11.22 14:04:11)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code bbbfb9efbfecbaacbdbba9e1bcbde8bde8bdbebcb9)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1379          1479816261245 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816261246 2016.11.22 14:04:21)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code edeeedbeb8bbbcfbefbef8b7bdeae8ebeceae8ebec)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816261292 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816261293 2016.11.22 14:04:21)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 1b191e1c1f4c1a0c1d1b09411c1d481d481d1e1c19)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1379          1479816287445 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816287446 2016.11.22 14:04:47)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 481e1e4a411e195e4a1b5d12184f4d4e494f4d4e49)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816287494 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816287495 2016.11.22 14:04:47)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 77202776262076607177652d707124712471727075)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4004          1479816294719 OA
(_unit VHDL (oa 0 5(oa 0 15))
	(_version vd0)
	(_time 1479816294720 2016.11.22 14:04:54)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code b9ece7edb1eebbafbcb9ffe3e9bfefbfb8bfefbfb8)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479816294768 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816294769 2016.11.22 14:04:54)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code e8bce5bbe1beb9feeabbfdb2b8efedeee9efedeee9)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816294815 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816294816 2016.11.22 14:04:54)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 17421d10464016001117054d101144114411121015)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4133          1479816448921 OA
(_unit VHDL (oa 0 5(oa 0 15))
	(_version vd0)
	(_time 1479816448922 2016.11.22 14:07:28)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 04005102015306120104425e540252020502520205)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int CnT1 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((CnT1)(CnT)))(_trgt(18))(_sens(17)))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 17 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__69(_arch 18 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 19 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 20 -1)
)
I 000043 55 1379          1479816448976 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816448977 2016.11.22 14:07:28)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 434645414115125541105619134446454244464542)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816449023 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816449024 2016.11.22 14:07:29)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 727672732625736574726028757421742174777570)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4133          1479816457811 OA
(_unit VHDL (oa 0 5(oa 0 15))
	(_version vd0)
	(_time 1479816457812 2016.11.22 14:07:37)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code bfbdecebe8e8bda9babff9e5efb9e9b9beb9e9b9be)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int CnT1 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((CnT1)(CnT)))(_trgt(18))(_sens(17)))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 17 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__69(_arch 18 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 19 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 20 -1)
)
I 000043 55 1379          1479816457874 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816457875 2016.11.22 14:07:37)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code fefdfeaeaaa8afe8fcadeba4aef9fbf8fff9fbf8ff)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816457921 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816457922 2016.11.22 14:07:37)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 2c2e2928297b2d3b2a2c3e762b2a7f2a7f2a292b2e)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4004          1479816499946 OA
(_unit VHDL (oa 0 5(oa 0 15))
	(_version vd0)
	(_time 1479816499947 2016.11.22 14:08:19)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 5c0f5b5f0e0b5e4a595f1a060c5a0a5a5d5a0a5a5d)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4004          1479816500995 OA
(_unit VHDL (oa 0 5(oa 0 15))
	(_version vd0)
	(_time 1479816500996 2016.11.22 14:08:20)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 732070727124716576703529237525757275257572)
	(_ent
		(_time 1479806638242)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int rst -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 7(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 8(_ent(_in))))
		(_port (_int D2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479816501042 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816501043 2016.11.22 14:08:21)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a1f3f1f6a1f7f0b7a3f2b4fbf1a6a4a7a0a6a4a7a0)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816501190 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816501191 2016.11.22 14:08:21)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 3e6d6b3b3d693f29383e2c6439386d386d383b393c)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4004          1479816779435 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479816779436 2016.11.22 14:12:59)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 181c1b1f114f1a0e1d185e42481e4e1e191e4e1e19)
	(_ent
		(_time 1479816779421)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479816779485 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816779486 2016.11.22 14:12:59)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 47421745411116514514521d174042414640424146)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816779532 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816779533 2016.11.22 14:12:59)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 76722077262177617076642c717025702570737174)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 3994          1479816825825 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479816825826 2016.11.22 14:13:45)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 4f1c1a4d18184d594a4f09151f4919494e4919494e)
	(_ent
		(_time 1479816825809)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479816825887 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816825888 2016.11.22 14:13:45)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 8ddf8b83d8dbdc9b8fde98d7dd8a888b8c8a888b8c)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816825926 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816825927 2016.11.22 14:13:45)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code bcefbce8b9ebbdabbabcaee6bbbaefbaefbab9bbbe)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 3994          1479816854307 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479816854308 2016.11.22 14:14:14)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 9390c79c91c491859693d5c9c395c5959295c59592)
	(_ent
		(_time 1479816825808)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479816854370 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479816854371 2016.11.22 14:14:14)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code d2d0d580d18483c4d081c78882d5d7d4d3d5d7d4d3)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479816854417 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479816854418 2016.11.22 14:14:14)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 00030006565701170600125a070653065306050702)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 3977          1479817167031 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479817167032 2016.11.22 14:19:27)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 22257c262175203427226478722474242324742423)
	(_ent
		(_time 1479816825808)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479817167093 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817167094 2016.11.22 14:19:27)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 60666d60613631766233753a306765666167656661)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817167145 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817167146 2016.11.22 14:19:27)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9f9894909fc89e88999f8dc59899cc99cc999a989d)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 3977          1479817355479 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479817355480 2016.11.22 14:22:35)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 47171945411045514247011d174111414641114146)
	(_ent
		(_time 1479816825808)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3978          1479817541930 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479817541931 2016.11.22 14:25:41)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 9cceca93cecb9e8a999cdac6cc9aca9a9d9aca9a9d)
	(_ent
		(_time 1479816825808)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3978          1479817546685 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479817546686 2016.11.22 14:25:46)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 2a797f2e7a7d283c2f2a6c707a2c7c2c2b2c7c2c2b)
	(_ent
		(_time 1479816825808)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479817546734 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817546735 2016.11.22 14:25:46)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 590b5f5a510f084f5b0a4c03095e5c5f585e5c5f58)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817546780 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817546781 2016.11.22 14:25:46)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 88db8886d6df899f8e889ad28f8edb8edb8e8d8f8a)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1379          1479817638097 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817638098 2016.11.22 14:27:18)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 484b454a411e195e4a1b5d12184f4d4e494f4d4e49)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817638159 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817638160 2016.11.22 14:27:18)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 86848d88d6d18791808694dc8180d580d580838184)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 3988          1479817642392 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479817642393 2016.11.22 14:27:22)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 11124e16114613071410574b411747171017471710)
	(_ent
		(_time 1479816825808)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(11(d_7_0))(2(19))(2(2))(4)))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479817642446 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817642447 2016.11.22 14:27:22)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 40424c42411611564213551a104745464147454641)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817642492 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817642493 2016.11.22 14:27:22)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 6f6c656f6f386e78696f7d3568693c693c696a686d)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 3971          1479817713907 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479817713908 2016.11.22 14:28:33)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 6c6d3a6c3e3b6e7a696d2a363c6a3a6a6d6a3a6a6d)
	(_ent
		(_time 1479816825808)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479817714003 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817714004 2016.11.22 14:28:34)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code cacacf9f9a9c9bdcc899df909acdcfcccbcdcfcccb)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817714049 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817714050 2016.11.22 14:28:34)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code f9f8faa9a6aef8eefff9eba3feffaaffaafffcfefb)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 3994          1479817759438 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479817759439 2016.11.22 14:29:19)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 484c1c4a411f4a5e4d490e12184e1e4e494e1e4e49)
	(_ent
		(_time 1479816825808)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(11(d_7_0))(2(7))(2(19))(2(2))(4)))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479817759518 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817759519 2016.11.22 14:29:19)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9693919991c0c78094c583ccc69193909791939097)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817759565 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817759566 2016.11.22 14:29:19)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code c5c1c4909692c4d2c3c5d79fc2c396c396c3c0c2c7)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 3984          1479817794594 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479817794595 2016.11.22 14:29:54)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 8cdb8882dedb8e9a898ccad6dc8ada8a8d8ada8a8d)
	(_ent
		(_time 1479816825808)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(18)(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479817794657 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817794658 2016.11.22 14:29:54)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code cb9d9c9e989d9addc998de919bcccecdcacccecdca)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817794709 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817794710 2016.11.22 14:29:54)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 095e590f565e081e0f091b530e0f5a0f5a0f0c0e0b)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1379          1479817827189 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817827190 2016.11.22 14:30:27)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code eeebbabdbab8bff8ecbdfbb4bee9ebe8efe9ebe8ef)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817827244 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817827245 2016.11.22 14:30:27)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 1d194c1a1f4a1c0a1b1d0f471a1b4e1b4e1b181a1f)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4001          1479817831696 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479817831697 2016.11.22 14:30:31)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 8287878c81d580948782c4d8d284d4848384d48483)
	(_ent
		(_time 1479816825808)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479817831758 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817831759 2016.11.22 14:30:31)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code c0c49695c19691d6c293d59a90c7c5c6c1c7c5c6c1)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817831811 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817831812 2016.11.22 14:30:31)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code efeabfbcefb8eef8e9effdb5e8e9bce9bce9eae8ed)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1379          1479817856342 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817856343 2016.11.22 14:30:56)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code c2cc9497c19493d4c091d79892c5c7c4c3c5c7c4c3)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817856406 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817856407 2016.11.22 14:30:56)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 101f4717464711071610024a171643164316151712)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4001          1479817860224 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479817860225 2016.11.22 14:31:00)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code f5a2f1a5f1a2f7e3f0f4b3afa5f3a3f3f4f3a3f3f4)
	(_ent
		(_time 1479816825808)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(15))(2(4))(2(26))(2(8))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479817860286 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817860287 2016.11.22 14:31:00)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 336565363165622531602669633436353234363532)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817860333 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817860334 2016.11.22 14:31:00)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 623532623635637564627038656431643164676560)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4001          1479817881666 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479817881667 2016.11.22 14:31:21)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code b2e2b2e6b1e5b0a4b7b2f4e8e2b4e4b4b3b4e4b4b3)
	(_ent
		(_time 1479816825808)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479817881730 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817881731 2016.11.22 14:31:21)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code f1a0a2a1f1a7a0e7f3a2e4aba1f6f4f7f0f6f4f7f0)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817881824 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817881825 2016.11.22 14:31:21)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 4f494c4d4f184e58494f5d1548491c491c494a484d)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4001          1479817882352 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479817882353 2016.11.22 14:31:22)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 626436626135607467622438326434646364346463)
	(_ent
		(_time 1479816825808)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479817882399 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817882400 2016.11.22 14:31:22)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9196969e91c7c08793c284cbc19694979096949790)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817882475 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817882476 2016.11.22 14:31:22)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code dfd9de8ddf88dec8d9dfcd85d8d98cd98cd9dad8dd)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1379          1479817907202 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479817907203 2016.11.22 14:31:47)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7d7c7b7c282b2c6b7f2e68272d7a787b7c7a787b7c)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479817907265 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479817907266 2016.11.22 14:31:47)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code acacacfba9fbadbbaaacbef6abaaffaaffaaa9abae)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 1379          1479818025597 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479818025598 2016.11.22 14:33:45)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code f4f0f0a4f1a2a5e2f6a7e1aea4f3f1f2f5f3f1f2f5)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479818025660 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479818025661 2016.11.22 14:33:45)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 323733376665332534322068353461346134373530)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4023          1479818044548 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479818044549 2016.11.22 14:34:04)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code fdfcf9ada8aaffebf8fcbba7adfbabfbfcfbabfbfc)
	(_ent
		(_time 1479818025532)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4073          1479818126526 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479818126527 2016.11.22 14:35:26)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 2e7a2b2a7a792c382b2f68747e2878282f2878282f)
	(_ent
		(_time 1479818025532)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479818126576 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479818126577 2016.11.22 14:35:26)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 5d080b5e080b0c4b5f0e48070d5a585b5c5a585b5c)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479818126636 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479818126637 2016.11.22 14:35:26)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9bcfcb949fcc9a8c9d9b89c19c9dc89dc89d9e9c99)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4073          1479818149946 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479818149947 2016.11.22 14:35:49)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code acabfdfbfefbaebaa9adeaf6fcaafaaaadaafaaaad)
	(_ent
		(_time 1479818025532)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479818149993 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479818149994 2016.11.22 14:35:49)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code dbddd989888d8acdd988ce818bdcdedddadcdeddda)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479818150054 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479818150055 2016.11.22 14:35:50)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 191e121e464e180e1f190b431e1f4a1f4a1f1c1e1b)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4073          1479819834696 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479819834697 2016.11.22 15:03:54)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code baefbfeeeaedb8acbfbbfce0eabcecbcbbbcecbcbb)
	(_ent
		(_time 1479818025532)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479819834893 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479819834894 2016.11.22 15:03:54)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 85d1d48b81d3d49387d690dfd58280838482808384)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479819834940 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479819834941 2016.11.22 15:03:54)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code b4e1e3e0e6e3b5a3b2b4a6eeb3b2e7b2e7b2b1b3b6)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4073          1479819838168 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479819838169 2016.11.22 15:03:58)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 46144144411144504347001c164010404740104047)
	(_ent
		(_time 1479818025532)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479819838230 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479819838231 2016.11.22 15:03:58)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 85d6d18b81d3d49387d690dfd58280838482808384)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479819838277 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479819838278 2016.11.22 15:03:58)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code b4e6e6e0e6e3b5a3b2b4a6eeb3b2e7b2e7b2b1b3b6)
	(_ent
		(_time 1479815942742)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
I 000043 55 4073          1479820053021 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479820053022 2016.11.22 15:07:33)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 9296c59d91c590849793d4c8c294c4949394c49493)
	(_ent
		(_time 1479818025532)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4073          1479860110387 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479860110388 2016.11.23 02:15:10)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code b1b2b5e5b1e6b3a7b4b0f7ebe1b7e7b7b0b7e7b7b0)
	(_ent
		(_time 1479818025532)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479860110806 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479860110807 2016.11.23 02:15:10)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 47451645411116514514521d174042414640424146)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479860110946 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479860110947 2016.11.23 02:15:10)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d4d783868683d5c3d2d4c68ed3d287d287d2d1d3d6)
	(_ent
		(_time 1479860110939)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4073          1479909296782 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479909296783 2016.11.23 15:54:56)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 6a683f6a3a3d687c6f6b2c303a6c3c6c6b6c3c6c6b)
	(_ent
		(_time 1479818025532)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479909297083 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479909297084 2016.11.23 15:54:57)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9390929c91c5c28591c086c9c39496959294969592)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479909297198 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479909297199 2016.11.23 15:54:57)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 10121617464711071610024a171643164316151712)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4073          1479909301349 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479909301350 2016.11.23 15:55:01)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 4c4f1f4e1e1b4e5a494d0a161c4a1a4a4d4a1a4a4d)
	(_ent
		(_time 1479818025532)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479909301403 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479909301404 2016.11.23 15:55:01)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7b797b7a282d2a6d79286e212b7c7e7d7a7c7e7d7a)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479909301450 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479909301451 2016.11.23 15:55:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code aaa9acfdadfdabbdacaab8f0adacf9acf9acafada8)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1353          1479909485959 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479909485960 2016.11.23 15:58:05)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 6d686e6d383b3c7b6f3e78373d6a686b6c6a686b6c)
	(_ent
		(_time 1479909485957)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479909486075 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479909486076 2016.11.23 15:58:06)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code dbdfde89df8cdaccdddbc981dcdd88dd88dddedcd9)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1353          1479909493636 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479909493637 2016.11.23 15:58:13)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 65666465613334736736703f356260636462606364)
	(_ent
		(_time 1479909485956)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479909493677 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479909493678 2016.11.23 15:58:13)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8486838ad6d38593828496de8382d782d782818386)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4073          1479909498375 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479909498376 2016.11.23 15:58:18)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code e3e0b3b0e1b4e1f5e6eda5b9b3e5b5e5e2e5b5e5e2)
	(_ent
		(_time 1479909498373)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1353          1479909498475 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479909498476 2016.11.23 15:58:18)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 41434343411710574312541b114644474046444740)
	(_ent
		(_time 1479909485956)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479909498522 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479909498523 2016.11.23 15:58:18)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 70737471262771677670622a777623762376757772)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4073          1479909700005 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479909700006 2016.11.23 16:01:40)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 7c7c7b7d2e2b7e6a79723a262c7a2a7a7d7a2a7a7d)
	(_ent
		(_time 1479909498372)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479909700068 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479909700069 2016.11.23 16:01:40)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code cbca9f9e989d9addc998de919bcccecdcacccecdca)
	(_ent
		(_time 1479909700050)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479909700137 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479909700138 2016.11.23 16:01:40)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 0909580f565e081e0f091b530e0f5a0f5a0f0c0e0b)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1377          1479909712871 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479909712872 2016.11.23 16:01:52)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code c7c99192c19196d1c594d29d97c0c2c1c6c0c2c1c6)
	(_ent
		(_time 1479909712854)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 4071          1479909719992 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479909719993 2016.11.23 16:01:59)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 9cc8c293cecb9e8a9992dac6cc9aca9a9d9aca9a9d)
	(_ent
		(_time 1479909719990)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4071          1479909720939 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479909720940 2016.11.23 16:02:00)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 46124344411144504348001c164010404740104047)
	(_ent
		(_time 1479909719989)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479909720993 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479909720994 2016.11.23 16:02:00)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 84d1d28a81d2d59286d791ded48381828583818285)
	(_ent
		(_time 1479909712853)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479909721040 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479909721041 2016.11.23 16:02:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code b3e7e3e7e6e4b2a4b5b3a1e9b4b5e0b5e0b5b6b4b1)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4042          1479909962677 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479909962678 2016.11.23 16:06:02)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 8c8c8982dedb8e9a8982cad6dc8ada8a8d8ada8a8d)
	(_ent
		(_time 1479909719989)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479909962732 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479909962733 2016.11.23 16:06:02)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code cbca9d9e989d9addc998de919bcccecdcacccecdca)
	(_ent
		(_time 1479909712853)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479909962814 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479909962815 2016.11.23 16:06:02)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 19194e1e464e180e1f190b431e1f4a1f4a1f1c1e1b)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4042          1479909965263 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479909965264 2016.11.23 16:06:05)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code aeaffef9faf9acb8aba0e8f4fea8f8a8afa8f8a8af)
	(_ent
		(_time 1479909719989)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479909965316 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479909965317 2016.11.23 16:06:05)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code ddddde8f888b8ccbdf8ec8878ddad8dbdcdad8dbdc)
	(_ent
		(_time 1479909712853)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479909965365 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479909965366 2016.11.23 16:06:05)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 0c0d080a095b0d1b0a0c1e560b0a5f0a5f0a090b0e)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4044          1479910619037 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479910619038 2016.11.23 16:16:59)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 7475227571237662717a322e247222727572227275)
	(_ent
		(_time 1479910619035)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479910619274 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479910619275 2016.11.23 16:16:59)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 6e6e6a6e3a383f786c3d7b343e696b686f696b686f)
	(_ent
		(_time 1479910619272)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479910619336 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479910619337 2016.11.23 16:16:59)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code acadaefba9fbadbbaaacbef6abaaffaaffaaa9abae)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4073          1479910694732 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479910694733 2016.11.23 16:18:14)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 2b24752f787c293d2e256d717b2d7d2d2a2d7d2d2a)
	(_ent
		(_time 1479910619034)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4073          1479910697280 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479910697281 2016.11.23 16:18:17)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 1e494a194a491c081b1058444e1848181f1848181f)
	(_ent
		(_time 1479910619034)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479910697362 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479910697363 2016.11.23 16:18:17)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 6c3a6b6c3e3a3d7a6e3f79363c6b696a6d6b696a6d)
	(_ent
		(_time 1479910619271)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479910697480 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479910697481 2016.11.23 16:18:17)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code e9bee8bab6bee8feefe9fbb3eeefbaefbaefeceeeb)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4044          1479910728228 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479910728229 2016.11.23 16:18:48)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 07000301015005110209415d570151010601510106)
	(_ent
		(_time 1479910619034)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479910728290 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479910728291 2016.11.23 16:18:48)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 45431247411314534716501f154240434442404344)
	(_ent
		(_time 1479910619271)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479910728343 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479910728344 2016.11.23 16:18:48)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 74732575262375637274662e737227722772717376)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4020          1479911096581 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479911096582 2016.11.23 16:24:56)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code df8b808d8888ddc9dad199858fd989d9ded989d9de)
	(_ent
		(_time 1479910619034)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479911096787 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479911096788 2016.11.23 16:24:56)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code aafffefdfafcfbbca8f9bff0faadafacabadafacab)
	(_ent
		(_time 1479910619271)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479911096910 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479911096911 2016.11.23 16:24:56)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 27737623767026302127357d202174217421222025)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4020          1479911099678 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479911099679 2016.11.23 16:24:59)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code f4a1a7a4f1a3f6e2f1fab2aea4f2a2f2f5f2a2f2f5)
	(_ent
		(_time 1479910619034)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479911099725 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479911099726 2016.11.23 16:24:59)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 237720272175723521703679732426252224262522)
	(_ent
		(_time 1479910619271)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479911099772 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479911099773 2016.11.23 16:24:59)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 520757510605534554524008555401540154575550)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4020          1479911167210 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479911167211 2016.11.23 16:26:07)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c095c295c197c2d6c5ce869a90c696c6c1c696c6c1)
	(_ent
		(_time 1479910619034)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479911167316 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479911167317 2016.11.23 16:26:07)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 2d797d29787b7c3b2f7e38777d2a282b2c2a282b2c)
	(_ent
		(_time 1479910619271)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479911167363 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479911167364 2016.11.23 16:26:07)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 5c090a5f590b5d4b5a5c4e065b5a0f5a0f5a595b5e)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4044          1479911189941 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479911189942 2016.11.23 16:26:29)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 8e8ade80dad98c988b80c8d4de88d8888f88d8888f)
	(_ent
		(_time 1479910619034)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4044          1479911263564 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479911263565 2016.11.23 16:27:43)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 27257723217025312229617d772171212621712126)
	(_ent
		(_time 1479910619034)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479911263613 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479911263614 2016.11.23 16:27:43)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 56555555510007405405430c065153505751535057)
	(_ent
		(_time 1479910619271)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479911263675 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479911263676 2016.11.23 16:27:43)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9496919bc6c39583929486ce9392c792c792919396)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479911304555 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479911304556 2016.11.23 16:28:24)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 4f1d4c4d18191e594d1c5a151f484a494e484a494e)
	(_ent
		(_time 1479910619271)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 4042          1479911781043 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479911781044 2016.11.23 16:36:21)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 9397979c91c49185969dd5c9c395c5959295c59592)
	(_ent
		(_time 1479911781027)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479911781104 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479911781105 2016.11.23 16:36:21)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code d2d78580d18483c4d081c78882d5d7d4d3d5d7d4d3)
	(_ent
		(_time 1479911781090)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479911781154 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479911781155 2016.11.23 16:36:21)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 01055107565600160701135b060752075207040603)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4042          1479911851652 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479911851653 2016.11.23 16:37:31)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 6560656561326773606b233f356333636463336364)
	(_ent
		(_time 1479911781026)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479911851714 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479911851715 2016.11.23 16:37:31)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a3a7f0f4a1f5f2b5a1f0b6f9f3a4a6a5a2a4a6a5a2)
	(_ent
		(_time 1479911781089)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479911851761 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479911851762 2016.11.23 16:37:31)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code e2e7b7b1b6b5e3f5e4e2f0b8e5e4b1e4b1e4e7e5e0)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1377          1479911956347 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479911956348 2016.11.23 16:39:16)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 54075957510205425607410e045351525553515255)
	(_ent
		(_time 1479911781089)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479911956409 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479911956410 2016.11.23 16:39:16)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 93c1989cc6c49284959381c99495c095c095969491)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4042          1479912001782 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479912001783 2016.11.23 16:40:01)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code d2dc8d80d185d0c4d7dc948882d484d4d3d484d4d3)
	(_ent
		(_time 1479911781026)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479912001829 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479912001830 2016.11.23 16:40:01)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 010e5507015750170352145b510604070006040700)
	(_ent
		(_time 1479911781089)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479912001890 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479912001891 2016.11.23 16:40:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 3f316d3a3f683e28393f2d6538396c396c393a383d)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4042          1479912212298 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479912212299 2016.11.23 16:43:32)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 2570732121722733202b637f752373232423732324)
	(_ent
		(_time 1479912212296)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{14~downto~0}~12 0 12(_array -1 ((_dto i 14 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479912212438 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479912212439 2016.11.23 16:43:32)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code b2e6b7e6b1e4e3a4b0e1a7e8e2b5b7b4b3b5b7b4b3)
	(_ent
		(_time 1479911781089)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 4042          1479912226038 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479912226039 2016.11.23 16:43:46)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code cc9c9f999e9bcedac9c28a969cca9acacdca9acacd)
	(_ent
		(_time 1479912226036)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479912226100 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479912226101 2016.11.23 16:43:46)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 0a5b090c5a5c5b1c08591f505a0d0f0c0b0d0f0c0b)
	(_ent
		(_time 1479911781089)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479912226147 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479912226148 2016.11.23 16:43:46)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 39693c3c666e382e3f392b633e3f6a3f6a3f3c3e3b)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4071          1479912263045 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479912263046 2016.11.23 16:44:23)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 636d336361346175666d2539336535656265356562)
	(_ent
		(_time 1479912226035)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479912263108 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479912263109 2016.11.23 16:44:23)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a2ada1f5a1f4f3b4a0f1b7f8f2a5a7a4a3a5a7a4a3)
	(_ent
		(_time 1479911781089)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479912263157 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479912263158 2016.11.23 16:44:23)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d1dfd4838686d0c6d7d1c38bd6d782d782d7d4d6d3)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4042          1479912301032 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479912301033 2016.11.23 16:45:01)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c4c3c391c193c6d2c1ca829e94c292c2c5c292c2c5)
	(_ent
		(_time 1479912226035)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479912301081 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479912301082 2016.11.23 16:45:01)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code f3f5a7a3f1a5a2e5f1a0e6a9a3f4f6f5f2f4f6f5f2)
	(_ent
		(_time 1479911781089)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479912301141 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479912301142 2016.11.23 16:45:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 31366034666630263731236b363762376237343633)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4044          1479912566217 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479912566218 2016.11.23 16:49:26)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a7a3f7f0a1f0a5b1a2a9e1fdf7a1f1a1a6a1f1a1a6)
	(_ent
		(_time 1479912226035)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4044          1479912575842 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479912575843 2016.11.23 16:49:35)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 4042454241174256454e061a104616464146164641)
	(_ent
		(_time 1479912226035)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479912575902 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479912575903 2016.11.23 16:49:35)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7f7c297e28292e697d2c6a252f787a797e787a797e)
	(_ent
		(_time 1479911781089)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479912575951 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479912575952 2016.11.23 16:49:35)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code aeacfef9adf9afb9a8aebcf4a9a8fda8fda8aba9ac)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4044          1479912780177 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479912780178 2016.11.23 16:53:00)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 78787f79712f7a6e7d763e22287e2e7e797e2e7e79)
	(_ent
		(_time 1479912226035)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(50529026)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479912780226 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479912780227 2016.11.23 16:53:00)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a7a6f3f0a1f1f6b1a5f4b2fdf7a0a2a1a6a0a2a1a6)
	(_ent
		(_time 1479911781089)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479912780287 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479912780288 2016.11.23 16:53:00)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code e5e5b7b6b6b2e4f2e3e5f7bfe2e3b6e3b6e3e0e2e7)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4044          1479912804113 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479912804114 2016.11.23 16:53:24)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code eabfbbb9babde8fcefe4acb0baecbcecebecbceceb)
	(_ent
		(_time 1479912226035)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479912804173 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479912804174 2016.11.23 16:53:24)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 287c252c217e793e2a7b3d72782f2d2e292f2d2e29)
	(_ent
		(_time 1479911781089)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479912804251 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479912804252 2016.11.23 16:53:24)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 76237d77262177617076642c717025702570737174)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4044          1479912831621 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479912831622 2016.11.23 16:53:51)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 6560306561326773606b233f356333636463336364)
	(_ent
		(_time 1479912226035)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479912831684 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479912831685 2016.11.23 16:53:51)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a4a0a2f3a1f2f5b2a6f7b1fef4a3a1a2a5a3a1a2a5)
	(_ent
		(_time 1479911781089)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479912831731 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479912831732 2016.11.23 16:53:51)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d3d6d3818684d2c4d5d3c189d4d580d580d5d6d4d1)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4046          1479913389864 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479913389865 2016.11.23 17:03:09)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 00545e0601570216050e465a500656060106560601)
	(_ent
		(_time 1479913389848)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479913395507 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479913395508 2016.11.23 17:03:15)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 184c481f114e490e1a4b0d42481f1d1e191f1d1e19)
	(_ent
		(_time 1479913395491)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 4046          1479913448789 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479913448790 2016.11.23 17:04:08)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 39363a3c316e3b2f3c377f63693f6f3f383f6f3f38)
	(_ent
		(_time 1479913389847)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479913448854 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479913448855 2016.11.23 17:04:08)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 78762879712e296e7a2b6d22287f7d7e797f7d7e79)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479913448914 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479913448915 2016.11.23 17:04:08)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code b6b9e0e2e6e1b7a1b0b6a4ecb1b0e5b0e5b0b3b1b4)
	(_ent
		(_time 1479860110938)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479913715688 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479913715689 2016.11.23 17:08:35)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code c491c191c19295d2c697d19e94c3c1c2c5c3c1c2c5)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 1379          1479913736257 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479913736258 2016.11.23 17:08:56)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 26212222217077302475337c762123202721232027)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 4046          1479913769316 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479913769317 2016.11.23 17:09:29)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 3d336938686a3f2b38337b676d3b6b3b3c3b6b3b3c)
	(_ent
		(_time 1479913769314)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479913769378 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479913769379 2016.11.23 17:09:29)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7b747c7a282d2a6d79286e212b7c7e7d7a7c7e7d7a)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479913769425 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479913769426 2016.11.23 17:09:29)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code aaa4abfdadfdabbdacaab8f0adacf9acf9acafada8)
	(_ent
		(_time 1479913769423)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4046          1479913775511 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479913775512 2016.11.23 17:09:35)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 78777f79712f7a6e7d763e22287e2e7e797e2e7e79)
	(_ent
		(_time 1479913769313)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479913775558 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479913775559 2016.11.23 17:09:35)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a7a9f3f0a1f1f6b1a5f4b2fdf7a0a2a1a6a0a2a1a6)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479913775605 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479913775606 2016.11.23 17:09:35)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d6d984848681d7c1d0d6c48cd1d085d085d0d3d1d4)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479914067992 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479914067993 2016.11.23 17:14:27)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code fcfaf9acaeaaadeafeafe9a6acfbf9fafdfbf9fafd)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 1379          1479914107701 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479914107702 2016.11.23 17:15:07)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 14424213114245021647014e441311121513111215)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 1379          1479914153590 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479914153591 2016.11.23 17:15:53)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 56540555510007405405430c065153505751535057)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 4046          1479914222582 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479914222583 2016.11.23 17:17:02)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code cfcfca9a9898cdd9cac189959fc999c9cec999c9ce)
	(_ent
		(_time 1479914222580)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479914222642 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479914222643 2016.11.23 17:17:02)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 0d0c5c0b585b5c1b0f5e18575d0a080b0c0a080b0c)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479914222691 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479914222692 2016.11.23 17:17:02)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 3c3c6b39396b3d2b3a3c2e663b3a6f3a6f3a393b3e)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479914571360 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479914571361 2016.11.23 17:22:51)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 3c696f396e6a6d2a3e6f29666c3b393a3d3b393a3d)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479914571422 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479914571423 2016.11.23 17:22:51)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 7a2e2f7b7d2d7b6d7c7a68207d7c297c297c7f7d78)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4046          1479914577571 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479914577572 2016.11.23 17:22:57)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 87d5d68981d085918289c1ddd781d1818681d18186)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4046          1479914586350 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479914586351 2016.11.23 17:23:06)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c4949b91c193c6d2c1ca829e94c292c2c5c292c2c5)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4046          1479914588241 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479914588242 2016.11.23 17:23:08)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 27217023217025312229617d772171212621712126)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479914588288 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479914588289 2016.11.23 17:23:08)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 56515255510007405405430c065153505751535057)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479914588348 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479914588349 2016.11.23 17:23:08)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9492969bc6c39583929486ce9392c792c792919396)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4046          1479914603518 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479914603519 2016.11.23 17:23:23)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code d8dddd8ad18fdaceddd69e8288de8eded9de8eded9)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479914603567 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479914603568 2016.11.23 17:23:23)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 07035601015156110554125d570002010600020106)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479914603627 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479914603628 2016.11.23 17:23:23)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 45401247161244524345571f424316431643404247)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4048          1479914648407 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479914648408 2016.11.23 17:24:08)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 3360363631643125363d7569633565353235653532)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_3))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018 2)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4032          1479914657962 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479914657963 2016.11.23 17:24:17)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 8d8ada83d8da8f9b8883cbd7dd8bdb8b8c8bdb8b8c)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_3))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(131586)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
	)
	(_model . OA 19 -1)
)
I 000043 55 4046          1479914684887 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479914684888 2016.11.23 17:24:44)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code b7b6b0e3b1e0b5a1b2b9f1ede7b1e1b1b6b1e1b1b6)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4046          1479914686037 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479914686038 2016.11.23 17:24:46)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 3b3a3b3e686c392d3e357d616b3d6d3d3a3d6d3d3a)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479914686086 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479914686087 2016.11.23 17:24:46)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 6a6a396a3a3c3b7c68397f303a6d6f6c6b6d6f6c6b)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479914686146 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479914686147 2016.11.23 17:24:46)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code a9a8fcfef6fea8beafa9bbf3aeaffaaffaafacaeab)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4046          1479914687553 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479914687554 2016.11.23 17:24:47)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 27297423217025312229617d772171212621712126)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479914687602 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479914687603 2016.11.23 17:24:47)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 56595655510007405405430c065153505751535057)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479914687648 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479914687649 2016.11.23 17:24:47)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 858b838bd6d28492838597df8283d683d683808287)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4001          1479914778414 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479914778415 2016.11.23 17:26:18)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 12414c1511451004171c5448421444141314441413)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int F2 -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(17)(5))(_sens(0)(1)(8)(10)(12)(16))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(15))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(21))(_sens(7(7))(15(7))(20)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(22))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(14))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(14)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(19)(22)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(16))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(16)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479914778477 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479914778478 2016.11.23 17:26:18)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 51035c52510700475302440b015654575056545750)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479914778555 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479914778556 2016.11.23 17:26:18)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9fcc94909fc89e88999f8dc59899cc99cc999a989d)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479914800693 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479914800694 2016.11.23 17:26:40)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 0c085f0a5e5a5d1a0e5f19565c0b090a0d0b090a0d)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479914800753 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479914800754 2016.11.23 17:26:40)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 4a4f1f484d1d4b5d4c4a58104d4c194c194c4f4d48)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4046          1479914809791 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479914809792 2016.11.23 17:26:49)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a1a1f5f6a1f6a3b7a4afe7fbf1a7f7a7a0a7f7a7a0)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479914809852 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479914809853 2016.11.23 17:26:49)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code e0e1e7b3e1b6b1f6e2b3f5bab0e7e5e6e1e7e5e6e1)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479914809901 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479914809902 2016.11.23 17:26:49)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 0f0f0f090f580e18090f1d5508095c095c090a080d)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4046          1479915206194 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479915206195 2016.11.23 17:33:26)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 0808080e015f0a1e0d064e52580e5e0e090e5e0e09)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479915206270 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479915206271 2016.11.23 17:33:26)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 56570555510007405405430c065153505751535057)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479915206333 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479915206334 2016.11.23 17:33:26)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9595c09ac6c29482939587cf9293c693c693909297)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4055          1479915215840 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479915215841 2016.11.23 17:33:35)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c0cf9295c197c2d6c5ce869a90c696c6c1c696c6c1)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(514)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479915215904 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479915215905 2016.11.23 17:33:35)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code fff1feafa8a9aee9fdaceaa5aff8faf9fef8faf9fe)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479915215998 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479915215999 2016.11.23 17:33:35)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 5c535a5f590b5d4b5a5c4e065b5a0f5a0f5a595b5e)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4053          1479915221145 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479915221146 2016.11.23 17:33:41)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 71262e7071267367747f372b217727777077277770)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(2)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479915221208 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479915221209 2016.11.23 17:33:41)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code b0e6bce4b1e6e1a6b2e3a5eae0b7b5b6b1b7b5b6b1)
	(_ent
		(_time 1479913395490)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479915221254 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479915221255 2016.11.23 17:33:41)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code de89d48cdd89dfc9d8decc84d9d88dd88dd8dbd9dc)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4046          1479915227699 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479915227700 2016.11.23 17:33:47)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 1441411311431602111a524e441242121512421215)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4046          1479915529581 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479915529582 2016.11.23 17:38:49)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 47444445411045514249011d174111414641114146)
	(_ent
		(_time 1479914222579)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4044          1479916633836 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479916633837 2016.11.23 17:57:13)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code d0d58182d187d2c6d5de968a80d686d6d1d686d6d1)
	(_ent
		(_time 1479916633822)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1377          1479916633902 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479916633903 2016.11.23 17:57:13)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 0f0b020958595e190d5c1a555f080a090e080a090e)
	(_ent
		(_time 1479916633900)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2556          1479916633962 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479916633963 2016.11.23 17:57:13)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 4d48464f4f1a4c5a4b4d5f174a4b1e4b1e4b484a4f)
	(_ent
		(_time 1479913769422)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000043 55 4044          1479916638119 OA
(_unit VHDL (oa 0 7(oa 0 16))
	(_version vd0)
	(_time 1479916638120 2016.11.23 17:57:18)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 898bd78781de8b9f8c87cfd3d98fdf8f888fdf8f88)
	(_ent
		(_time 1479916633821)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int rst -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 10(_ent(_in))))
		(_port (_int D2 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 11(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 17(_arch(_uni))))
		(_sig (_int ARes 4 0 17(_arch(_uni))))
		(_sig (_int B 4 0 17(_arch(_uni))))
		(_sig (_int BRes 4 0 17(_arch(_uni))))
		(_sig (_int C 4 0 17(_arch(_uni))))
		(_sig (_int CRes 4 0 17(_arch(_uni))))
		(_sig (_int F1 4 0 18(_arch(_uni))))
		(_sig (_int F2 4 0 18(_arch(_uni))))
		(_sig (_int F4 4 0 18(_arch(_uni))))
		(_sig (_int temp 4 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CnT 5 0 19(_arch(_uni))))
		(_sig (_int CnT1 5 0 19(_arch(_uni))))
		(_sig (_int F5 5 0 19(_arch(_uni))))
		(_sig (_int F3 -1 0 20(_arch(_uni))))
		(_sig (_int CF -1 0 20(_arch(_uni))))
		(_sig (_int O_F -1 0 20(_arch(_uni))))
		(_sig (_int TgB -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(18)(5))(_sens(0)(1)(8)(10)(12)(17))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(21))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(22))(_sens(7(7))(16(7))(21)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(20))(_sens(11(7))(21)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(19))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(19))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(7))(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(20)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(18)(19)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_trgt(6))(_sens(9(d_7_0))(11(d_7_0))(2(12))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(23))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(22)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(33686019)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
V 000043 55 1377          1479916638168 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479916638169 2016.11.23 17:57:18)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code b8bbb5ecb1eee9aebaebade2e8bfbdbeb9bfbdbeb9)
	(_ent
		(_time 1479916633899)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
V 000051 55 2554          1479916638215 controller
(_unit VHDL (controller 0 7(controller 0 14))
	(_version vd0)
	(_time 1479916638216 2016.11.23 17:57:18)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code e7e5ecb4b6b0e6f0e1e7f5bde0e1b4e1b4e1e2e0e5)
	(_ent
		(_time 1479916638213)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 4 0 20(_ent (_in))))
				(_port (_int y_o 5 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 6 0 27(_ent (_in))))
				(_port (_int D1 7 0 28(_ent (_in))))
				(_port (_int D2 7 0 28(_ent (_in))))
				(_port (_int x_o 8 0 29(_ent (_out))))
				(_port (_int Res1 9 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int rst -1 0 8(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 9(_ent(_in))))
		(_port (_int Data2 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
)
