[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Mon Sep  9 06:28:09 2024
[*]
[dumpfile] "/home/patrick/dev/misc-verilog-cores/synth/gowin-ddr3-test/memreq_tb.vcd"
[dumpfile_mtime] "Mon Sep  9 06:20:39 2024"
[dumpfile_size] 36219
[savefile] "/home/patrick/dev/misc-verilog-cores/synth/gowin-ddr3-test/memreq_tb.gtkw"
[timestart] 0
[size] 1920 1043
[pos] -1 -1
*-16.435682 210000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] memreq_tb.
[sst_width] 233
[signals_width] 150
[sst_expanded] 1
[sst_vpaned_height] 298
@28
memreq_tb.bclk
memreq_tb.rst
@22
[color] 7
memreq_tb.state[3:0]
@28
memreq_tb.s_tvalid
memreq_tb.s_tready
memreq_tb.s_tlast
memreq_tb.s_tkeep
@22
memreq_tb.s_tdata[7:0]
@28
memreq_tb.m_tvalid
memreq_tb.m_tready
memreq_tb.m_tlast
memreq_tb.m_tkeep
@22
memreq_tb.m_tdata[7:0]
@800200
-Write
@29
memreq_tb.U_REQ1.mem_clock
@800200
-Addr
@28
memreq_tb.U_REQ1.awvalid_o
memreq_tb.U_REQ1.awready_i
memreq_tb.U_REQ1.awburst_o[1:0]
@22
memreq_tb.U_REQ1.awlen_o[7:0]
memreq_tb.U_REQ1.awid_o[3:0]
memreq_tb.U_REQ1.awaddr_o[27:0]
@1000200
-Addr
@800200
-Resp
@28
memreq_tb.bvalid
memreq_tb.bready_w
@22
memreq_tb.bid[3:0]
@28
memreq_tb.bresp[1:0]
@1000200
-Resp
-Write
@820
[color] 7
memreq_tb.U_REQ1.dbg_state[39:0]
[color] 7
memreq_tb.U_REQ1.dbg_cmd[47:0]
@22
memreq_tb.U_REQ1.cmd_q[7:0]
@24
[color] 7
memreq_tb.U_REQ1.ptr_q[4:0]
@22
memreq_tb.U_REQ1.adr_q[27:0]
@28
[color] 2
memreq_tb.U_REQ1.wen_q
@22
memreq_tb.U_REQ1.tid_q[3:0]
@800200
-WRFIFO
@28
memreq_tb.U_REQ1.x_tvalid
memreq_tb.U_REQ1.x_tready
@22
memreq_tb.U_REQ1.x_tkeep[3:0]
@28
memreq_tb.U_REQ1.x_tlast
@22
memreq_tb.U_REQ1.x_tdata[31:0]
memreq_tb.U_REQ1.cmd_q[7:0]
@1000200
-WRFIFO
[pattern_trace] 1
[pattern_trace] 0
