{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600301544188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600301544193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 12:12:24 2020 " "Processing started: Thu Sep 17 12:12:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600301544193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301544193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off convolution_simple -c convolution_simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off convolution_simple -c convolution_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301544193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600301544884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600301544884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/math_functions/floating_point/zero_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/zero_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_count " "Found entity 1: zero_count" {  } { { "../../../../../../verilog/math_functions/floating_point/zero_count.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/zero_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_mlt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_mlt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mlt " "Found entity 1: fp_mlt" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_mlt.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_tree " "Found entity 1: fp_add_tree" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add_tree.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/machine_learning/sum_of_products.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/machine_learning/sum_of_products.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_of_products " "Found entity 1: sum_of_products" {  } { { "../../../../../../verilog/machine_learning/sum_of_products.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/sum_of_products.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/machine_learning/convolution_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/machine_learning/convolution_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_calc " "Found entity 1: convolution_calc" {  } { { "../../../../../../verilog/machine_learning/convolution_calc.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/convolution_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/platform_designer_block.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/platform_designer_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block " "Found entity 1: platform_designer_block" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "platform_designer_block/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "platform_designer_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_irq_mapper " "Found entity 1: platform_designer_block_irq_mapper" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_irq_mapper.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0 " "Found entity 1: platform_designer_block_mm_interconnect_0" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_avalon_st_adapter " "Found entity 1: platform_designer_block_mm_interconnect_0_avalon_st_adapter" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_rsp_mux_002 " "Found entity 1: platform_designer_block_mm_interconnect_0_rsp_mux_002" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554308 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_rsp_mux_001 " "Found entity 1: platform_designer_block_mm_interconnect_0_rsp_mux_001" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_rsp_mux " "Found entity 1: platform_designer_block_mm_interconnect_0_rsp_mux" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_rsp_demux " "Found entity 1: platform_designer_block_mm_interconnect_0_rsp_demux" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_cmd_mux_002 " "Found entity 1: platform_designer_block_mm_interconnect_0_cmd_mux_002" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_cmd_mux_001 " "Found entity 1: platform_designer_block_mm_interconnect_0_cmd_mux_001" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_cmd_mux " "Found entity 1: platform_designer_block_mm_interconnect_0_cmd_mux" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_cmd_demux_002 " "Found entity 1: platform_designer_block_mm_interconnect_0_cmd_demux_002" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_cmd_demux_001 " "Found entity 1: platform_designer_block_mm_interconnect_0_cmd_demux_001" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_cmd_demux " "Found entity 1: platform_designer_block_mm_interconnect_0_cmd_demux" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554408 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554408 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554408 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554408 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "platform_designer_block/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "platform_designer_block/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_designer_block_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_designer_block_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_router_005_default_decode " "Found entity 1: platform_designer_block_mm_interconnect_0_router_005_default_decode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554473 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_mm_interconnect_0_router_005 " "Found entity 2: platform_designer_block_mm_interconnect_0_router_005" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_designer_block_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_designer_block_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_router_004_default_decode " "Found entity 1: platform_designer_block_mm_interconnect_0_router_004_default_decode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554479 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_mm_interconnect_0_router_004 " "Found entity 2: platform_designer_block_mm_interconnect_0_router_004" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_designer_block_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_designer_block_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_router_003_default_decode " "Found entity 1: platform_designer_block_mm_interconnect_0_router_003_default_decode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554484 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_mm_interconnect_0_router_003 " "Found entity 2: platform_designer_block_mm_interconnect_0_router_003" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_designer_block_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_designer_block_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_router_002_default_decode " "Found entity 1: platform_designer_block_mm_interconnect_0_router_002_default_decode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554496 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_mm_interconnect_0_router_002 " "Found entity 2: platform_designer_block_mm_interconnect_0_router_002" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_designer_block_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_designer_block_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_router_001_default_decode " "Found entity 1: platform_designer_block_mm_interconnect_0_router_001_default_decode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554507 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_mm_interconnect_0_router_001 " "Found entity 2: platform_designer_block_mm_interconnect_0_router_001" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554507 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_designer_block_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_designer_block_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at platform_designer_block_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600301554511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_mm_interconnect_0_router_default_decode " "Found entity 1: platform_designer_block_mm_interconnect_0_router_default_decode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554513 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_mm_interconnect_0_router " "Found entity 2: platform_designer_block_mm_interconnect_0_router" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "platform_designer_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_onchip_ram " "Found entity 1: platform_designer_block_onchip_ram" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_nios " "Found entity 1: platform_designer_block_nios" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_nios_cpu_register_bank_a_module " "Found entity 1: platform_designer_block_nios_cpu_register_bank_a_module" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_nios_cpu_register_bank_b_module " "Found entity 2: platform_designer_block_nios_cpu_register_bank_b_module" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_designer_block_nios_cpu_nios2_oci_debug " "Found entity 3: platform_designer_block_nios_cpu_nios2_oci_debug" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "4 platform_designer_block_nios_cpu_nios2_oci_break " "Found entity 4: platform_designer_block_nios_cpu_nios2_oci_break" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "5 platform_designer_block_nios_cpu_nios2_oci_xbrk " "Found entity 5: platform_designer_block_nios_cpu_nios2_oci_xbrk" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "6 platform_designer_block_nios_cpu_nios2_oci_dbrk " "Found entity 6: platform_designer_block_nios_cpu_nios2_oci_dbrk" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "7 platform_designer_block_nios_cpu_nios2_oci_itrace " "Found entity 7: platform_designer_block_nios_cpu_nios2_oci_itrace" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "8 platform_designer_block_nios_cpu_nios2_oci_td_mode " "Found entity 8: platform_designer_block_nios_cpu_nios2_oci_td_mode" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "9 platform_designer_block_nios_cpu_nios2_oci_dtrace " "Found entity 9: platform_designer_block_nios_cpu_nios2_oci_dtrace" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "10 platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "11 platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "12 platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "13 platform_designer_block_nios_cpu_nios2_oci_fifo " "Found entity 13: platform_designer_block_nios_cpu_nios2_oci_fifo" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "14 platform_designer_block_nios_cpu_nios2_oci_pib " "Found entity 14: platform_designer_block_nios_cpu_nios2_oci_pib" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "15 platform_designer_block_nios_cpu_nios2_oci_im " "Found entity 15: platform_designer_block_nios_cpu_nios2_oci_im" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "16 platform_designer_block_nios_cpu_nios2_performance_monitors " "Found entity 16: platform_designer_block_nios_cpu_nios2_performance_monitors" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "17 platform_designer_block_nios_cpu_nios2_avalon_reg " "Found entity 17: platform_designer_block_nios_cpu_nios2_avalon_reg" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "18 platform_designer_block_nios_cpu_ociram_sp_ram_module " "Found entity 18: platform_designer_block_nios_cpu_ociram_sp_ram_module" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "19 platform_designer_block_nios_cpu_nios2_ocimem " "Found entity 19: platform_designer_block_nios_cpu_nios2_ocimem" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "20 platform_designer_block_nios_cpu_nios2_oci " "Found entity 20: platform_designer_block_nios_cpu_nios2_oci" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""} { "Info" "ISGN_ENTITY_NAME" "21 platform_designer_block_nios_cpu " "Found entity 21: platform_designer_block_nios_cpu" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_nios_cpu_debug_slave_sysclk " "Found entity 1: platform_designer_block_nios_cpu_debug_slave_sysclk" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_sysclk.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_nios_cpu_debug_slave_tck " "Found entity 1: platform_designer_block_nios_cpu_debug_slave_tck" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_tck.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_nios_cpu_debug_slave_wrapper " "Found entity 1: platform_designer_block_nios_cpu_debug_slave_wrapper" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_nios_cpu_test_bench " "Found entity 1: platform_designer_block_nios_cpu_test_bench" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_test_bench.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_designer_block_jtag_uart_sim_scfifo_w " "Found entity 1: platform_designer_block_jtag_uart_sim_scfifo_w" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554678 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_designer_block_jtag_uart_scfifo_w " "Found entity 2: platform_designer_block_jtag_uart_scfifo_w" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554678 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_designer_block_jtag_uart_sim_scfifo_r " "Found entity 3: platform_designer_block_jtag_uart_sim_scfifo_r" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554678 ""} { "Info" "ISGN_ENTITY_NAME" "4 platform_designer_block_jtag_uart_scfifo_r " "Found entity 4: platform_designer_block_jtag_uart_scfifo_r" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554678 ""} { "Info" "ISGN_ENTITY_NAME" "5 platform_designer_block_jtag_uart " "Found entity 5: platform_designer_block_jtag_uart" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer_block/synthesis/submodules/convolution_burst.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/convolution_burst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_burst " "Found entity 1: convolution_burst" {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_simple.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution_simple.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_simple " "Found entity 1: convolution_simple" {  } { { "convolution_simple.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/convolution_simple.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301554695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301554695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convolution_simple " "Elaborating entity \"convolution_simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600301554864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block platform_designer_block:u0 " "Elaborating entity \"platform_designer_block\" for hierarchy \"platform_designer_block:u0\"" {  } { { "convolution_simple.sv" "u0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/convolution_simple.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301554880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_burst platform_designer_block:u0\|convolution_burst:convolution " "Elaborating entity \"convolution_burst\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "convolution" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301554914 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "convolution_burst.sv(219) " "Verilog HDL Case Statement warning at convolution_burst.sv(219): incomplete case statement has no default case item" {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 219 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1600301554917 "|convolution_simple|platform_designer_block:u0|convolution_burst:convolution"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "convolution_burst.sv(219) " "Verilog HDL Case Statement information at convolution_burst.sv(219): all case item expressions in this case statement are onehot" {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 219 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1600301554917 "|convolution_simple|platform_designer_block:u0|convolution_burst:convolution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_calc platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution " "Elaborating entity \"convolution_calc\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\"" {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "convolution" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301554968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600301555029 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600301555029 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer_taps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer_taps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600301555029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_of_products platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1 " "Elaborating entity \"sum_of_products\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\"" {  } { { "../../../../../../verilog/machine_learning/convolution_calc.sv" "sop1" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/convolution_calc.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mlt platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt " "Elaborating entity \"fp_mlt\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\"" {  } { { "../../../../../../verilog/machine_learning/sum_of_products.sv" "mx\[0\].mlt" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/sum_of_products.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply " "Elaborating entity \"lpm_mult\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_mlt.sv" "multiply" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply " "Elaborated megafunction instantiation \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_mlt.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply " "Instantiated megafunction \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555194 ""}  } { { "../../../../../../verilog/math_functions/floating_point/fp_mlt.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600301555194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0nn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0nn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0nn " "Found entity 1: mult_0nn" {  } { { "db/mult_0nn.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/mult_0nn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301555246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301555246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_0nn platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\|mult_0nn:auto_generated " "Elaborating entity \"mult_0nn\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\|mult_0nn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree " "Elaborating entity \"fp_add_tree\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\"" {  } { { "../../../../../../verilog/machine_learning/sum_of_products.sv" "adder_tree" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/sum_of_products.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add_tree.sv" "addera" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add_tree.sv" "addera" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add_tree.sv" "addera" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera " "Elaborating entity \"fp_add\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add_tree.sv" "addera" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_count platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc " "Elaborating entity \"zero_count\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|convolution_calc:convolution\|sum_of_products:sop1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc\"" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add.sv" "zc" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add platform_designer_block:u0\|convolution_burst:convolution\|fp_add:adder " "Elaborating entity \"fp_add\" for hierarchy \"platform_designer_block:u0\|convolution_burst:convolution\|fp_add:adder\"" {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "adder" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_jtag_uart platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart " "Elaborating entity \"platform_designer_block_jtag_uart\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "jtag_uart" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_jtag_uart_scfifo_w platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w " "Elaborating entity \"platform_designer_block_jtag_uart_scfifo_w\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "the_platform_designer_block_jtag_uart_scfifo_w" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "wfifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301555984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301555984 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600301555984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301556041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301556041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301556044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301556077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301556077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301556082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301556113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301556113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301556120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301556179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301556179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301556187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301556249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301556249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301556256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301556319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301556319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301556329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_jtag_uart_scfifo_r platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r " "Elaborating entity \"platform_designer_block_jtag_uart_scfifo_r\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "the_platform_designer_block_jtag_uart_scfifo_r" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301556373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "platform_designer_block_jtag_uart_alt_jtag_atlantic" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301556711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301556744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301556744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301556744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301556744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301556744 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600301556744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301557292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301557443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios platform_designer_block:u0\|platform_designer_block_nios:nios " "Elaborating entity \"platform_designer_block_nios\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "nios" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301557500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu " "Elaborating entity \"platform_designer_block_nios_cpu\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios.v" "cpu" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301557521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_test_bench platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_test_bench:the_platform_designer_block_nios_cpu_test_bench " "Elaborating entity \"platform_designer_block_nios_cpu_test_bench\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_test_bench:the_platform_designer_block_nios_cpu_test_bench\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_test_bench" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301557622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_register_bank_a_module platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a " "Elaborating entity \"platform_designer_block_nios_cpu_register_bank_a_module\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "platform_designer_block_nios_cpu_register_bank_a" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301557648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_altsyncram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301557782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301557799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301557799 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600301557799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301557862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301557862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301557866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_register_bank_b_module platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b " "Elaborating entity \"platform_designer_block_nios_cpu_register_bank_b_module\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "platform_designer_block_nios_cpu_register_bank_b" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301557913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301557966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_debug platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_debug\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_debug" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_altera_std_synchronizer" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558081 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600301558081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_break platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_break:the_platform_designer_block_nios_cpu_nios2_oci_break " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_break\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_break:the_platform_designer_block_nios_cpu_nios2_oci_break\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_break" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_xbrk platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_xbrk:the_platform_designer_block_nios_cpu_nios2_oci_xbrk " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_xbrk\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_xbrk:the_platform_designer_block_nios_cpu_nios2_oci_xbrk\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_xbrk" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_dbrk platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_dbrk\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_dbrk" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_itrace platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_itrace:the_platform_designer_block_nios_cpu_nios2_oci_itrace " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_itrace\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_itrace:the_platform_designer_block_nios_cpu_nios2_oci_itrace\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_itrace" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_dtrace platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_dtrace:the_platform_designer_block_nios_cpu_nios2_oci_dtrace " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_dtrace\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_dtrace:the_platform_designer_block_nios_cpu_nios2_oci_dtrace\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_dtrace" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_td_mode platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_dtrace:the_platform_designer_block_nios_cpu_nios2_oci_dtrace\|platform_designer_block_nios_cpu_nios2_oci_td_mode:platform_designer_block_nios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_td_mode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_dtrace:the_platform_designer_block_nios_cpu_nios2_oci_dtrace\|platform_designer_block_nios_cpu_nios2_oci_td_mode:platform_designer_block_nios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "platform_designer_block_nios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_fifo platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_fifo\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_fifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\|platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt:the_platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\|platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt:the_platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\|platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc:the_platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\|platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc:the_platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\|platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc:the_platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo\|platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc:the_platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_pib platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_pib:the_platform_designer_block_nios_cpu_nios2_oci_pib " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_pib\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_pib:the_platform_designer_block_nios_cpu_nios2_oci_pib\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_pib" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_oci_im platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_im:the_platform_designer_block_nios_cpu_nios2_oci_im " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_oci_im\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_oci_im:the_platform_designer_block_nios_cpu_nios2_oci_im\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_oci_im" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_avalon_reg platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_avalon_reg\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_avalon_reg" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_nios2_ocimem platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem " "Elaborating entity \"platform_designer_block_nios_cpu_nios2_ocimem\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_nios2_ocimem" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_ociram_sp_ram_module platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram " "Elaborating entity \"platform_designer_block_nios_cpu_ociram_sp_ram_module\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "platform_designer_block_nios_cpu_ociram_sp_ram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_altsyncram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558576 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600301558576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301558637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301558637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem\|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_debug_slave_wrapper platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper " "Elaborating entity \"platform_designer_block_nios_cpu_debug_slave_wrapper\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" "the_platform_designer_block_nios_cpu_debug_slave_wrapper" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_debug_slave_tck platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck " "Elaborating entity \"platform_designer_block_nios_cpu_debug_slave_tck\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "the_platform_designer_block_nios_cpu_debug_slave_tck" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_nios_cpu_debug_slave_sysclk platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk " "Elaborating entity \"platform_designer_block_nios_cpu_debug_slave_sysclk\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "the_platform_designer_block_nios_cpu_debug_slave_sysclk" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "platform_designer_block_nios_cpu_debug_slave_phy" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301558882 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600301558882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558890 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_nios:nios\|platform_designer_block_nios_cpu:cpu\|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci\|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_onchip_ram platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram " "Elaborating entity \"platform_designer_block_onchip_ram\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "onchip_ram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301558977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" "the_altsyncram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301559042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file platform_designer_block_onchip_ram.hex " "Parameter \"init_file\" = \"platform_designer_block_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301559042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301559042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301559042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301559042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301559042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301559042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301559042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301559042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301559042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301559042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301559042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600301559042 ""}  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600301559042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujh1 " "Found entity 1: altsyncram_ujh1" {  } { { "db/altsyncram_ujh1.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_ujh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600301559107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301559107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ujh1 platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_ujh1:auto_generated " "Elaborating entity \"altsyncram_ujh1\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_ujh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"platform_designer_block_mm_interconnect_0\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "mm_interconnect_0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution_avalon_master_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "convolution_avalon_master_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "nios_data_master_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution_slave_translator\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "convolution_slave_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_avalon_master_agent\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "convolution_avalon_master_agent" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "nios_data_master_agent" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "onchip_ram_s1_agent" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301559997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "onchip_ram_s1_agent_rsp_fifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "onchip_ram_s1_agent_rdata_fifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router:router " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router:router\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "router" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_default_decode platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router:router\|platform_designer_block_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_default_decode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router:router\|platform_designer_block_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_001 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_001\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_001:router_001\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "router_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_001_default_decode platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_001:router_001\|platform_designer_block_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_001_default_decode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_001:router_001\|platform_designer_block_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_002 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_002\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_002:router_002\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "router_002" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_002_default_decode platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_002:router_002\|platform_designer_block_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_002_default_decode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_002:router_002\|platform_designer_block_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_003 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_003\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_003:router_003\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "router_003" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_003_default_decode platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_003:router_003\|platform_designer_block_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_003_default_decode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_003:router_003\|platform_designer_block_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_004 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_004\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_004:router_004\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "router_004" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_004_default_decode platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_004:router_004\|platform_designer_block_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_004_default_decode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_004:router_004\|platform_designer_block_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_005 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_005\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_005:router_005\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "router_005" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_router_005_default_decode platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_005:router_005\|platform_designer_block_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"platform_designer_block_mm_interconnect_0_router_005_default_decode\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_router_005:router_005\|platform_designer_block_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "onchip_ram_s1_burst_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600301560470 "|convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_cmd_demux platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"platform_designer_block_mm_interconnect_0_cmd_demux\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "cmd_demux" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_cmd_demux_001 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_cmd_demux_001\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_cmd_demux_002 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_cmd_demux_002\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_cmd_mux platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"platform_designer_block_mm_interconnect_0_cmd_mux\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "cmd_mux" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_cmd_mux_001 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_cmd_mux_001\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_cmd_mux_002 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_cmd_mux_002\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_rsp_demux platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"platform_designer_block_mm_interconnect_0_rsp_demux\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "rsp_demux" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_rsp_mux platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"platform_designer_block_mm_interconnect_0_rsp_mux\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "rsp_mux" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_rsp_mux_001 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_rsp_mux_001\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301560996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301561012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_rsp_mux_002 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_rsp_mux_002\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301561032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301561057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "convolution_avalon_master_rsp_width_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301561080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "convolution_avalon_master_cmd_width_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301561120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600301561128 "|convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301561168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_avalon_st_adapter platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"platform_designer_block_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301561197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_mm_interconnect_0:mm_interconnect_0\|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301561215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_designer_block_irq_mapper platform_designer_block:u0\|platform_designer_block_irq_mapper:irq_mapper " "Elaborating entity \"platform_designer_block_irq_mapper\" for hierarchy \"platform_designer_block:u0\|platform_designer_block_irq_mapper:irq_mapper\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "irq_mapper" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301561257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platform_designer_block:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platform_designer_block:u0\|altera_reset_controller:rst_controller\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "rst_controller" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301561274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform_designer_block:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform_designer_block:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "platform_designer_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301561291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platform_designer_block:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platform_designer_block:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "platform_designer_block/synthesis/platform_designer_block.v" "rst_controller_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301561315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform_designer_block:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform_designer_block:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "platform_designer_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600301561334 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dest_buffer line_buffer " "Node instance \"dest_buffer\" instantiates undefined entity \"line_buffer\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "dest_buffer" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 123 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1600301561353 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "result_buffer line_buffer " "Node instance \"result_buffer\" instantiates undefined entity \"line_buffer\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "platform_designer_block/synthesis/submodules/convolution_burst.sv" "result_buffer" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv" 155 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1600301561353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/output_files/convolution_simple.map.smsg " "Generated suppressed messages file C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/output_files/convolution_simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301561836 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600301563646 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 17 12:12:43 2020 " "Processing ended: Thu Sep 17 12:12:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600301563646 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600301563646 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600301563646 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600301563646 ""}
