Analysis & Synthesis report for beep
Tue Sep 05 22:02:43 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |beep
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 05 22:02:43 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; beep                                            ;
; Top-level Entity Name              ; beep                                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 239                                             ;
;     Total combinational functions  ; 239                                             ;
;     Dedicated logic registers      ; 63                                              ;
; Total registers                    ; 63                                              ;
; Total pins                         ; 3                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; beep               ; beep               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                         ;
+----------------------------------+-----------------+------------------------+----------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path           ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------+---------+
; ../rtl/beep.v                    ; yes             ; User Verilog HDL File  ; E:/code/FPGACode/beep_teach/rtl/beep.v ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 239       ;
;                                             ;           ;
; Total combinational functions               ; 239       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 133       ;
;     -- 3 input functions                    ; 28        ;
;     -- <=2 input functions                  ; 78        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 169       ;
;     -- arithmetic mode                      ; 70        ;
;                                             ;           ;
; Total registers                             ; 63        ;
;     -- Dedicated logic registers            ; 63        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 3         ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 63        ;
; Total fan-out                               ; 983       ;
; Average fan-out                             ; 3.19      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |beep                      ; 239 (239)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 3    ; 0            ; |beep               ; beep        ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; X[9]                                  ; Stuck at GND due to stuck port data_in ;
; X[1,4]                                ; Merged with X[14]                      ;
; X[8]                                  ; Merged with X[12]                      ;
; X[0]                                  ; Merged with X[5]                       ;
; Total Number of Removed Registers = 5 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 63    ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 63    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; pwm~reg0                               ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |beep|cnt1[7]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |beep ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; CLK_PRE        ; 50000000 ; Signed Integer                           ;
; TIME_400MS     ; 20000000 ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 3                           ;
; cycloneiii_ff         ; 63                          ;
;     CLR               ; 39                          ;
;     CLR SCLR          ; 17                          ;
;     ENA CLR           ; 7                           ;
; cycloneiii_lcell_comb ; 240                         ;
;     arith             ; 70                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 6                           ;
;     normal            ; 170                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 133                         ;
;                       ;                             ;
; Max LUT depth         ; 6.70                        ;
; Average LUT depth     ; 3.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Sep 05 22:02:33 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off beep -c beep
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /code/fpgacode/beep_teach/tb/beep_tb.v
    Info (12023): Found entity 1: beep_tb File: E:/code/FPGACode/beep_teach/tb/beep_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /code/fpgacode/beep_teach/rtl/beep.v
    Info (12023): Found entity 1: beep File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at beep.v(13): Parameter Declaration in module "beep" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 13
Info (12127): Elaborating entity "beep" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at beep.v(99): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 99
Warning (10230): Verilog HDL assignment warning at beep.v(100): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 100
Warning (10230): Verilog HDL assignment warning at beep.v(101): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 101
Warning (10230): Verilog HDL assignment warning at beep.v(102): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 102
Warning (10230): Verilog HDL assignment warning at beep.v(103): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 103
Warning (10230): Verilog HDL assignment warning at beep.v(104): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 104
Warning (10230): Verilog HDL assignment warning at beep.v(105): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 105
Warning (10230): Verilog HDL assignment warning at beep.v(107): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 107
Warning (10230): Verilog HDL assignment warning at beep.v(108): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 108
Warning (10230): Verilog HDL assignment warning at beep.v(109): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 109
Warning (10230): Verilog HDL assignment warning at beep.v(110): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 110
Warning (10230): Verilog HDL assignment warning at beep.v(113): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 113
Warning (10230): Verilog HDL assignment warning at beep.v(114): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 114
Warning (10230): Verilog HDL assignment warning at beep.v(115): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 115
Warning (10230): Verilog HDL assignment warning at beep.v(116): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 116
Warning (10230): Verilog HDL assignment warning at beep.v(117): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 117
Warning (10230): Verilog HDL assignment warning at beep.v(118): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 118
Warning (10230): Verilog HDL assignment warning at beep.v(119): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 119
Warning (10230): Verilog HDL assignment warning at beep.v(121): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 121
Warning (10230): Verilog HDL assignment warning at beep.v(122): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 122
Warning (10230): Verilog HDL assignment warning at beep.v(123): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 123
Warning (10230): Verilog HDL assignment warning at beep.v(124): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 124
Warning (10230): Verilog HDL assignment warning at beep.v(127): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 127
Warning (10230): Verilog HDL assignment warning at beep.v(128): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 128
Warning (10230): Verilog HDL assignment warning at beep.v(129): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 129
Warning (10230): Verilog HDL assignment warning at beep.v(130): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 130
Warning (10230): Verilog HDL assignment warning at beep.v(131): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 131
Warning (10230): Verilog HDL assignment warning at beep.v(133): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 133
Warning (10230): Verilog HDL assignment warning at beep.v(134): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 134
Warning (10230): Verilog HDL assignment warning at beep.v(135): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 135
Warning (10230): Verilog HDL assignment warning at beep.v(136): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 136
Warning (10230): Verilog HDL assignment warning at beep.v(139): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 139
Warning (10230): Verilog HDL assignment warning at beep.v(140): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 140
Warning (10230): Verilog HDL assignment warning at beep.v(141): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 141
Warning (10230): Verilog HDL assignment warning at beep.v(142): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 142
Warning (10230): Verilog HDL assignment warning at beep.v(143): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 143
Warning (10230): Verilog HDL assignment warning at beep.v(144): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 144
Warning (10230): Verilog HDL assignment warning at beep.v(146): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 146
Warning (10230): Verilog HDL assignment warning at beep.v(147): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 147
Warning (10230): Verilog HDL assignment warning at beep.v(148): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 148
Warning (10230): Verilog HDL assignment warning at beep.v(149): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 149
Warning (10230): Verilog HDL assignment warning at beep.v(152): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 152
Warning (10230): Verilog HDL assignment warning at beep.v(153): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 153
Warning (10230): Verilog HDL assignment warning at beep.v(154): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 154
Warning (10230): Verilog HDL assignment warning at beep.v(155): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 155
Warning (10230): Verilog HDL assignment warning at beep.v(156): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 156
Warning (10230): Verilog HDL assignment warning at beep.v(157): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 157
Warning (10230): Verilog HDL assignment warning at beep.v(159): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 159
Warning (10230): Verilog HDL assignment warning at beep.v(160): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 160
Warning (10230): Verilog HDL assignment warning at beep.v(161): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 161
Warning (10230): Verilog HDL assignment warning at beep.v(162): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 162
Warning (10230): Verilog HDL assignment warning at beep.v(165): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 165
Warning (10230): Verilog HDL assignment warning at beep.v(166): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 166
Warning (10230): Verilog HDL assignment warning at beep.v(167): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 167
Warning (10230): Verilog HDL assignment warning at beep.v(168): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 168
Warning (10230): Verilog HDL assignment warning at beep.v(169): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 169
Warning (10230): Verilog HDL assignment warning at beep.v(170): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 170
Warning (10230): Verilog HDL assignment warning at beep.v(171): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 171
Warning (10230): Verilog HDL assignment warning at beep.v(173): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 173
Warning (10230): Verilog HDL assignment warning at beep.v(175): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 175
Warning (10230): Verilog HDL assignment warning at beep.v(176): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 176
Warning (10230): Verilog HDL assignment warning at beep.v(177): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 177
Warning (10230): Verilog HDL assignment warning at beep.v(179): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 179
Warning (10230): Verilog HDL assignment warning at beep.v(180): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 180
Warning (10230): Verilog HDL assignment warning at beep.v(181): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 181
Warning (10230): Verilog HDL assignment warning at beep.v(182): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 182
Warning (10230): Verilog HDL assignment warning at beep.v(183): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 183
Warning (10230): Verilog HDL assignment warning at beep.v(184): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 184
Warning (10230): Verilog HDL assignment warning at beep.v(186): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 186
Warning (10230): Verilog HDL assignment warning at beep.v(191): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 191
Warning (10230): Verilog HDL assignment warning at beep.v(193): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 193
Warning (10230): Verilog HDL assignment warning at beep.v(194): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 194
Warning (10230): Verilog HDL assignment warning at beep.v(195): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 195
Warning (10230): Verilog HDL assignment warning at beep.v(197): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 197
Warning (10230): Verilog HDL assignment warning at beep.v(198): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 198
Warning (10230): Verilog HDL assignment warning at beep.v(199): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 199
Warning (10230): Verilog HDL assignment warning at beep.v(200): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 200
Warning (10230): Verilog HDL assignment warning at beep.v(201): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 201
Warning (10230): Verilog HDL assignment warning at beep.v(202): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 202
Warning (10230): Verilog HDL assignment warning at beep.v(204): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 204
Info (13000): Registers with preset signals will power-up high File: E:/code/FPGACode/beep_teach/rtl/beep.v Line: 5
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 242 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 239 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 4760 megabytes
    Info: Processing ended: Tue Sep 05 22:02:43 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:21


