
*** Running vivado
    with args -log design_5_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_5_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_5_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ryan/Downloads/vivado-library-2018.2-2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/TannersIP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 308.313 ; gain = 59.656
Command: synth_design -top design_5_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 419.016 ; gain = 103.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_5_wrapper' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/hdl/design_5_wrapper.vhd:34]
INFO: [Synth 8-3491] module 'design_5' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:2460' bound to instance 'design_5_i' of component 'design_5' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/hdl/design_5_wrapper.vhd:103]
INFO: [Synth 8-638] synthesizing module 'design_5' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:2500]
INFO: [Synth 8-3491] module 'design_5_PmodHYGRO_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_PmodHYGRO_0_0_stub.vhdl:5' bound to instance 'PmodHYGRO_0' of component 'design_5_PmodHYGRO_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:2964]
INFO: [Synth 8-638] synthesizing module 'design_5_PmodHYGRO_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_PmodHYGRO_0_0_stub.vhdl:72]
INFO: [Synth 8-3491] module 'design_5_TOP_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_TOP_0_0_stub.vhdl:5' bound to instance 'TOP_0' of component 'design_5_TOP_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:3028]
INFO: [Synth 8-638] synthesizing module 'design_5_TOP_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_TOP_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_5_axi_gpio_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_5_axi_gpio_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:3033]
INFO: [Synth 8-638] synthesizing module 'design_5_axi_gpio_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_5_axi_uartlite_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_5_axi_uartlite_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:3058]
INFO: [Synth 8-638] synthesizing module 'design_5_axi_uartlite_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_5_clk_wiz_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_5_clk_wiz_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:3083]
INFO: [Synth 8-638] synthesizing module 'design_5_clk_wiz_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_5_mdm_1_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_5_mdm_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:3090]
INFO: [Synth 8-638] synthesizing module 'design_5_mdm_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_5_microblaze_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_5_microblaze_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:3103]
INFO: [Synth 8-638] synthesizing module 'design_5_microblaze_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_5_microblaze_0_axi_periph_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:1431]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_6X6CSL' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_6X6CSL' (1#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1WPHDWK' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1WPHDWK' (2#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_8368QU' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_8368QU' (3#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1V9TQUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1V9TQUF' (4#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5DBSXV' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5DBSXV' (5#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:461]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XXHM02' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:562]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XXHM02' (6#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:562]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1QNGLC7' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:1225]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1QNGLC7' (7#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:1225]
INFO: [Synth 8-3491] module 'design_5_xbar_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_5_xbar_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:2261]
INFO: [Synth 8-638] synthesizing module 'design_5_xbar_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_5_microblaze_0_axi_periph_0' (8#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:1431]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1LAZ11D' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:646]
INFO: [Synth 8-3491] module 'design_5_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_5_dlmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:860]
INFO: [Synth 8-638] synthesizing module 'design_5_dlmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_5_dlmb_v10_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_5_dlmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:914]
INFO: [Synth 8-638] synthesizing module 'design_5_dlmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_5_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_5_ilmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:942]
INFO: [Synth 8-638] synthesizing module 'design_5_ilmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_5_ilmb_v10_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_5_ilmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:996]
INFO: [Synth 8-638] synthesizing module 'design_5_ilmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_5_lmb_bram_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_5_lmb_bram_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:1024]
INFO: [Synth 8-638] synthesizing module 'design_5_lmb_bram_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1LAZ11D' (9#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:646]
INFO: [Synth 8-3491] module 'design_5_rst_clk_wiz_0_100M_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_5_rst_clk_wiz_0_100M_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:3322]
INFO: [Synth 8-638] synthesizing module 'design_5_rst_clk_wiz_0_100M_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/realtime/design_5_rst_clk_wiz_0_100M_0_stub.vhdl:21]
WARNING: [Synth 8-3848] Net NLW_TOP_0_data_UNCONNECTED in module/entity design_5 does not have driver. [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:2870]
WARNING: [Synth 8-3848] Net NLW_microblaze_0_axi_periph_M05_AXI_rdata_UNCONNECTED in module/entity design_5 does not have driver. [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:2879]
INFO: [Synth 8-256] done synthesizing module 'design_5' (10#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:2500]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin10_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/hdl/design_5_wrapper.vhd:137]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (11#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin1_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/hdl/design_5_wrapper.vhd:144]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin2_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/hdl/design_5_wrapper.vhd:151]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin3_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/hdl/design_5_wrapper.vhd:158]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin4_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/hdl/design_5_wrapper.vhd:165]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin7_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/hdl/design_5_wrapper.vhd:172]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin8_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/hdl/design_5_wrapper.vhd:179]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin9_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/hdl/design_5_wrapper.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'design_5_wrapper' (12#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/hdl/design_5_wrapper.vhd:34]
WARNING: [Synth 8-3331] design s00_couplers_imp_1QNGLC7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1QNGLC7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1QNGLC7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1QNGLC7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XXHM02 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XXHM02 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XXHM02 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XXHM02 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5DBSXV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5DBSXV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5DBSXV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5DBSXV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1V9TQUF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1V9TQUF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1V9TQUF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1V9TQUF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_8368QU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_8368QU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_8368QU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_8368QU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1WPHDWK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1WPHDWK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1WPHDWK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1WPHDWK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_6X6CSL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_6X6CSL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_6X6CSL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_6X6CSL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_bresp[1]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[31]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[30]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[29]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[28]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[27]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[26]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[25]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[24]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[23]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[22]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[21]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[20]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[19]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[18]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[17]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[16]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[15]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[14]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[13]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[12]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[11]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[10]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[9]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[8]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[7]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[6]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[5]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[4]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[3]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[2]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[1]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rresp[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 474.094 ; gain = 158.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin microblaze_0_axi_periph:M05_AXI_rdata to constant 0 [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/sources_1/bd/design_5/synth/design_5.vhd:3158]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 474.094 ; gain = 158.875
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp14/design_5_clk_wiz_0_0_in_context.xdc] for cell 'design_5_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp14/design_5_clk_wiz_0_0_in_context.xdc] for cell 'design_5_i/clk_wiz_0'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp15/design_5_PmodHYGRO_0_0_in_context.xdc] for cell 'design_5_i/PmodHYGRO_0'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp15/design_5_PmodHYGRO_0_0_in_context.xdc] for cell 'design_5_i/PmodHYGRO_0'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp16/design_5_microblaze_0_0_in_context.xdc] for cell 'design_5_i/microblaze_0'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp16/design_5_microblaze_0_0_in_context.xdc] for cell 'design_5_i/microblaze_0'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp17/design_5_axi_gpio_0_0_in_context.xdc] for cell 'design_5_i/axi_gpio_0'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp17/design_5_axi_gpio_0_0_in_context.xdc] for cell 'design_5_i/axi_gpio_0'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp18/design_5_axi_uartlite_0_0_in_context.xdc] for cell 'design_5_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp18/design_5_axi_uartlite_0_0_in_context.xdc] for cell 'design_5_i/axi_uartlite_0'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp19/design_5_mdm_1_0_in_context.xdc] for cell 'design_5_i/mdm_1'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp19/design_5_mdm_1_0_in_context.xdc] for cell 'design_5_i/mdm_1'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp20/design_5_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_5_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp20/design_5_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_5_i/rst_clk_wiz_0_100M'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp21/design_5_xbar_0_in_context.xdc] for cell 'design_5_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp21/design_5_xbar_0_in_context.xdc] for cell 'design_5_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp22/design_5_dlmb_v10_0_in_context.xdc] for cell 'design_5_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp22/design_5_dlmb_v10_0_in_context.xdc] for cell 'design_5_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp23/design_5_dlmb_v10_0_in_context.xdc] for cell 'design_5_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp23/design_5_dlmb_v10_0_in_context.xdc] for cell 'design_5_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp24/design_5_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_5_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp24/design_5_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_5_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp25/design_5_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_5_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp25/design_5_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_5_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp26/design_5_lmb_bram_0_in_context.xdc] for cell 'design_5_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp26/design_5_lmb_bram_0_in_context.xdc] for cell 'design_5_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp27/design_5_TOP_0_0_in_context.xdc] for cell 'design_5_i/TOP_0'
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp27/design_5_TOP_0_0_in_context.xdc] for cell 'design_5_i/TOP_0'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/constrs_1/new/master.xdc]
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.srcs/constrs_1/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_5_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_5_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 777.516 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_5_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 777.516 ; gain = 462.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 777.516 ; gain = 462.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp14/design_5_clk_wiz_0_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  {C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/.Xil/Vivado-17616-Ryan-pc/dcp14/design_5_clk_wiz_0_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for design_5_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/PmodHYGRO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/TOP_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_5_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 777.516 ; gain = 462.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 777.516 ; gain = 462.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_bresp[1]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[31]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[30]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[29]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[28]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[27]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[26]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[25]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[24]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[23]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[22]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[21]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[20]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[19]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[18]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[17]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[16]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[15]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[14]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[13]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[12]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[11]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[10]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[9]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[8]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[7]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[6]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[5]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[4]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[3]
WARNING: [Synth 8-3331] design design_5_microblaze_0_axi_periph_0 has unconnected port M03_AXI_rdata[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 777.516 ; gain = 462.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_5_i/clk_wiz_0/clk_out1' to pin 'design_5_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_5_i/mdm_1/Dbg_Clk_0' to pin 'design_5_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_5_i/mdm_1/Dbg_Update_0' to pin 'design_5_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_5_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_5_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_5_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_5_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 777.516 ; gain = 462.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 777.516 ; gain = 462.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 781.676 ; gain = 466.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin microblaze_0_axi_periph:M05_AXI_rdata to constant 0
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module TOP_0 has unconnected pin data[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 781.676 ; gain = 466.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 781.676 ; gain = 466.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 781.676 ; gain = 466.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 781.676 ; gain = 466.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 781.676 ; gain = 466.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 781.676 ; gain = 466.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_5_xbar_0               |         1|
|2     |design_5_PmodHYGRO_0_0        |         1|
|3     |design_5_TOP_0_0              |         1|
|4     |design_5_axi_gpio_0_0         |         1|
|5     |design_5_axi_uartlite_0_0     |         1|
|6     |design_5_clk_wiz_0_0          |         1|
|7     |design_5_mdm_1_0              |         1|
|8     |design_5_microblaze_0_0       |         1|
|9     |design_5_rst_clk_wiz_0_100M_0 |         1|
|10    |design_5_dlmb_bram_if_cntlr_0 |         1|
|11    |design_5_dlmb_v10_0           |         1|
|12    |design_5_ilmb_bram_if_cntlr_0 |         1|
|13    |design_5_ilmb_v10_0           |         1|
|14    |design_5_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_5_PmodHYGRO_0_0_bbox_0         |     1|
|2     |design_5_TOP_0_0_bbox_1               |     1|
|3     |design_5_axi_gpio_0_0_bbox_2          |     1|
|4     |design_5_axi_uartlite_0_0_bbox_3      |     1|
|5     |design_5_clk_wiz_0_0_bbox_4           |     1|
|6     |design_5_dlmb_bram_if_cntlr_0_bbox_8  |     1|
|7     |design_5_dlmb_v10_0_bbox_9            |     1|
|8     |design_5_ilmb_bram_if_cntlr_0_bbox_10 |     1|
|9     |design_5_ilmb_v10_0_bbox_11           |     1|
|10    |design_5_lmb_bram_0_bbox_12           |     1|
|11    |design_5_mdm_1_0_bbox_5               |     1|
|12    |design_5_microblaze_0_0_bbox_6        |     1|
|13    |design_5_rst_clk_wiz_0_100M_0_bbox_13 |     1|
|14    |design_5_xbar_0_bbox_7                |     1|
|15    |IBUF                                  |     2|
|16    |IOBUF                                 |     8|
|17    |OBUF                                  |    29|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1696|
|2     |  design_5_i                  |design_5                              |  1657|
|3     |    microblaze_0_axi_periph   |design_5_microblaze_0_axi_periph_0    |   707|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1LAZ11D |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 781.676 ; gain = 466.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 781.676 ; gain = 163.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 781.676 ; gain = 466.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 106 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 791.969 ; gain = 483.656
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/newBlockDesign_WithPWMOutput/newBlockDesign_WithPWMOutput.runs/synth_1/design_5_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_5_wrapper_utilization_synth.rpt -pb design_5_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 791.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 18:28:27 2019...
