/*#******************************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn16ffcll1prf_2013.12.00.120a 								*/
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) HKMG                                                             */
/*# Memory Type    : TSMC 16nm FFC One Port Register File with d0907 bit cell                                        	     */
/*# Library Name   : ts5n16ffcllsvta8x128m1sw (user specify : TS5N16FFCLLSVTA8X128M1SW)				*/
/*# Library Version: 120a													*/
/*# Generated Time : 2025/06/23, 09:41:36										  	*/
/*#******************************************************************************************************************************/
/*#														    		*/
/*# STATEMENT OF USE												    		*/
/*#														    		*/
/*# This information contains confidential and proprietary information of TSMC.                                   		*/
/*# No part of this information may be reproduced, transmitted, transcribed,					     		*/
/*# stored in a retrieval system, or translated into any human or computer					    		*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,					    		*/
/*# optical, chemical, manual, or otherwise, without the prior written permission                                  		*/
/*# of TSMC. This information was prepared for informational purpose and is for				      			*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the				      		*/
/*# information at any time and without notice.								      			*/
/*#														 		*/
/*#******************************************************************************************************************************/
/* Template Version : S_03_43401                                               */
/****************************************************************************** */

library (  ts5n16ffcllsvta8x128m1sw_tt1v110c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 09:41:36" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 110.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v110c" ) {
        process : 1 ;
        temperature : 110 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v110c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_2_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from : 2 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_127_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS5N16FFCLLSVTA8X128M1SW ) {
    memory () {
        type : ram ;
        address_width : 3 ;
        word_width : 128 ;
    }
    functional_peak_current : 44297.600000;
    area : 1243.322976 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001374 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.389161, 0.405646, 0.430531, 0.542500, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.389161, 0.405646, 0.430531, 0.542500, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.350245, 0.365081, 0.387478, 0.488250, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.350245, 0.365081, 0.387478, 0.488250, 0.983250" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.048675" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.055674" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001374 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.389161, 0.405646, 0.430531, 0.542500, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.389161, 0.405646, 0.430531, 0.542500, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.350245, 0.365081, 0.387478, 0.488250, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.350245, 0.365081, 0.387478, 0.488250, 0.983250" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.048675" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.055674" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_127_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.013004, 0.013004, 0.013004, 0.013004, 0.013004" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.013004, 0.013004, 0.013004, 0.013004, 0.013004" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.149858, 0.167568, 0.184768, 0.218158, 0.278658",\
              "0.157068, 0.174778, 0.191978, 0.225368, 0.285868",\
              "0.165888, 0.183598, 0.200798, 0.234188, 0.294688",\
              "0.177038, 0.194748, 0.211948, 0.245338, 0.305838",\
              "0.188548, 0.206258, 0.223458, 0.256848, 0.317348"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.149858, 0.167568, 0.184768, 0.218158, 0.278658",\
              "0.157068, 0.174778, 0.191978, 0.225368, 0.285868",\
              "0.165888, 0.183598, 0.200798, 0.234188, 0.294688",\
              "0.177038, 0.194748, 0.211948, 0.245338, 0.305838",\
              "0.188548, 0.206258, 0.223458, 0.256848, 0.317348"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012474, 0.043851, 0.082403, 0.160897, 0.282741",\
              "0.012474, 0.043851, 0.082403, 0.160897, 0.282741",\
              "0.012474, 0.043851, 0.082403, 0.160897, 0.282741",\
              "0.012474, 0.043851, 0.082403, 0.160897, 0.282741",\
              "0.012474, 0.043851, 0.082403, 0.160897, 0.282741"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012474, 0.043851, 0.082403, 0.160897, 0.282741",\
              "0.012474, 0.043851, 0.082403, 0.160897, 0.282741",\
              "0.012474, 0.043851, 0.082403, 0.160897, 0.282741",\
              "0.012474, 0.043851, 0.082403, 0.160897, 0.282741",\
              "0.012474, 0.043851, 0.082403, 0.160897, 0.282741"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.186295, 0.202465, 0.218635, 0.250555, 0.319225",\
              "0.194485, 0.210655, 0.226825, 0.258745, 0.327415",\
              "0.204355, 0.220525, 0.236695, 0.268615, 0.337285",\
              "0.217060, 0.233230, 0.249400, 0.281320, 0.349990",\
              "0.230080, 0.246250, 0.262420, 0.294340, 0.363010"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.009833, 0.037548, 0.071800, 0.141893, 0.321382",\
              "0.009833, 0.037548, 0.071800, 0.141893, 0.321382",\
              "0.009833, 0.037548, 0.071800, 0.141893, 0.321382",\
              "0.009833, 0.037548, 0.071800, 0.141893, 0.321382",\
              "0.009833, 0.037548, 0.071800, 0.141893, 0.321382"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.186295, 0.202465, 0.218635, 0.250555, 0.319225",\
              "0.194485, 0.210655, 0.226825, 0.258745, 0.327415",\
              "0.204355, 0.220525, 0.236695, 0.268615, 0.337285",\
              "0.217060, 0.233230, 0.249400, 0.281320, 0.349990",\
              "0.230080, 0.246250, 0.262420, 0.294340, 0.363010"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.009833, 0.037548, 0.071800, 0.141893, 0.321382",\
              "0.009833, 0.037548, 0.071800, 0.141893, 0.321382",\
              "0.009833, 0.037548, 0.071800, 0.141893, 0.321382",\
              "0.009833, 0.037548, 0.071800, 0.141893, 0.321382",\
              "0.009833, 0.037548, 0.071800, 0.141893, 0.321382"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.032938 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.169285, 0.176456, 0.187281, 0.235987, 0.475237" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.169285, 0.176456, 0.187281, 0.235987, 0.475237" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.389161, 0.405646, 0.430531, 0.542500, 1.092500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.389161, 0.405646, 0.430531, 0.542500, 1.092500" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.906930" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111398" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.271830" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.125383" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.378770" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.125407" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.825300" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.125395" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.084300" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001345 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.035501" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.045204" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.105356, 0.109808, 0.117970, 0.135460, 0.169592",\
              "0.108960, 0.113412, 0.121574, 0.139064, 0.173196",\
              "0.115850, 0.120302, 0.128464, 0.145954, 0.180086",\
              "0.129630, 0.134082, 0.142244, 0.159734, 0.193866",\
              "0.156978, 0.161430, 0.169592, 0.187082, 0.221214"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.105356, 0.109808, 0.117970, 0.135460, 0.169592",\
              "0.108960, 0.113412, 0.121574, 0.139064, 0.173196",\
              "0.115850, 0.120302, 0.128464, 0.145954, 0.180086",\
              "0.129630, 0.134082, 0.142244, 0.159734, 0.193866",\
              "0.156978, 0.161430, 0.169592, 0.187082, 0.221214"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077011, 0.076901, 0.076901, 0.076571, 0.075911",\
              "0.092961, 0.092851, 0.092851, 0.092521, 0.091861",\
              "0.112321, 0.112211, 0.112211, 0.111881, 0.111221",\
              "0.143671, 0.143561, 0.143561, 0.143231, 0.142571",\
              "0.194161, 0.194051, 0.194051, 0.193721, 0.193061"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077011, 0.076901, 0.076901, 0.076571, 0.075911",\
              "0.092961, 0.092851, 0.092851, 0.092521, 0.091861",\
              "0.112321, 0.112211, 0.112211, 0.111881, 0.111221",\
              "0.143671, 0.143561, 0.143561, 0.143231, 0.142571",\
              "0.194161, 0.194051, 0.194051, 0.193721, 0.193061"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001374 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.048675" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.055674" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.098986, 0.102908, 0.108314, 0.122200, 0.153152",\
              "0.107680, 0.111602, 0.117008, 0.130894, 0.161846",\
              "0.121760, 0.125682, 0.131088, 0.144974, 0.175926",\
              "0.151298, 0.155220, 0.160626, 0.174512, 0.205464",\
              "0.212494, 0.216416, 0.221822, 0.235708, 0.266660"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.098986, 0.102908, 0.108314, 0.122200, 0.153152",\
              "0.107680, 0.111602, 0.117008, 0.130894, 0.161846",\
              "0.121760, 0.125682, 0.131088, 0.144974, 0.175926",\
              "0.151298, 0.155220, 0.160626, 0.174512, 0.205464",\
              "0.212494, 0.216416, 0.221822, 0.235708, 0.266660"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.095271, 0.095381, 0.095381, 0.095381, 0.095271",\
              "0.111331, 0.111441, 0.111441, 0.111441, 0.111331",\
              "0.130691, 0.130801, 0.130801, 0.130801, 0.130691",\
              "0.161931, 0.162041, 0.162041, 0.162041, 0.161931",\
              "0.212531, 0.212641, 0.212641, 0.212641, 0.212531"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.095271, 0.095381, 0.095381, 0.095381, 0.095271",\
              "0.111331, 0.111441, 0.111441, 0.111441, 0.111331",\
              "0.130691, 0.130801, 0.130801, 0.130801, 0.130691",\
              "0.161931, 0.162041, 0.162041, 0.162041, 0.161931",\
              "0.212531, 0.212641, 0.212641, 0.212641, 0.212531"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_2_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001339 ;
        pin (A[2:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.034131" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.035442" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090092, 0.094862, 0.102176, 0.116698, 0.145530",\
              "0.095074, 0.099844, 0.107158, 0.121680, 0.150512",\
              "0.108324, 0.113094, 0.120408, 0.134930, 0.163762",\
              "0.141184, 0.145954, 0.153268, 0.167790, 0.196622",\
              "0.216974, 0.221744, 0.229058, 0.243580, 0.272412"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090092, 0.094862, 0.102176, 0.116698, 0.145530",\
              "0.095074, 0.099844, 0.107158, 0.121680, 0.150512",\
              "0.108324, 0.113094, 0.120408, 0.134930, 0.163762",\
              "0.141184, 0.145954, 0.153268, 0.167790, 0.196622",\
              "0.216974, 0.221744, 0.229058, 0.243580, 0.272412"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094785, 0.094895, 0.094895, 0.095005, 0.095225",\
              "0.110625, 0.110735, 0.110735, 0.110845, 0.111065",\
              "0.129545, 0.129655, 0.129655, 0.129765, 0.129985",\
              "0.159905, 0.160015, 0.160015, 0.160125, 0.160345",\
              "0.210725, 0.210835, 0.210835, 0.210945, 0.211165"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094785, 0.094895, 0.094895, 0.095005, 0.095225",\
              "0.110625, 0.110735, 0.110735, 0.110845, 0.111065",\
              "0.129545, 0.129655, 0.129655, 0.129765, 0.129985",\
              "0.159905, 0.160015, 0.160015, 0.160125, 0.160345",\
              "0.210725, 0.210835, 0.210835, 0.210945, 0.211165"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001186 ;
        pin ( BWEB[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.000926" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000959" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.027766, 0.035769, 0.046104, 0.067728, 0.110976",\
              "0.028084, 0.036087, 0.046422, 0.068046, 0.111294",\
              "0.034868, 0.042871, 0.053206, 0.074830, 0.118078",\
              "0.056386, 0.064389, 0.074724, 0.096348, 0.139596",\
              "0.110552, 0.118555, 0.128890, 0.150514, 0.193762"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.027766, 0.035769, 0.046104, 0.067728, 0.110976",\
              "0.028084, 0.036087, 0.046422, 0.068046, 0.111294",\
              "0.034868, 0.042871, 0.053206, 0.074830, 0.118078",\
              "0.056386, 0.064389, 0.074724, 0.096348, 0.139596",\
              "0.110552, 0.118555, 0.128890, 0.150514, 0.193762"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.138489, 0.138489, 0.138489, 0.138489, 0.138489",\
              "0.161274, 0.161274, 0.161274, 0.161274, 0.161274",\
              "0.183994, 0.183994, 0.183994, 0.183994, 0.183994",\
              "0.219084, 0.219084, 0.219084, 0.219084, 0.219084",\
              "0.275924, 0.275924, 0.275924, 0.275924, 0.275924"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.138489, 0.138489, 0.138489, 0.138489, 0.138489",\
              "0.161274, 0.161274, 0.161274, 0.161274, 0.161274",\
              "0.183994, 0.183994, 0.183994, 0.183994, 0.183994",\
              "0.219084, 0.219084, 0.219084, 0.219084, 0.219084",\
              "0.275924, 0.275924, 0.275924, 0.275924, 0.275924"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001064 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.000880" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000833" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.027766, 0.035769, 0.046104, 0.067728, 0.110976",\
              "0.028084, 0.036087, 0.046422, 0.068046, 0.111294",\
              "0.034868, 0.042871, 0.053206, 0.074830, 0.118078",\
              "0.056386, 0.064389, 0.074724, 0.096348, 0.139596",\
              "0.110552, 0.118555, 0.128890, 0.150514, 0.193762"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.027766, 0.035769, 0.046104, 0.067728, 0.110976",\
              "0.028084, 0.036087, 0.046422, 0.068046, 0.111294",\
              "0.034868, 0.042871, 0.053206, 0.074830, 0.118078",\
              "0.056386, 0.064389, 0.074724, 0.096348, 0.139596",\
              "0.110552, 0.118555, 0.128890, 0.150514, 0.193762"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.138489, 0.138489, 0.138489, 0.138489, 0.138489",\
              "0.161274, 0.161274, 0.161274, 0.161274, 0.161274",\
              "0.183994, 0.183994, 0.183994, 0.183994, 0.183994",\
              "0.219084, 0.219084, 0.219084, 0.219084, 0.219084",\
              "0.275924, 0.275924, 0.275924, 0.275924, 0.275924"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.138489, 0.138489, 0.138489, 0.138489, 0.138489",\
              "0.161274, 0.161274, 0.161274, 0.161274, 0.161274",\
              "0.183994, 0.183994, 0.183994, 0.183994, 0.183994",\
              "0.219084, 0.219084, 0.219084, 0.219084, 0.219084",\
              "0.275924, 0.275924, 0.275924, 0.275924, 0.275924"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 18.384100 ;
    }
}
}
