// Seed: 2252961980
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  assign module_1.id_12 = 0;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_8 = 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd13,
    parameter id_8 = 32'd61
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6, id_7 = "";
  parameter id_8 = 1;
  wire [-1 : -1 'd0] id_9;
  defparam id_8.id_8 = -1;
  assign id_5[id_8] = id_9;
  wire id_10;
  wor [1  -  -1 'h0 : 1] id_11;
  assign id_11 = -1;
  id_12 :
  assert property (@(posedge id_11) -1)
  else $unsigned(id_8);
  ;
  assign (strong1, highz0) id_4 = id_5;
  wire id_13 = id_9;
  wire id_14;
  tri0 id_15 = -1;
  always @(posedge id_12 or posedge -1) id_12 = 1 == !id_9 * 1 - -1;
  module_0 modCall_1 (
      id_1,
      id_15,
      id_15,
      id_4,
      id_9,
      id_10,
      id_15
  );
  wire id_16;
endmodule
