<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='363' type='11'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='365' u='r'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1725' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3186' u='r' c='_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='421' u='r' c='_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='425' u='r' c='_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5156' u='r' c='_ZNK4llvm16SITargetLowering18getSegmentApertureEjRKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8309' u='r' c='_ZNK4llvm16SITargetLowering11LowerFDIV32ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='193' u='r' c='_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='247' u='r' c='_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='864' u='r' c='_ZN4llvm6AMDGPU5Hwreg11encodeHwregEmmm'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='874' u='r' c='_ZN4llvm6AMDGPU5Hwreg11decodeHwregEjRjS2_S2_'/>
