
---------- Begin Simulation Statistics ----------
simSeconds                                   0.767949                       # Number of seconds simulated (Second)
simTicks                                 767949433471                       # Number of ticks simulated (Tick)
finalTick                                767949433471                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2890.19                       # Real time elapsed on the host (Second)
hostTickRate                                265708746                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5612436                       # Number of bytes of host memory used (Byte)
simInsts                                    340961318                       # Number of instructions simulated (Count)
simOps                                      672184254                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   117972                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     232574                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                       2453512568                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               7.195868                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.138969                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       673426418                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      970                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      673274672                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1800                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1243128                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            987797                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 277                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          2450725103                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.274725                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.180710                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                2289488747     93.42%     93.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  28394692      1.16%     94.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  14217524      0.58%     95.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  28435974      1.16%     96.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  14400707      0.59%     96.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  19025125      0.78%     97.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  28397463      1.16%     98.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  18895189      0.77%     99.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   9469682      0.39%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            2450725103                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 9503866     99.96%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     3      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     17      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      6      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 1      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   2107      0.02%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1510      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               104      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         5219      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     511865012     76.03%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         8662      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          4302      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        41750      0.01%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          484      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           16      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        18022      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          387      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        13891      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd         8450      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt        18055      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv         4225      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult         4609      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    104315279     15.49%     91.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     56898816      8.45%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        47426      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        20067      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      673274672                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.274413                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             9507621                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014121                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               3806428831                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               674493079                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       672990667                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    355037                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   178665                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           177287                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   682599492                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       177582                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     83210                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1762                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         2787465                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      104384237                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      56925351                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      9556901                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        27111                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      14509655     18.95%     18.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect     14243230     18.61%     37.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          515      0.00%     37.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     43036918     56.22%     93.78% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        22190      0.03%     93.81% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     93.81% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      4740415      6.19%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       76552923                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       313747     39.68%     39.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        47685      6.03%     45.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          148      0.02%     45.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       407233     51.51%     97.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         5170      0.65%     97.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     97.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        16629      2.10%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        790612                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           20      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          885      0.51%      0.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          173      0.10%      0.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       172422     98.84%     99.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          627      0.36%     99.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          324      0.19%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       174451                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return     14195908     18.74%     18.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect     14195545     18.74%     37.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          367      0.00%     37.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     42629684     56.27%     93.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        17020      0.02%     93.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     93.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      4723786      6.24%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     75762310                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           11      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          646      0.37%      0.38% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          161      0.09%      0.47% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       171099     99.18%     99.65% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          307      0.18%     99.83% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.83% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          294      0.17%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       172518                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     28589836     37.35%     37.35% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     28714534     37.51%     74.86% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     14509646     18.95%     93.81% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      4738907      6.19%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     76552923                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       158982     91.28%     91.28% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        15150      8.70%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           20      0.01%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           21      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       174173                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          43036918                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     14453585                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            174451                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2232                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       159273                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         15178                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             76552923                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               158756                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                33482557                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.437378                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2975                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         4740930                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            4738907                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2023                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     14509655     18.95%     18.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect     14243230     18.61%     37.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          515      0.00%     37.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     43036918     56.22%     93.78% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        22190      0.03%     93.81% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     93.81% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      4740415      6.19%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     76552923                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     14509601     33.69%     33.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1222      0.00%     33.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          380      0.00%     33.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     23817923     55.30%     88.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          825      0.00%     88.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     88.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      4740415     11.01%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      43070366                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          885      0.56%      0.56% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.56% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       157244     99.05%     99.61% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          627      0.39%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       158756                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          885      0.56%      0.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       157244     99.05%     99.61% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          627      0.39%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       158756                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      4740930                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      4738907                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2023                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          497                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      4741427                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             14557492                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               14557488                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             361580                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used               14195908                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct            14195897                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                11                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1239052                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             693                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            174246                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   2450436170                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.274312                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.224028                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      2289429941     93.43%     93.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        28706599      1.17%     94.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        23530170      0.96%     95.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        28292120      1.15%     96.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        18869365      0.77%     97.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         9578936      0.39%     97.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        13996563      0.57%     98.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           70371      0.00%     98.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        37962105      1.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   2450436170                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         306                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls              14195912                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         2413      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    510926853     76.01%     76.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         8614      0.00%     76.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         3677      0.00%     76.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        41695      0.01%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          416      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           16      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        17934      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          324      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        13826      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd         8448      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt        18048      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv         4224      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult         4608      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    104223732     15.51%     91.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     56842159      8.46%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        47229      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        20038      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    672184254                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      37962105                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            340961318                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              672184254                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      340961318                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        672184254                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  7.195868                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.138969                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          161133158                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             176859                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         672078213                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        104270961                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        56862197                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2413      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    510926853     76.01%     76.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         8614      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3677      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        41695      0.01%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           16      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        17934      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          324      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        13826      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         8448      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt        18048      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         4224      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult         4608      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    104223732     15.51%     91.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     56842159      8.46%     99.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        47229      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        20038      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    672184254                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     75762310                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     56842249                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     18920061                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     42629684                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     33132626                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall     14195912                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn     14195908                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       99601069                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          99601069                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      99601069                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         99601069                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        25861                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           25861                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        25861                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          25861                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10156387363                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10156387363                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10156387363                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10156387363                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     99626930                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      99626930                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     99626930                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     99626930                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000260                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000260                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000260                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000260                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 392729.877538                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 392729.877538                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 392729.877538                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 392729.877538                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       736407                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        18906                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          741                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           37                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     993.801619                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   510.972973                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         3277                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              3277                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        17596                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         17596                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        17596                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        17596                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         8265                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         8265                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         8265                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         8265                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data      4727042                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total      4727042                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3520751996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3520751996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3520751996                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3520751996                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data   5088722387                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total   5088722387                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000083                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000083                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000083                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000083                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 425983.302601                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 425983.302601                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 425983.302601                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 425983.302601                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data  1076.513047                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total  1076.513047                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements                   7750                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          152                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          152                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            1                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            1                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       484211                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       484211                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.006536                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.006536                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data       484211                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total       484211                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrHits::cpu.data            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrHits::total            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       883286                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       883286                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     47464623                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        47464623                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        23453                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         23453                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9011672205                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9011672205                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     47488076                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     47488076                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000494                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000494                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 384243.900780                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 384243.900780                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        17585                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        17585                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         5868                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         5868                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data         3840                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total         3840                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2384027413                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2384027413                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data   5088722387                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total   5088722387                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000124                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000124                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 406275.973586                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 406275.973586                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 1325188.121615                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 1325188.121615                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     52136446                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       52136446                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2408                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2408                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1144715158                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1144715158                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     52138854                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     52138854                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000046                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000046                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 475380.049003                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 475380.049003                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2397                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2397                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data      4723202                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total      4723202                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1136724583                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1136724583                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000046                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000046                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 474228.027952                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 474228.027952                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.825102                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             99609639                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               8262                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs           12056.359114                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick             1619149                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.825102                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          184                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          291                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          199262734                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         199262734                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 29810252                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            2316274827                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  99521229                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4941968                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 176827                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             28557522                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1580                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              675122872                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7673                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts           673191462                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         75844478                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       104357797                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       56917833                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.274379                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      325257469                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     283862900                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         159812                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        142597                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     795570142                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    497772921                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         161275630                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    322425212                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           47963087                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    2392101003                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  356748                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1400                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         15303                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  57612745                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  3466                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         2450725103                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.276853                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.357321                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               2340858822     95.52%     95.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  9534346      0.39%     95.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    38897      0.00%     95.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  4769716      0.19%     96.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  4810287      0.20%     96.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 18906682      0.77%     97.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  4923978      0.20%     97.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 23808036      0.97%     98.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 43074339      1.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           2450725103                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             343750592                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.140105                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           76552923                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.031201                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     58428903                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       57609248                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          57609248                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      57609248                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         57609248                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3496                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3496                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3496                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3496                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst  17087786155                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  17087786155                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst  17087786155                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  17087786155                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     57612744                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      57612744                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     57612744                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     57612744                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000061                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000061                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000061                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000061                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 4887810.685069                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 4887810.685069                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 4887810.685069                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 4887810.685069                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        17896                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     745.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2145                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2145                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          836                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           836                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          836                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          836                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2660                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2660                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2660                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2660                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   5221342050                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   5221342050                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   5221342050                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   5221342050                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 1962910.545113                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 1962910.545113                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 1962910.545113                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 1962910.545113                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   2145                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     57609248                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        57609248                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3496                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3496                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst  17087786155                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  17087786155                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     57612744                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     57612744                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000061                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000061                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 4887810.685069                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 4887810.685069                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          836                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          836                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2660                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2660                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   5221342050                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   5221342050                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 1962910.545113                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 1962910.545113                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.779179                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             57611907                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2659                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           21666.757052                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              436635                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.779179                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999569                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999569                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          182                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          112                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          189                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          115228147                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         115228147                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    176827                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    5798040                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   525671                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              673427388                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  624                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                104384237                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                56925351                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   486                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1175                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   523700                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1236                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          15776                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       159656                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               175432                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                673179026                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               673167954                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 487767591                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 747674773                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.274369                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.652379                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    56857472                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  113276                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  532                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1236                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  63154                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 3866                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    728                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          104270961                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.936911                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev          1192.411396                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              104251101     99.98%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  241      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2332      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  187      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   16      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   24      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   14      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    8      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  8      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 30      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 30      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 50      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 60      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 52      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                117      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                102      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 68      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 99      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 80      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 74      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 87      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 69      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 91      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 49      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  9      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  6      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            15946      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value         12173060                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            104270961                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               104353966                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                56917850                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       801                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      3664                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                57614151                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1706                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 176827                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 34570349                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 7735754                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          26899                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  99698111                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles            2308517163                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              673702598                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 20133                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 150512                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               12295462                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents             2296245333                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          1250989812                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  2335957117                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                796224323                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    160644                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            1247937145                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3052658                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     276                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 250                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  43772817                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       3085879002                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1347135814                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                340961318                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  672184254                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    83                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    581                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   2876                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      3457                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   581                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  2876                       # number of overall hits (Count)
system.l2.overallHits::total                     3457                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2074                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 5386                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    7460                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2074                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                5386                       # number of overall misses (Count)
system.l2.overallMisses::total                   7460                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst      5214948088                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      3493651225                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8708599313                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst     5214948088                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     3493651225                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8708599313                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2655                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               8262                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 10917                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2655                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              8262                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                10917                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.781168                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.651900                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.683338                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.781168                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.651900                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.683338                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 2514439.772420                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 648654.145006                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    1167372.562064                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 2514439.772420                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 648654.145006                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   1167372.562064                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst             2073                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             5386                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                7459                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2073                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            5386                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               7459                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data      4727042                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total       4727042                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.inst   5199938539                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3459083148                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     8659021687                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst   5199938539                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3459083148                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    8659021687                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data   5050867503                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total   5050867503                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.780791                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.651900                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.683246                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.780791                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.651900                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.683246                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 2508412.223348                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 642236.009655                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 1160882.381955                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 2508412.223348                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 642236.009655                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 1160882.381955                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data  1068.504892                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total  1068.504892                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             581                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                581                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2074                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2074                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst   5214948088                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   5214948088                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2655                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2655                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.781168                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.781168                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 2514439.772420                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 2514439.772420                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2073                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2073                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst   5199938539                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   5199938539                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.780791                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.780791                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 2508412.223348                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 2508412.223348                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                523                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   523                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1871                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1871                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1130960083                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1130960083                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2394                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2394                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.781537                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.781537                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 604468.243185                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 604468.243185                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1871                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1871                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1118948186                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1118948186                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.781537                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.781537                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 598048.202031                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 598048.202031                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.mshrUncacheable::cpu.data         3840                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total         3840                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data   5050867503                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total   5050867503                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 1315330.078906                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 1315330.078906                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           2353                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2353                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3515                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3515                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   2362691142                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2362691142                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         5868                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          5868                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.599012                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.599012                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 672173.866856                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 672173.866856                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         3515                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         3515                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2340134962                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2340134962                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.599012                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.599012                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 665756.745946                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 665756.745946                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WriteReq.mshrUncacheable::cpu.data      4723202                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total      4723202                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks         2139                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2139                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2139                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2139                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         3277                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             3277                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         3277                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         3277                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  6583.115901                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        20806                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       7458                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.789756                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      430000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1805.778805                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4777.337097                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.055108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.145793                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.200901                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           7457                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   32                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  120                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  718                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 6587                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.227570                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     173922                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    173922                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           132608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           348544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              481152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       132608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          132608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data       4723202                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          4723202                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2072                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data              9226                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                11298                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data          4723202                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total             4723202                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst              172678                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data              453863                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total                 626541                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst          172678                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total             172678                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data            6150408                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               6150408                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst             172678                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data            6604271                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total               6776949                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 3840                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                9427                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             4723202                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            4723202                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1871                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1871                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5587                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      9469001                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      9469001                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 9469001                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      5204354                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      5204354                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5204354                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            9457544                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  9457544    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              9457544                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         39811387559                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        14216782613                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           7463                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadReq                3840                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp              12367                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq            4723202                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp           4723202                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         3277                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2145                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4474                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                3                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2394                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2394                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2660                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          5868                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7459                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9478364                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                9485823                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       307136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5465538                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 5772674                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               6                       # Total snoops (Count)
system.tol2bus.snoopTraffic                       320                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           4737968                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000003                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.001838                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 4737952    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      16      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             4737968                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 767949433471                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2967837204                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2498985                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1488540383                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         20820                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         9900                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
