Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c933e1da10854b9eb1206050b8f1593c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mux16_1_TB_behav xil_defaultlib.Mux16_1_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.Mux2_1 [mux2_1_default]
Compiling architecture structural of entity xil_defaultlib.Mux4_1 [mux4_1_default]
Compiling architecture structural of entity xil_defaultlib.Mux16_1 [mux16_1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux16_1_tb
Built simulation snapshot Mux16_1_TB_behav
