Timing Analyzer report for ads_bus_system
Tue Dec  2 14:06:00 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 37. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ads_bus_system                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.5%      ;
;     Processor 3            ;   2.2%      ;
;     Processors 4-8         ;   2.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------+
; SDC File List                                                         ;
+-----------------------------------+--------+--------------------------+
; SDC File Path                     ; Status ; Read at                  ;
+-----------------------------------+--------+--------------------------+
; ../constraints/ads_bus_system.sdc ; OK     ; Tue Dec  2 14:05:59 2025 ;
+-----------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 235.57 MHz ; 235.57 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.245 ; -1630.382       ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.301 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.820 ; -328.339           ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.954 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -876.344                      ;
+----------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.245 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; bus_bridge_master:master2_bridge|master_port:master|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.170      ;
; -3.021 ; slave:slave1_inst|slave_port:sp|counter[4]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.954      ;
; -3.007 ; slave:slave1_inst|slave_port:sp|counter[6]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.940      ;
; -2.985 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|counter[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.918      ;
; -2.976 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave1_inst|slave_port:sp|srdata_OTERM5_OTERM21_OTERM33            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 4.006      ;
; -2.972 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|counter[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.897      ;
; -2.972 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.905      ;
; -2.959 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave1_inst|slave_port:sp|srdata_OTERM5_OTERM21_OTERM35_OTERM209   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 3.989      ;
; -2.950 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave1_inst|slave_port:sp|srdata_OTERM5_OTERM21_OTERM35_OTERM207   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 3.980      ;
; -2.936 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|Mux0~2_OTERM229_OTERM549                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.960      ;
; -2.925 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; bus_bridge_master:master2_bridge|master_port:master|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.850      ;
; -2.924 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|Mux0~0_OTERM231_OTERM553                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.948      ;
; -2.923 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave1_inst|slave_port:sp|srdata_OTERM5_OTERM21_OTERM31            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 3.953      ;
; -2.916 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; master_port:master1_port|counter[3]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.849      ;
; -2.916 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.849      ;
; -2.915 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata_OTERM13_OTERM25_OTERM57           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.031      ; 3.941      ;
; -2.913 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~118               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.816      ;
; -2.911 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|Mux0~0_OTERM231_OTERM555                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.031      ; 3.937      ;
; -2.910 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~106               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.813      ;
; -2.893 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|counter[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.818      ;
; -2.890 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~153               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.815      ;
; -2.887 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~161               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.812      ;
; -2.882 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~127               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.785      ;
; -2.879 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~139               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.782      ;
; -2.875 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~164               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 3.781      ;
; -2.873 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~167               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 3.779      ;
; -2.873 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata_OTERM13_OTERM25_OTERM53           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.318     ; 3.550      ;
; -2.855 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~13                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.758      ;
; -2.847 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~158               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 3.753      ;
; -2.847 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata_OTERM13_OTERM27_OTERM47           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.318     ; 3.524      ;
; -2.841 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]                                             ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.407      ;
; -2.839 ; master_port:master1_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|counter[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.764      ;
; -2.834 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.767      ;
; -2.828 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~153               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.738      ;
; -2.827 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~42                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.752      ;
; -2.825 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~161               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.735      ;
; -2.823 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~85                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.726      ;
; -2.823 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~97                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.726      ;
; -2.823 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~118               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.743      ;
; -2.820 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~106               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.740      ;
; -2.819 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~65                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.722      ;
; -2.818 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~148               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.721      ;
; -2.818 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~160               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.721      ;
; -2.817 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~157               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.728      ;
; -2.814 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~73                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.725      ;
; -2.813 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~115               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.724      ;
; -2.809 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~55                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.712      ;
; -2.809 ; slave:slave2_inst|slave_port:sp|Mux0~2_OTERM229_OTERM549                                                                      ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM157    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.421     ; 3.383      ;
; -2.801 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~52                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.737      ;
; -2.799 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~43                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.727      ;
; -2.799 ; master_port:master1_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|counter[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.732      ;
; -2.796 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~147               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.721      ;
; -2.795 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.728      ;
; -2.794 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|counter[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.719      ;
; -2.793 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~76                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.696      ;
; -2.791 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~64                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.694      ;
; -2.788 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~127               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.708      ;
; -2.787 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~94                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.698      ;
; -2.786 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|counter[0]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.711      ;
; -2.785 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~139               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.705      ;
; -2.783 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~88                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.694      ;
; -2.783 ; master_port:master1_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.716      ;
; -2.782 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~47                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.710      ;
; -2.782 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.707      ;
; -2.781 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~49                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.709      ;
; -2.781 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~164               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.704      ;
; -2.779 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~0                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.704      ;
; -2.779 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~167               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.702      ;
; -2.776 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~51                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.712      ;
; -2.765 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~13                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.685      ;
; -2.765 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~42                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.675      ;
; -2.762 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[1]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~118               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.665      ;
; -2.760 ; master_port:master1_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|counter[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.685      ;
; -2.760 ; master_port:master1_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|counter[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.685      ;
; -2.759 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[1]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~106               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 3.662      ;
; -2.756 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|wp[1]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~118               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.658      ;
; -2.755 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~48                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.680      ;
; -2.753 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~56                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.678      ;
; -2.753 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|wp[1]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~106               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.655      ;
; -2.753 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~158               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.676      ;
; -2.752 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~33                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.660      ;
; -2.748 ; master_port:master1_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.673      ;
; -2.747 ; slave:slave1_inst|slave_port:sp|counter[4]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.680      ;
; -2.747 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~165               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.657      ;
; -2.746 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~155               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.656      ;
; -2.745 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~70                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.672      ;
; -2.744 ; slave:slave1_inst|slave_port:sp|counter[5]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.677      ;
; -2.741 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.426     ; 3.310      ;
; -2.739 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[1]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~153               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.664      ;
; -2.739 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~52                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.660      ;
; -2.737 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~43                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.650      ;
; -2.736 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[1]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~161               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.661      ;
; -2.734 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~147               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.644      ;
; -2.733 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|wp[1]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~153               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.657      ;
; -2.733 ; slave:slave1_inst|slave_port:sp|counter[6]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.666      ;
; -2.733 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~97                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.653      ;
; -2.733 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~85                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.653      ;
; -2.732 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~21                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.657      ;
; -2.732 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~37                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.640      ;
; -2.731 ; slave:slave1_inst|slave_port:sp|counter[4]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.663      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.301 ; slave:slave1_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.875      ;
; 0.301 ; slave:slave2_inst|slave_port:sp|smemwdata[6]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.870      ;
; 0.306 ; slave:slave1_inst|slave_port:sp|smemwdata[0]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.880      ;
; 0.306 ; slave:slave2_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.871      ;
; 0.310 ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.878      ;
; 0.310 ; slave:slave2_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.878      ;
; 0.310 ; slave:slave2_inst|slave_port:sp|smemaddr[11]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.878      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.886      ;
; 0.314 ; slave:slave2_inst|slave_port:sp|smemwdata[2]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.883      ;
; 0.315 ; slave:slave1_inst|slave_port:sp|smemwdata[5]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.888      ;
; 0.315 ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.883      ;
; 0.315 ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.880      ;
; 0.317 ; slave:slave1_inst|slave_port:sp|smemwdata[3]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.890      ;
; 0.317 ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.884      ;
; 0.318 ; slave:slave1_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.886      ;
; 0.319 ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.886      ;
; 0.321 ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.888      ;
; 0.324 ; slave:slave2_inst|slave_port:sp|smemaddr[9]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.892      ;
; 0.327 ; slave:slave2_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.890      ;
; 0.331 ; slave:slave2_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.900      ;
; 0.332 ; slave:slave2_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 0.892      ;
; 0.335 ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.901      ;
; 0.337 ; slave:slave2_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.905      ;
; 0.338 ; slave:slave1_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.906      ;
; 0.339 ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.907      ;
; 0.341 ; slave:slave1_inst|slave_port:sp|smemaddr[9]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.909      ;
; 0.342 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; master_port:master1_port|rdata[5]_OTERM185                                         ; master_port:master1_port|rdata[5]_OTERM185                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master_port:master1_port|rdata[4]_OTERM201                                         ; master_port:master1_port|rdata[4]_OTERM201                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master_port:master1_port|rdata[3]_OTERM191                                         ; master_port:master1_port|rdata[3]_OTERM191                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master_port:master1_port|rdata[2]_OTERM197                                         ; master_port:master1_port|rdata[2]_OTERM197                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master_port:master1_port|rdata[1]_OTERM203                                         ; master_port:master1_port|rdata[1]_OTERM203                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master_port:master1_port|rdata[0]_OTERM205                                         ; master_port:master1_port|rdata[0]_OTERM205                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_state.DEMO_WAIT                                                               ; demo_state.DEMO_WAIT                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[6]                                                                    ; demo_counter[6]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[11]                                                                   ; demo_counter[11]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[13]                                                                   ; demo_counter[13]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[14]                                                                   ; demo_counter[14]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[15]                                                                   ; demo_counter[15]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; data_pattern[0]                                                                    ; data_pattern[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave2_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 0.903      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|bb_addr[2]                                        ; bus_bridge_master:master2_bridge|bb_addr[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~23                          ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~23                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~2                           ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~2                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~107                         ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~107                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~128                         ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~128                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; slave:slave1_inst|slave_port:sp|smemaddr[3]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.912      ;
; 0.344 ; demo_counter[2]                                                                    ; demo_counter[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; demo_counter[3]                                                                    ; demo_counter[3]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; demo_counter[4]                                                                    ; demo_counter[4]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; demo_counter[5]                                                                    ; demo_counter[5]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; demo_counter[7]                                                                    ; demo_counter[7]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; demo_counter[8]                                                                    ; demo_counter[8]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; demo_counter[9]                                                                    ; demo_counter[9]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; demo_counter[10]                                                                   ; demo_counter[10]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; demo_counter[12]                                                                   ; demo_counter[12]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; slave:slave2_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.907      ;
; 0.344 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                          ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.820 ; reset_sync[2] ; m1_daddr[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 2.729      ;
; -1.820 ; reset_sync[2] ; m1_daddr[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 2.729      ;
; -1.820 ; reset_sync[2] ; m1_daddr[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 2.729      ;
; -1.819 ; reset_sync[2] ; m1_dwdata[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.731      ;
; -1.819 ; reset_sync[2] ; m1_dwdata[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.731      ;
; -1.819 ; reset_sync[2] ; m1_dwdata[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.731      ;
; -1.819 ; reset_sync[2] ; m1_dwdata[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.731      ;
; -1.819 ; reset_sync[2] ; m1_dwdata[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.731      ;
; -1.819 ; reset_sync[2] ; m1_dwdata[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.731      ;
; -1.819 ; reset_sync[2] ; m1_dwdata[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.731      ;
; -1.819 ; reset_sync[2] ; m1_dwdata[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.731      ;
; -1.819 ; reset_sync[2] ; sw_sync2[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 2.725      ;
; -1.819 ; reset_sync[2] ; m1_dmode                                                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.731      ;
; -1.804 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.721      ;
; -1.804 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.721      ;
; -1.804 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.721      ;
; -1.803 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.728      ;
; -1.803 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.728      ;
; -1.803 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.728      ;
; -1.803 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.728      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.721      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.725      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.725      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.725      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.725      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.725      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.725      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.725      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.725      ;
; -1.803 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[15]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.728      ;
; -1.803 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[12]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.728      ;
; -1.803 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[14]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.728      ;
; -1.803 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[13]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.728      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.721      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.721      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.721      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.721      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.721      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.721      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.721      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.722      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.722      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.722      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.722      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.722      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.722      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.722      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.722      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.722      ;
; -1.803 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.726      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[19]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.726      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[16]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.726      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[17]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.726      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[18]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.726      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[20]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.726      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|ready               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.724      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.724      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.724      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.724      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.724      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.724      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.725      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.724      ;
; -1.802 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.724      ;
; -1.488 ; reset_sync[2] ; display_data[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.731      ;
; -1.488 ; reset_sync[2] ; display_data[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.731      ;
; -1.488 ; reset_sync[2] ; display_data[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.731      ;
; -1.488 ; reset_sync[2] ; display_data[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.731      ;
; -1.488 ; reset_sync[2] ; display_data[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.731      ;
; -1.488 ; reset_sync[2] ; display_data[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.731      ;
; -1.488 ; reset_sync[2] ; captured_master                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.245      ; 2.728      ;
; -1.488 ; reset_sync[2] ; display_slave[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.731      ;
; -1.488 ; reset_sync[2] ; display_slave[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.731      ;
; -1.472 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.256      ; 2.723      ;
; -1.472 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.256      ; 2.723      ;
; -1.472 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.256      ; 2.723      ;
; -1.471 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 2.727      ;
; -1.471 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 2.727      ;
; -1.471 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 2.727      ;
; -1.471 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 2.727      ;
; -1.471 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 2.727      ;
; -1.470 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.260      ; 2.725      ;
; -1.470 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.260      ; 2.725      ;
; -1.470 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.260      ; 2.725      ;
; -1.470 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.260      ; 2.725      ;
; -1.470 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.260      ; 2.725      ;
; -1.469 ; reset_sync[2] ; sw_sync2[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.729      ;
; -1.469 ; reset_sync[2] ; key1_sync[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.729      ;
; -1.469 ; reset_sync[2] ; key1_sync[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.729      ;
; -1.469 ; reset_sync[2] ; key1_sync[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.729      ;
; -1.469 ; reset_sync[2] ; data_pattern[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.729      ;
; -1.469 ; reset_sync[2] ; sw_sync1[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.729      ;
; -1.469 ; reset_sync[2] ; sw_sync2[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.729      ;
; -1.468 ; reset_sync[2] ; demo_counter[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.727      ;
; -1.468 ; reset_sync[2] ; demo_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.727      ;
; -1.468 ; reset_sync[2] ; sw_sync1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 2.725      ;
; -1.468 ; reset_sync[2] ; captured_mode                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.728      ;
; -1.467 ; reset_sync[2] ; data_pattern[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.731      ;
; -1.467 ; reset_sync[2] ; data_pattern[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.731      ;
; -1.467 ; reset_sync[2] ; data_pattern[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.731      ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                        ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.954 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 2.559      ;
; 1.954 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 2.559      ;
; 1.954 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|ready           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 2.559      ;
; 1.954 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 2.559      ;
; 1.954 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 2.559      ;
; 1.954 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 2.559      ;
; 1.954 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 2.559      ;
; 1.965 ; reset_sync[2] ; key0_sync[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.567      ;
; 1.965 ; reset_sync[2] ; key0_sync[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.567      ;
; 1.965 ; reset_sync[2] ; key0_sync[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.567      ;
; 1.965 ; reset_sync[2] ; demo_state.DEMO_START                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.567      ;
; 1.965 ; reset_sync[2] ; demo_state.DEMO_WAIT                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.567      ;
; 1.965 ; reset_sync[2] ; demo_counter[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.567      ;
; 1.965 ; reset_sync[2] ; demo_counter[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.567      ;
; 1.965 ; reset_sync[2] ; demo_counter[13]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.567      ;
; 1.965 ; reset_sync[2] ; demo_counter[14]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.567      ;
; 1.965 ; reset_sync[2] ; demo_counter[15]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.567      ;
; 1.965 ; reset_sync[2] ; demo_state.DEMO_COMPLETE                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.567      ;
; 1.965 ; reset_sync[2] ; demo_state.DEMO_DISPLAY                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.567      ;
; 1.965 ; reset_sync[2] ; demo_state.DEMO_IDLE                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.567      ;
; 1.965 ; reset_sync[2] ; m1_dvalid                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 2.570      ;
; 1.972 ; reset_sync[2] ; data_pattern[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.570      ;
; 1.972 ; reset_sync[2] ; data_pattern[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.570      ;
; 1.972 ; reset_sync[2] ; data_pattern[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.570      ;
; 1.972 ; reset_sync[2] ; data_pattern[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.570      ;
; 1.972 ; reset_sync[2] ; data_pattern[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.570      ;
; 1.972 ; reset_sync[2] ; data_pattern[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.570      ;
; 1.972 ; reset_sync[2] ; data_pattern[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.570      ;
; 1.973 ; reset_sync[2] ; sw_sync2[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.567      ;
; 1.973 ; reset_sync[2] ; key1_sync[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.567      ;
; 1.973 ; reset_sync[2] ; key1_sync[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.567      ;
; 1.973 ; reset_sync[2] ; key1_sync[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.567      ;
; 1.973 ; reset_sync[2] ; data_pattern[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.567      ;
; 1.973 ; reset_sync[2] ; demo_counter[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.566      ;
; 1.973 ; reset_sync[2] ; demo_counter[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.566      ;
; 1.973 ; reset_sync[2] ; sw_sync1[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.567      ;
; 1.973 ; reset_sync[2] ; sw_sync2[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.567      ;
; 1.974 ; reset_sync[2] ; demo_counter[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.565      ;
; 1.974 ; reset_sync[2] ; demo_counter[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.565      ;
; 1.974 ; reset_sync[2] ; demo_counter[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.565      ;
; 1.974 ; reset_sync[2] ; demo_counter[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.565      ;
; 1.974 ; reset_sync[2] ; demo_counter[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.565      ;
; 1.974 ; reset_sync[2] ; demo_counter[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.565      ;
; 1.974 ; reset_sync[2] ; demo_counter[9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.565      ;
; 1.974 ; reset_sync[2] ; demo_counter[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.565      ;
; 1.974 ; reset_sync[2] ; demo_counter[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.565      ;
; 1.974 ; reset_sync[2] ; sw_sync1[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 2.564      ;
; 1.974 ; reset_sync[2] ; captured_mode                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.567      ;
; 1.980 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 2.565      ;
; 1.980 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 2.565      ;
; 1.980 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 2.565      ;
; 1.980 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 2.565      ;
; 1.981 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.567      ;
; 1.981 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.562      ;
; 1.981 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.562      ;
; 1.981 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.562      ;
; 1.981 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.562      ;
; 1.981 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.562      ;
; 1.981 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.562      ;
; 1.981 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.562      ;
; 1.981 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.562      ;
; 1.981 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.562      ;
; 1.988 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.419      ; 2.564      ;
; 1.988 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.419      ; 2.564      ;
; 1.988 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.419      ; 2.564      ;
; 1.988 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.419      ; 2.564      ;
; 1.988 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 2.559      ;
; 1.988 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 2.559      ;
; 1.988 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 2.559      ;
; 1.988 ; reset_sync[2] ; sw_sync1[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 2.559      ;
; 1.989 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.564      ;
; 1.989 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.564      ;
; 1.989 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.564      ;
; 1.989 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.564      ;
; 1.989 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.564      ;
; 1.989 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.564      ;
; 1.989 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.564      ;
; 1.989 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.567      ;
; 1.989 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.567      ;
; 1.989 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.567      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.561      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.561      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.561      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.561      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.561      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.561      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.561      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.561      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.561      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.559      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.559      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.559      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.559      ;
; 1.989 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.559      ;
; 1.990 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.562      ;
; 1.990 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.562      ;
; 1.990 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.562      ;
; 1.990 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.562      ;
; 1.990 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.568      ;
; 1.990 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.568      ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 262.95 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.803 ; -1384.574      ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.296 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -1.516 ; -270.391          ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.745 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -876.346                     ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.803 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; bus_bridge_master:master2_bridge|master_port:master|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.736      ;
; -2.629 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|counter[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.570      ;
; -2.615 ; slave:slave1_inst|slave_port:sp|counter[4]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.554      ;
; -2.598 ; slave:slave1_inst|slave_port:sp|counter[6]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.537      ;
; -2.590 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|counter[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.524      ;
; -2.588 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.529      ;
; -2.585 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave1_inst|slave_port:sp|srdata_OTERM5_OTERM21_OTERM33            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.036      ; 3.616      ;
; -2.579 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave1_inst|slave_port:sp|srdata_OTERM5_OTERM21_OTERM35_OTERM209   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.036      ; 3.610      ;
; -2.570 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave1_inst|slave_port:sp|srdata_OTERM5_OTERM21_OTERM35_OTERM207   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.036      ; 3.601      ;
; -2.564 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|Mux0~2_OTERM229_OTERM549                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 3.587      ;
; -2.552 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0 ; slave:slave1_inst|slave_port:sp|srdata_OTERM5_OTERM21_OTERM31            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.036      ; 3.583      ;
; -2.547 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|Mux0~0_OTERM231_OTERM553                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.571      ;
; -2.542 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata_OTERM13_OTERM25_OTERM57           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.031      ; 3.568      ;
; -2.537 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|Mux0~0_OTERM231_OTERM555                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.031      ; 3.563      ;
; -2.522 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                               ; bus_bridge_master:master2_bridge|master_port:master|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.455      ;
; -2.520 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.461      ;
; -2.519 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                               ; master_port:master1_port|counter[3]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.460      ;
; -2.494 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~106               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.406      ;
; -2.494 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~118               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.406      ;
; -2.492 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata_OTERM13_OTERM25_OTERM53           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 3.207      ;
; -2.477 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|counter[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.412      ;
; -2.472 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0 ; slave:slave2_inst|slave_port:sp|srdata_OTERM13_OTERM27_OTERM47           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 3.187      ;
; -2.471 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~153               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.403      ;
; -2.468 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~161               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.400      ;
; -2.466 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~127               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.378      ;
; -2.465 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.406      ;
; -2.463 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~139               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.375      ;
; -2.450 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~164               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.365      ;
; -2.448 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~13                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.360      ;
; -2.448 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~167               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.363      ;
; -2.440 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~73                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.359      ;
; -2.433 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~158               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.348      ;
; -2.433 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]                                             ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 3.045      ;
; -2.430 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~153               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.349      ;
; -2.429 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~118               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.356      ;
; -2.428 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~157               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.347      ;
; -2.428 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~161               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.347      ;
; -2.426 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~115               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.345      ;
; -2.426 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~106               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.353      ;
; -2.425 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~85                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.337      ;
; -2.425 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~97                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.337      ;
; -2.422 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~55                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.334      ;
; -2.421 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~42                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.353      ;
; -2.415 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave2_inst|slave_port:sp|counter[0]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.350      ;
; -2.411 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.352      ;
; -2.410 ; slave:slave1_inst|slave_port:sp|counter[4]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.348      ;
; -2.410 ; master_port:master1_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|counter[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.351      ;
; -2.407 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~160               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.319      ;
; -2.406 ; slave:slave1_inst|slave_port:sp|counter[4]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.345      ;
; -2.406 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~148               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.318      ;
; -2.405 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~65                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.317      ;
; -2.403 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~127               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.330      ;
; -2.403 ; master_port:master1_port|mvalid                                                                                               ; slave:slave1_inst|slave_port:sp|counter[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.337      ;
; -2.400 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~139               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.327      ;
; -2.395 ; slave:slave2_inst|slave_port:sp|Mux0~2_OTERM229_OTERM549                                                                      ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM157    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.374     ; 3.016      ;
; -2.394 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~43                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.329      ;
; -2.393 ; slave:slave1_inst|slave_port:sp|counter[6]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.331      ;
; -2.392 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~147               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.324      ;
; -2.391 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~48                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.323      ;
; -2.390 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~76                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.302      ;
; -2.389 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~64                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.301      ;
; -2.389 ; slave:slave1_inst|slave_port:sp|counter[6]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.328      ;
; -2.388 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~56                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.320      ;
; -2.387 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|counter[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.321      ;
; -2.387 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~164               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.317      ;
; -2.386 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~52                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.328      ;
; -2.386 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~42                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.305      ;
; -2.385 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~94                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.304      ;
; -2.385 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~167               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.315      ;
; -2.382 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~70                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.316      ;
; -2.381 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~0                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.313      ;
; -2.380 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~155               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.298      ;
; -2.380 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~13                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.307      ;
; -2.378 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~165               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.296      ;
; -2.377 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.311      ;
; -2.374 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~88                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.293      ;
; -2.373 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~51                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.315      ;
; -2.370 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~158               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.300      ;
; -2.369 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~37                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.286      ;
; -2.368 ; master_port:master1_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.309      ;
; -2.363 ; slave:slave1_inst|slave_port:sp|counter[5]                                                                                    ; slave:slave1_inst|slave_port:sp|counter[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.302      ;
; -2.363 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|wp[1]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~106               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.275      ;
; -2.363 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|wp[1]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~118               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.275      ;
; -2.362 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|wdata[4]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.290      ;
; -2.361 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|wdata[2]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.289      ;
; -2.360 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[1]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~118               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.272      ;
; -2.360 ; master_port:master1_port|mvalid                                                                                               ; slave:slave2_inst|slave_port:sp|counter[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.295      ;
; -2.359 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~49                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.293      ;
; -2.359 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~47                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.293      ;
; -2.359 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|wdata[6]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.287      ;
; -2.359 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                               ; slave:slave1_inst|slave_port:sp|wdata[0]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.287      ;
; -2.359 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~43                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.281      ;
; -2.357 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]                                                                         ; master_port:master1_port|state.IDLE                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.297      ;
; -2.357 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[1]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~106               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.269      ;
; -2.357 ; reset_sync[2]                                                                                                                 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~147               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.276      ;
; -2.355 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~30                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.297      ;
; -2.355 ; master_port:master1_port|mvalid                                                                                               ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.296      ;
; -2.354 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~21                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.286      ;
; -2.354 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~29                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.273      ;
; -2.354 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]                                                                        ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~39                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.273      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.296 ; slave:slave2_inst|slave_port:sp|smemwdata[6]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.807      ;
; 0.298 ; master_port:master1_port|rdata[5]_OTERM185                                         ; master_port:master1_port|rdata[5]_OTERM185                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; master_port:master1_port|rdata[4]_OTERM201                                         ; master_port:master1_port|rdata[4]_OTERM201                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; master_port:master1_port|rdata[3]_OTERM191                                         ; master_port:master1_port|rdata[3]_OTERM191                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; master_port:master1_port|rdata[2]_OTERM197                                         ; master_port:master1_port|rdata[2]_OTERM197                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; master_port:master1_port|rdata[1]_OTERM203                                         ; master_port:master1_port|rdata[1]_OTERM203                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; master_port:master1_port|rdata[0]_OTERM205                                         ; master_port:master1_port|rdata[0]_OTERM205                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_state.DEMO_WAIT                                                               ; demo_state.DEMO_WAIT                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_counter[6]                                                                    ; demo_counter[6]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_counter[11]                                                                   ; demo_counter[11]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_counter[13]                                                                   ; demo_counter[13]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_counter[14]                                                                   ; demo_counter[14]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_counter[15]                                                                   ; demo_counter[15]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; slave:slave1_inst|slave_port:sp|smemwdata[0]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.815      ;
; 0.299 ; slave:slave1_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.815      ;
; 0.299 ; demo_counter[2]                                                                    ; demo_counter[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[3]                                                                    ; demo_counter[3]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[4]                                                                    ; demo_counter[4]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[5]                                                                    ; demo_counter[5]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[7]                                                                    ; demo_counter[7]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[8]                                                                    ; demo_counter[8]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[9]                                                                    ; demo_counter[9]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[10]                                                                   ; demo_counter[10]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[12]                                                                   ; demo_counter[12]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; data_pattern[0]                                                                    ; data_pattern[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|bb_addr[2]                                        ; bus_bridge_master:master2_bridge|bb_addr[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~23                          ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~23                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~2                           ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~2                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~107                         ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~107                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~128                         ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~128                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~86                          ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~86                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~149                         ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~149                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; slave:slave2_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.810      ;
; 0.302 ; slave:slave2_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.809      ;
; 0.303 ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.810      ;
; 0.303 ; slave:slave2_inst|slave_port:sp|smemaddr[11]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.812      ;
; 0.304 ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.820      ;
; 0.304 ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 0.812      ;
; 0.305 ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 0.813      ;
; 0.306 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.519      ;
; 0.306 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]    ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.519      ;
; 0.307 ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.817      ;
; 0.307 ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.817      ;
; 0.307 ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 0.815      ;
; 0.307 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]       ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]       ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.519      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave1_inst|slave_port:sp|smemaddr[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave1_inst|slave_port:sp|smemaddr[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                           ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.516 ; reset_sync[2] ; m1_daddr[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.434      ;
; -1.516 ; reset_sync[2] ; m1_daddr[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.434      ;
; -1.516 ; reset_sync[2] ; m1_daddr[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.434      ;
; -1.516 ; reset_sync[2] ; m1_dwdata[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.437      ;
; -1.516 ; reset_sync[2] ; m1_dwdata[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.437      ;
; -1.516 ; reset_sync[2] ; m1_dwdata[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.437      ;
; -1.516 ; reset_sync[2] ; m1_dwdata[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.437      ;
; -1.516 ; reset_sync[2] ; m1_dwdata[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.437      ;
; -1.516 ; reset_sync[2] ; m1_dwdata[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.437      ;
; -1.516 ; reset_sync[2] ; m1_dwdata[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.437      ;
; -1.516 ; reset_sync[2] ; m1_dwdata[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.437      ;
; -1.516 ; reset_sync[2] ; m1_dmode                                                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.437      ;
; -1.515 ; reset_sync[2] ; sw_sync2[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.430      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.434      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.434      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.434      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.434      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[15]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.434      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[12]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.434      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[14]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.434      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[13]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.434      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|ready               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.430      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.430      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.430      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.430      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.430      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.430      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.431      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.430      ;
; -1.502 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.430      ;
; -1.502 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.426      ;
; -1.502 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.426      ;
; -1.502 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.432      ;
; -1.502 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.426      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.427      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.431      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.431      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.431      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.431      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.431      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.431      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.431      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.431      ;
; -1.501 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[19]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.432      ;
; -1.501 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[16]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.432      ;
; -1.501 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[17]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.432      ;
; -1.501 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[18]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.432      ;
; -1.501 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[20]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.432      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.427      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.427      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.427      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.427      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.427      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.427      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.427      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.428      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.428      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.428      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.428      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.428      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.428      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.428      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.428      ;
; -1.501 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.428      ;
; -1.220 ; reset_sync[2] ; display_data[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.221      ; 2.436      ;
; -1.220 ; reset_sync[2] ; display_data[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.221      ; 2.436      ;
; -1.220 ; reset_sync[2] ; display_data[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.221      ; 2.436      ;
; -1.220 ; reset_sync[2] ; display_data[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.221      ; 2.436      ;
; -1.220 ; reset_sync[2] ; display_data[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.221      ; 2.436      ;
; -1.220 ; reset_sync[2] ; display_data[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.221      ; 2.436      ;
; -1.220 ; reset_sync[2] ; captured_master                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.218      ; 2.433      ;
; -1.220 ; reset_sync[2] ; display_slave[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.221      ; 2.436      ;
; -1.220 ; reset_sync[2] ; display_slave[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.221      ; 2.436      ;
; -1.209 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.225      ; 2.429      ;
; -1.209 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.225      ; 2.429      ;
; -1.209 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.225      ; 2.429      ;
; -1.208 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.228      ; 2.431      ;
; -1.208 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.228      ; 2.431      ;
; -1.208 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.228      ; 2.431      ;
; -1.208 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.228      ; 2.431      ;
; -1.208 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.228      ; 2.431      ;
; -1.208 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.230      ; 2.433      ;
; -1.208 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.230      ; 2.433      ;
; -1.208 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.230      ; 2.433      ;
; -1.208 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.230      ; 2.433      ;
; -1.208 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.230      ; 2.433      ;
; -1.201 ; reset_sync[2] ; demo_counter[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.237      ; 2.433      ;
; -1.201 ; reset_sync[2] ; demo_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.237      ; 2.433      ;
; -1.200 ; reset_sync[2] ; sw_sync2[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.239      ; 2.434      ;
; -1.200 ; reset_sync[2] ; key1_sync[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.239      ; 2.434      ;
; -1.200 ; reset_sync[2] ; key1_sync[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.239      ; 2.434      ;
; -1.200 ; reset_sync[2] ; key1_sync[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.239      ; 2.434      ;
; -1.200 ; reset_sync[2] ; data_pattern[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.239      ; 2.434      ;
; -1.200 ; reset_sync[2] ; data_pattern[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.242      ; 2.437      ;
; -1.200 ; reset_sync[2] ; data_pattern[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.242      ; 2.437      ;
; -1.200 ; reset_sync[2] ; data_pattern[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.242      ; 2.437      ;
; -1.200 ; reset_sync[2] ; data_pattern[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.242      ; 2.437      ;
; -1.200 ; reset_sync[2] ; data_pattern[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.242      ; 2.437      ;
; -1.200 ; reset_sync[2] ; demo_counter[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.236      ; 2.431      ;
; -1.200 ; reset_sync[2] ; demo_counter[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.236      ; 2.431      ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                         ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.745 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.287      ;
; 1.745 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.287      ;
; 1.745 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|ready           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.287      ;
; 1.745 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.287      ;
; 1.745 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.287      ;
; 1.745 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.287      ;
; 1.745 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.287      ;
; 1.754 ; reset_sync[2] ; key0_sync[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.295      ;
; 1.754 ; reset_sync[2] ; key0_sync[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.295      ;
; 1.754 ; reset_sync[2] ; key0_sync[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.295      ;
; 1.754 ; reset_sync[2] ; demo_state.DEMO_START                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.295      ;
; 1.754 ; reset_sync[2] ; demo_state.DEMO_WAIT                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.295      ;
; 1.754 ; reset_sync[2] ; demo_counter[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.295      ;
; 1.754 ; reset_sync[2] ; demo_counter[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.295      ;
; 1.754 ; reset_sync[2] ; demo_counter[13]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.295      ;
; 1.754 ; reset_sync[2] ; demo_counter[14]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.295      ;
; 1.754 ; reset_sync[2] ; demo_counter[15]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.295      ;
; 1.754 ; reset_sync[2] ; demo_state.DEMO_COMPLETE                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.295      ;
; 1.754 ; reset_sync[2] ; demo_state.DEMO_DISPLAY                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.295      ;
; 1.754 ; reset_sync[2] ; demo_state.DEMO_IDLE                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.295      ;
; 1.754 ; reset_sync[2] ; m1_dvalid                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.298      ;
; 1.760 ; reset_sync[2] ; sw_sync2[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.294      ;
; 1.760 ; reset_sync[2] ; key1_sync[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.294      ;
; 1.760 ; reset_sync[2] ; key1_sync[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.294      ;
; 1.760 ; reset_sync[2] ; key1_sync[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.294      ;
; 1.760 ; reset_sync[2] ; data_pattern[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.294      ;
; 1.760 ; reset_sync[2] ; sw_sync1[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.294      ;
; 1.760 ; reset_sync[2] ; sw_sync2[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.294      ;
; 1.761 ; reset_sync[2] ; sw_sync1[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 2.291      ;
; 1.761 ; reset_sync[2] ; captured_mode                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.294      ;
; 1.762 ; reset_sync[2] ; data_pattern[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.299      ;
; 1.762 ; reset_sync[2] ; data_pattern[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.299      ;
; 1.762 ; reset_sync[2] ; data_pattern[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.299      ;
; 1.762 ; reset_sync[2] ; data_pattern[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.299      ;
; 1.762 ; reset_sync[2] ; data_pattern[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.299      ;
; 1.762 ; reset_sync[2] ; demo_counter[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.295      ;
; 1.762 ; reset_sync[2] ; demo_counter[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.295      ;
; 1.762 ; reset_sync[2] ; demo_counter[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.293      ;
; 1.762 ; reset_sync[2] ; demo_counter[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.293      ;
; 1.762 ; reset_sync[2] ; demo_counter[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.293      ;
; 1.762 ; reset_sync[2] ; demo_counter[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.293      ;
; 1.762 ; reset_sync[2] ; demo_counter[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.293      ;
; 1.762 ; reset_sync[2] ; demo_counter[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.293      ;
; 1.762 ; reset_sync[2] ; demo_counter[9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.293      ;
; 1.762 ; reset_sync[2] ; demo_counter[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.293      ;
; 1.762 ; reset_sync[2] ; demo_counter[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.293      ;
; 1.762 ; reset_sync[2] ; data_pattern[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.299      ;
; 1.762 ; reset_sync[2] ; data_pattern[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.299      ;
; 1.771 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.294      ;
; 1.771 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.294      ;
; 1.771 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.294      ;
; 1.771 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.294      ;
; 1.772 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 2.296      ;
; 1.772 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.291      ;
; 1.772 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.291      ;
; 1.772 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.291      ;
; 1.772 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.291      ;
; 1.772 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.291      ;
; 1.772 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.291      ;
; 1.772 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.291      ;
; 1.772 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.291      ;
; 1.772 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.291      ;
; 1.777 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.296      ;
; 1.777 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.296      ;
; 1.777 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.296      ;
; 1.777 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.287      ;
; 1.777 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.287      ;
; 1.777 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.287      ;
; 1.777 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.287      ;
; 1.777 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.287      ;
; 1.777 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.287      ;
; 1.777 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.287      ;
; 1.777 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.287      ;
; 1.777 ; reset_sync[2] ; sw_sync1[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.287      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 2.293      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 2.293      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 2.293      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 2.293      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 2.293      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 2.293      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 2.293      ;
; 1.778 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.291      ;
; 1.778 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.291      ;
; 1.778 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.291      ;
; 1.778 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.291      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
; 1.778 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.296      ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.389 ; -593.195       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.141 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.668 ; -111.000          ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.139 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -1088.707                    ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                          ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.389 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]          ; bus_bridge_master:master2_bridge|master_port:master|counter[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.333      ;
; -1.309 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~153            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.240      ;
; -1.308 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~118            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.246      ;
; -1.308 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~161            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.239      ;
; -1.307 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~106            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.245      ;
; -1.299 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~42             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.230      ;
; -1.296 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~164            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.237      ;
; -1.294 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2          ; slave:slave1_inst|slave_port:sp|counter[7]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.240      ;
; -1.293 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~167            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.234      ;
; -1.288 ; slave:slave1_inst|slave_port:sp|counter[4]               ; slave:slave1_inst|slave_port:sp|counter[3]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.238      ;
; -1.284 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~127            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.222      ;
; -1.282 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~139            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.220      ;
; -1.280 ; slave:slave1_inst|slave_port:sp|counter[6]               ; slave:slave1_inst|slave_port:sp|counter[3]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.230      ;
; -1.279 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~158            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.220      ;
; -1.279 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~43             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.213      ;
; -1.279 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~147            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.210      ;
; -1.273 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2          ; slave:slave2_inst|slave_port:sp|counter[3]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.225      ;
; -1.272 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~13             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.210      ;
; -1.270 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~0              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.201      ;
; -1.269 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]          ; master_port:master1_port|counter[3]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.221      ;
; -1.268 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~52             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.209      ;
; -1.267 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~160            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.205      ;
; -1.267 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~148            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.205      ;
; -1.266 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~65             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.204      ;
; -1.257 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~51             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.198      ;
; -1.254 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2          ; slave:slave2_inst|slave_port:sp|counter[2]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.206      ;
; -1.254 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~64             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.192      ;
; -1.252 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~118            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.181      ;
; -1.252 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~76             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.190      ;
; -1.251 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~106            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.180      ;
; -1.251 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~97             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.189      ;
; -1.251 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~85             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.189      ;
; -1.249 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~115            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.194      ;
; -1.247 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~94             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.192      ;
; -1.246 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~157            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.191      ;
; -1.245 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~164            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.177      ;
; -1.245 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~73             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.190      ;
; -1.244 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~55             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.182      ;
; -1.242 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~167            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.174      ;
; -1.238 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~153            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.180      ;
; -1.237 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~161            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.179      ;
; -1.237 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2          ; slave:slave2_inst|slave_port:sp|counter[5]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.184      ;
; -1.233 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~127            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.162      ;
; -1.231 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~139            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.160      ;
; -1.228 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~42             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.170      ;
; -1.228 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~158            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.160      ;
; -1.228 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~47             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.162      ;
; -1.226 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~88             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.171      ;
; -1.226 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~49             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.160      ;
; -1.223 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~48             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.154      ;
; -1.220 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~56             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.151      ;
; -1.220 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~70             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.154      ;
; -1.216 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~13             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.145      ;
; -1.216 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~148            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.145      ;
; -1.216 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~160            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.145      ;
; -1.215 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~65             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.144      ;
; -1.215 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~155            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.159      ;
; -1.214 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~21             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.145      ;
; -1.213 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~165            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.157      ;
; -1.213 ; master_port:master1_port|mvalid                          ; slave:slave1_inst|slave_port:sp|counter[7]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.159      ;
; -1.208 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~43             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.153      ;
; -1.208 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~147            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.150      ;
; -1.204 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]          ; bus_bridge_master:master2_bridge|master_port:master|counter[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.148      ;
; -1.203 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~64             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.132      ;
; -1.202 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2          ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.154      ;
; -1.201 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~76             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.130      ;
; -1.199 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~30             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.140      ;
; -1.197 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~52             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.149      ;
; -1.197 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~31             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.138      ;
; -1.195 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~157            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.131      ;
; -1.195 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~85             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.124      ;
; -1.195 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~97             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.124      ;
; -1.194 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~0              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.136      ;
; -1.194 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~73             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.130      ;
; -1.193 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~55             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.122      ;
; -1.193 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~115            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.129      ;
; -1.193 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~33             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.136      ;
; -1.193 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~39             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.138      ;
; -1.193 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~29             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.138      ;
; -1.192 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~26             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.126      ;
; -1.192 ; master_port:master1_port|mvalid                          ; slave:slave2_inst|slave_port:sp|counter[3]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.144      ;
; -1.191 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~94             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.127      ;
; -1.189 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~27             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.120      ;
; -1.188 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~35             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.119      ;
; -1.186 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~51             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.138      ;
; -1.186 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~37             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.129      ;
; -1.180 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~28             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.114      ;
; -1.176 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2          ; slave:slave2_inst|slave_port:sp|counter[0]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.123      ;
; -1.173 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~25             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.118      ;
; -1.173 ; master_port:master1_port|mvalid                          ; slave:slave2_inst|slave_port:sp|counter[2]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.125      ;
; -1.170 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~88             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.106      ;
; -1.168 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2          ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.120      ;
; -1.167 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~105            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.098      ;
; -1.165 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[1]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~118            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.094      ;
; -1.164 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~155            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.099      ;
; -1.164 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[1]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~106            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.093      ;
; -1.164 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~38             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.105      ;
; -1.163 ; reset_sync[2]                                            ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~32             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.104      ;
; -1.162 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]   ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~165            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.097      ;
; -1.161 ; slave:slave2_inst|slave_port:sp|Mux0~2_OTERM229_OTERM549 ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM157 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 1.921      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.141 ; slave:slave2_inst|slave_port:sp|smemwdata[6]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.466      ;
; 0.141 ; slave:slave1_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.471      ;
; 0.145 ; slave:slave1_inst|slave_port:sp|smemwdata[0]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.475      ;
; 0.148 ; slave:slave1_inst|slave_port:sp|smemwdata[3]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; slave:slave1_inst|slave_port:sp|smemwdata[5]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.477      ;
; 0.149 ; slave:slave2_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.473      ;
; 0.149 ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.479      ;
; 0.150 ; slave:slave2_inst|slave_port:sp|smemwdata[2]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.476      ;
; 0.152 ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; slave:slave1_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.480      ;
; 0.154 ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; slave:slave2_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; slave:slave2_inst|slave_port:sp|smemaddr[11]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.481      ;
; 0.156 ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; slave:slave2_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.483      ;
; 0.157 ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.480      ;
; 0.164 ; slave:slave2_inst|slave_port:sp|smemaddr[9]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; slave:slave2_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.491      ;
; 0.165 ; slave:slave1_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; slave:slave1_inst|slave_port:sp|smemaddr[9]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; slave:slave1_inst|slave_port:sp|smemaddr[3]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.493      ;
; 0.169 ; slave:slave2_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.490      ;
; 0.169 ; slave:slave1_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.496      ;
; 0.170 ; slave:slave2_inst|slave_port:sp|smemaddr[9]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.496      ;
; 0.171 ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.495      ;
; 0.174 ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.497      ;
; 0.175 ; slave:slave2_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.499      ;
; 0.176 ; slave:slave2_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 0.495      ;
; 0.178 ; slave:slave2_inst|slave_port:sp|smemaddr[3]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.504      ;
; 0.178 ; slave:slave2_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.500      ;
; 0.178 ; slave:slave2_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.500      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; master_port:master1_port|rdata[5]_OTERM185                                         ; master_port:master1_port|rdata[5]_OTERM185                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; master_port:master1_port|rdata[4]_OTERM201                                         ; master_port:master1_port|rdata[4]_OTERM201                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; master_port:master1_port|rdata[3]_OTERM191                                         ; master_port:master1_port|rdata[3]_OTERM191                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; master_port:master1_port|rdata[2]_OTERM197                                         ; master_port:master1_port|rdata[2]_OTERM197                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; master_port:master1_port|rdata[1]_OTERM203                                         ; master_port:master1_port|rdata[1]_OTERM203                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; master_port:master1_port|rdata[0]_OTERM205                                         ; master_port:master1_port|rdata[0]_OTERM205                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; slave:slave1_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.501      ;
; 0.178 ; demo_state.DEMO_WAIT                                                               ; demo_state.DEMO_WAIT                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[2]                                                                    ; demo_counter[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[3]                                                                    ; demo_counter[3]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[4]                                                                    ; demo_counter[4]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[5]                                                                    ; demo_counter[5]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[6]                                                                    ; demo_counter[6]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[7]                                                                    ; demo_counter[7]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[8]                                                                    ; demo_counter[8]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[9]                                                                    ; demo_counter[9]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[10]                                                                   ; demo_counter[10]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[11]                                                                   ; demo_counter[11]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[12]                                                                   ; demo_counter[12]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[13]                                                                   ; demo_counter[13]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[14]                                                                   ; demo_counter[14]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[15]                                                                   ; demo_counter[15]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.505      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.503      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|bb_addr[2]                                        ; bus_bridge_master:master2_bridge|bb_addr[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~23                          ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~23                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~2                           ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~2                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                           ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.668 ; reset_sync[2] ; sw_sync2[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.595      ;
; -0.667 ; reset_sync[2] ; m1_daddr[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.598      ;
; -0.667 ; reset_sync[2] ; m1_daddr[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.598      ;
; -0.667 ; reset_sync[2] ; m1_daddr[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.598      ;
; -0.667 ; reset_sync[2] ; m1_dwdata[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.601      ;
; -0.667 ; reset_sync[2] ; m1_dwdata[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.601      ;
; -0.667 ; reset_sync[2] ; m1_dwdata[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.601      ;
; -0.667 ; reset_sync[2] ; m1_dwdata[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.601      ;
; -0.667 ; reset_sync[2] ; m1_dwdata[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.601      ;
; -0.667 ; reset_sync[2] ; m1_dwdata[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.601      ;
; -0.667 ; reset_sync[2] ; m1_dwdata[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.601      ;
; -0.667 ; reset_sync[2] ; m1_dwdata[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.601      ;
; -0.667 ; reset_sync[2] ; m1_dmode                                                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.601      ;
; -0.658 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.601      ;
; -0.658 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.601      ;
; -0.658 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.601      ;
; -0.658 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.601      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 1.594      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.598      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.598      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.598      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.598      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.598      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.598      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.598      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.598      ;
; -0.658 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[15]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.601      ;
; -0.658 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[12]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.601      ;
; -0.658 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[14]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.601      ;
; -0.658 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[13]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.601      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 1.594      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 1.594      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 1.594      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 1.594      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 1.594      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 1.594      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 1.594      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 1.595      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 1.595      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 1.595      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 1.595      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 1.595      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 1.595      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 1.595      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 1.595      ;
; -0.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 1.595      ;
; -0.658 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.598      ;
; -0.657 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[19]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.599      ;
; -0.657 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[16]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.599      ;
; -0.657 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[17]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.599      ;
; -0.657 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[18]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.599      ;
; -0.657 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[20]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.599      ;
; -0.657 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|ready               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.597      ;
; -0.657 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.597      ;
; -0.657 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.597      ;
; -0.657 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.597      ;
; -0.657 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.597      ;
; -0.657 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.597      ;
; -0.657 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.597      ;
; -0.657 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.597      ;
; -0.657 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 1.593      ;
; -0.657 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 1.593      ;
; -0.657 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.598      ;
; -0.657 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 1.593      ;
; -0.488 ; reset_sync[2] ; captured_master                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 1.598      ;
; -0.487 ; reset_sync[2] ; display_data[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.601      ;
; -0.487 ; reset_sync[2] ; display_data[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.601      ;
; -0.487 ; reset_sync[2] ; display_data[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.601      ;
; -0.487 ; reset_sync[2] ; display_data[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.601      ;
; -0.487 ; reset_sync[2] ; display_data[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.601      ;
; -0.487 ; reset_sync[2] ; display_data[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.601      ;
; -0.487 ; reset_sync[2] ; display_slave[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.601      ;
; -0.487 ; reset_sync[2] ; display_slave[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.601      ;
; -0.478 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 1.598      ;
; -0.478 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 1.598      ;
; -0.478 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 1.598      ;
; -0.478 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 1.598      ;
; -0.478 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 1.598      ;
; -0.478 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 1.600      ;
; -0.478 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 1.600      ;
; -0.478 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 1.600      ;
; -0.478 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 1.600      ;
; -0.478 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 1.600      ;
; -0.478 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 1.596      ;
; -0.478 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 1.596      ;
; -0.478 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 1.596      ;
; -0.478 ; reset_sync[2] ; demo_counter[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.132      ; 1.597      ;
; -0.478 ; reset_sync[2] ; demo_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.132      ; 1.597      ;
; -0.478 ; reset_sync[2] ; demo_counter[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 1.596      ;
; -0.478 ; reset_sync[2] ; demo_counter[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 1.596      ;
; -0.478 ; reset_sync[2] ; demo_counter[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 1.596      ;
; -0.478 ; reset_sync[2] ; demo_counter[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 1.596      ;
; -0.478 ; reset_sync[2] ; demo_counter[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 1.596      ;
; -0.478 ; reset_sync[2] ; demo_counter[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 1.596      ;
; -0.478 ; reset_sync[2] ; demo_counter[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 1.596      ;
; -0.478 ; reset_sync[2] ; demo_counter[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 1.596      ;
; -0.478 ; reset_sync[2] ; demo_counter[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 1.596      ;
; -0.478 ; reset_sync[2] ; sw_sync1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.130      ; 1.595      ;
; -0.477 ; reset_sync[2] ; sw_sync2[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 1.598      ;
; -0.477 ; reset_sync[2] ; key1_sync[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 1.598      ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                        ;
+-------+---------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.139 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.459      ;
; 1.139 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.459      ;
; 1.139 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|ready          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.459      ;
; 1.139 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.459      ;
; 1.139 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.459      ;
; 1.139 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.459      ;
; 1.139 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.459      ;
; 1.139 ; reset_sync[2] ; key0_sync[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.463      ;
; 1.139 ; reset_sync[2] ; key0_sync[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.463      ;
; 1.139 ; reset_sync[2] ; key0_sync[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.463      ;
; 1.139 ; reset_sync[2] ; demo_state.DEMO_START                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.463      ;
; 1.139 ; reset_sync[2] ; demo_state.DEMO_WAIT                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.463      ;
; 1.139 ; reset_sync[2] ; demo_counter[6]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.463      ;
; 1.139 ; reset_sync[2] ; demo_counter[11]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.463      ;
; 1.139 ; reset_sync[2] ; demo_counter[13]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.463      ;
; 1.139 ; reset_sync[2] ; demo_counter[14]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.463      ;
; 1.139 ; reset_sync[2] ; demo_counter[15]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.463      ;
; 1.139 ; reset_sync[2] ; demo_state.DEMO_COMPLETE                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.463      ;
; 1.139 ; reset_sync[2] ; demo_state.DEMO_DISPLAY                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.463      ;
; 1.139 ; reset_sync[2] ; demo_state.DEMO_IDLE                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.463      ;
; 1.140 ; reset_sync[2] ; m1_dvalid                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.467      ;
; 1.145 ; reset_sync[2] ; sw_sync2[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.464      ;
; 1.145 ; reset_sync[2] ; key1_sync[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.464      ;
; 1.145 ; reset_sync[2] ; key1_sync[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.464      ;
; 1.145 ; reset_sync[2] ; key1_sync[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.464      ;
; 1.145 ; reset_sync[2] ; data_pattern[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.464      ;
; 1.145 ; reset_sync[2] ; data_pattern[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.467      ;
; 1.145 ; reset_sync[2] ; data_pattern[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.467      ;
; 1.145 ; reset_sync[2] ; data_pattern[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.467      ;
; 1.145 ; reset_sync[2] ; data_pattern[4]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.467      ;
; 1.145 ; reset_sync[2] ; data_pattern[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.467      ;
; 1.145 ; reset_sync[2] ; demo_counter[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.462      ;
; 1.145 ; reset_sync[2] ; demo_counter[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.462      ;
; 1.145 ; reset_sync[2] ; demo_counter[4]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.462      ;
; 1.145 ; reset_sync[2] ; demo_counter[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.462      ;
; 1.145 ; reset_sync[2] ; demo_counter[7]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.462      ;
; 1.145 ; reset_sync[2] ; demo_counter[8]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.462      ;
; 1.145 ; reset_sync[2] ; demo_counter[9]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.462      ;
; 1.145 ; reset_sync[2] ; demo_counter[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.462      ;
; 1.145 ; reset_sync[2] ; demo_counter[12]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.462      ;
; 1.145 ; reset_sync[2] ; sw_sync1[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.464      ;
; 1.145 ; reset_sync[2] ; sw_sync2[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.464      ;
; 1.145 ; reset_sync[2] ; data_pattern[6]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.467      ;
; 1.145 ; reset_sync[2] ; data_pattern[7]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.467      ;
; 1.145 ; reset_sync[2] ; sw_sync1[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 1.460      ;
; 1.145 ; reset_sync[2] ; captured_mode                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.464      ;
; 1.146 ; reset_sync[2] ; demo_counter[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.463      ;
; 1.146 ; reset_sync[2] ; demo_counter[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.463      ;
; 1.150 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.466      ;
; 1.150 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.464      ;
; 1.150 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.464      ;
; 1.150 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.464      ;
; 1.150 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.464      ;
; 1.151 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.462      ;
; 1.151 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.462      ;
; 1.151 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.462      ;
; 1.151 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.462      ;
; 1.151 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.462      ;
; 1.151 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.462      ;
; 1.151 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.462      ;
; 1.151 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.462      ;
; 1.151 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.462      ;
; 1.154 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.466      ;
; 1.154 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.466      ;
; 1.154 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.466      ;
; 1.155 ; reset_sync[2] ; display_data[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.467      ;
; 1.155 ; reset_sync[2] ; display_data[4]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.467      ;
; 1.155 ; reset_sync[2] ; display_data[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.467      ;
; 1.155 ; reset_sync[2] ; display_data[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.467      ;
; 1.155 ; reset_sync[2] ; display_data[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.467      ;
; 1.155 ; reset_sync[2] ; display_data[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.467      ;
; 1.155 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 1.464      ;
; 1.155 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.463      ;
; 1.155 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.463      ;
; 1.155 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.463      ;
; 1.155 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.459      ;
; 1.155 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.459      ;
; 1.155 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.459      ;
; 1.155 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.459      ;
; 1.155 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.459      ;
; 1.155 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.459      ;
; 1.155 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.459      ;
; 1.155 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.459      ;
; 1.155 ; reset_sync[2] ; sw_sync1[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.459      ;
; 1.155 ; reset_sync[2] ; captured_master                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.463      ;
; 1.155 ; reset_sync[2] ; display_slave[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.467      ;
; 1.155 ; reset_sync[2] ; display_slave[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.467      ;
; 1.156 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.467      ;
; 1.156 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.467      ;
; 1.156 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[10]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.467      ;
; 1.156 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.467      ;
; 1.156 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.467      ;
; 1.156 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[9]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.467      ;
; 1.156 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.467      ;
; 1.156 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[11]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.467      ;
; 1.156 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.464      ;
; 1.156 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.464      ;
; 1.156 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.464      ;
; 1.156 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.464      ;
; 1.156 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.464      ;
+-------+---------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.245    ; 0.141 ; -1.820   ; 1.139   ; -3.000              ;
;  CLOCK_50        ; -3.245    ; 0.141 ; -1.820   ; 1.139   ; -3.000              ;
; Design-wide TNS  ; -1630.382 ; 0.0   ; -328.339 ; 0.0     ; -1088.707           ;
;  CLOCK_50        ; -1630.382 ; 0.000 ; -328.339 ; 0.000   ; -1088.707           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_BRIDGE_M_TX ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_BRIDGE_S_TX ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_BRIDGE_S_RX      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_BRIDGE_M_RX      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0_BRIDGE_M_TX ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_BRIDGE_S_TX ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0_BRIDGE_M_TX ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_BRIDGE_S_TX ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0_BRIDGE_M_TX ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_BRIDGE_S_TX ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 12225    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 12225    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 210      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 210      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Dec  2 14:05:59 2025
Info: Command: quartus_sta ads_bus_system -c ads_bus_system
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../constraints/ads_bus_system.sdc'
Warning (332174): Ignored filter at ads_bus_system.sdc(12): FPGA_CLK1_50 could not be matched with a port File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 12
Warning (332049): Ignored create_clock at ads_bus_system.sdc(12): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 12
    Info (332050): create_clock -name {FPGA_CLK1_50} -period 20.000 -waveform { 0.000 10.000 } [get_ports {FPGA_CLK1_50}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 12
Warning (332174): Ignored filter at ads_bus_system.sdc(23): FPGA_CLK1_50 could not be matched with a clock File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 23
Warning (332049): Ignored set_clock_latency at ads_bus_system.sdc(23): Positional argument <targets> with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 23
    Info (332050): set_clock_latency -source -early 0.100 [get_clocks {FPGA_CLK1_50}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 23
Warning (332049): Ignored set_clock_latency at ads_bus_system.sdc(24): Positional argument <targets> with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 24
    Info (332050): set_clock_latency -source -late 0.200 [get_clocks {FPGA_CLK1_50}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 24
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at ads_bus_system.sdc(37): GPIO_M1_* could not be matched with a port File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(37): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -min 1.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(37): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(38): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -max 3.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(38): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
Warning (332174): Ignored filter at ads_bus_system.sdc(39): GPIO_M2_* could not be matched with a port File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(39): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -min 1.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(39): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(40): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -max 3.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(40): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
Warning (332174): Ignored filter at ads_bus_system.sdc(43): KEY0 could not be matched with a port File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 43
Warning (332049): Ignored set_false_path at ads_bus_system.sdc(43): Argument <from> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 43
    Info (332050): set_false_path -from [get_ports {KEY0}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 43
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(49): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -min 0.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(49): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(50): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -max 2.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(50): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(51): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -min 0.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(51): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(52): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -max 2.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(52): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(55): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 55
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -min 0.000 [get_ports {LED[*]}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 55
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(56): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 56
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -max 5.000 [get_ports {LED[*]}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 56
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.245           -1630.382 CLOCK_50 
Info (332146): Worst-case hold slack is 0.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.301               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.820
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.820            -328.339 CLOCK_50 
Info (332146): Worst-case removal slack is 1.954
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.954               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -876.344 CLOCK_50 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.803
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.803           -1384.574 CLOCK_50 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.516            -270.391 CLOCK_50 
Info (332146): Worst-case removal slack is 1.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.745               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -876.346 CLOCK_50 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.389            -593.195 CLOCK_50 
Info (332146): Worst-case hold slack is 0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.141               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.668            -111.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.139               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1088.707 CLOCK_50 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 540 megabytes
    Info: Processing ended: Tue Dec  2 14:06:00 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


