# Generated 05/12/2024 GMT

# Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC-18.INI
#	This file defines the memory sizes and organization
#	of a PIC18 device
#
#	Fields used are:
#
#	MAKE=<Name_of_manufacturer>
#			Identifies the manufacturer of this part.
#	ARCH=<processor_architecture>
#			PIC18 corresponds to the PIC18 architecture.
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (bytes) in hex
#	RAMSIZE=<size_of_ram>
#			Size of data RAM (bytes) in hex
#	GPRBANKS=<range_start>-<range_end>,...
#			Specifies regions of banked memory used as GPRs, each range must be
#			be wholly located within a bank
#	SFRBANKS=<range_start>-<range_end>,...
#			Specifies regions of banked memory used for SFRs
#	COMMON=<range_start>-<range_end>
#			Specifies an area of GPRs that is mirrored in all banks.
#	SFRCOMMON=<range_start>-<range_end>
#			Specifies an area of SFRs that is mirrored in all banks.
#	ICD2RAM=<range_start>-<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD2ROM=<range_start>-<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	CFGMEM=<range_start>-<range_end>
#			The region in memory in which the configuration bits are programmed.
#	USERIDMEM=<range_start>-<range_end>
#			The region in memory in which the user ids are programmed.
#	DEVIDMEM=<range_start>-<range_end>
#			The region in memory in which the device id is located.
#	REVIDMEM=<range_start>-<range_end>
#			The region in memory in which the revision id is located.
#	DIAMEM=<range_start>-<range_end>
#			The region in memory in which the Device Information Area (DIA) is located.
#	DCIMEM=<range_start>-<range_end>
#			The region in memory in which the Device Configuration Information (DCI) is located.
#	REALICE ranges apply to both the MPLAB REALICE and ICD3
#	They must include sufficient resources for both hardware and software
#   breakpoints where applicable
#	REALICEROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-REALICE and MPLAB-ICD3
#	REALICERAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-REALICE and MPLAB-ICD3
#	EXTMEM=<range_start>-<range-end>
#			Defines the address range of the external memory interface
#			for those chips which have one.
#	EEPROM=<range_start>,<range_end>
#			The addressable region of memory which contains EEPROM
#	FLASH_EW=<erase_size,write_size>
#			Defines the block erase size (bytes) of flash erase operations,
#			and the buffered write size (bytes) of flash write operations.
#	ERRATA=<bug1,bug2,bug3...>
#			List the default errata conditions to apply to this device
#			Handled errata types are:
#			4000 - Program mem accesses/jumps across 4000h address boundary
#			LFSR - Broken LFSR instruction
#			DAW - Broken DAW instruction
#			MINUS40 - Program memory reads at -40.C
#			EEPROMRD - Read EEDAT in immeadiate instruction after RD set
#			EEPROMADR - Don't set RD bit immediately after loading EEADR
#			EEPROMLVD - LVD must stabilise before writing EEPROM
#			FLASHLVD - LVD must stabilise before writing Flash
#			RESET - Needs NOP at Reset vector
#			FASTINTS - Fast interrupt shadow registers corruption
#			BSR15 - Flag problems when BSR holds value 15
#			TBLWTINT - clear interrupt registers before tblwt instruction
#			FW4000 - flash write exe must act on opposite side of 4000h boundary.
#			RESETRAM - RAM content can be corrupted during asynchronous reset
#			FETCH - Instruction fetches can be corrupted. FFFF after TBLRD, RETxx,
#				 at destination of GOTO/CALL instructions and at ISR vector addresses.
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 31.
#	PLIB=[0|1]
#			Whether the peripheral library is supported for this device.
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#   EEADRBITS=<number of bits)
#           How many bits are available to address EEPROM, if any.
#   BSTBITS=<number of bits>
#           How many bits are avalable in BSR for bank selection.
#	IVTBASE=<IVTBASEL address>,<IVTBASEL reset>,<IVTBASEH address>,<IVTBASEH reset>,<IVTBASEU address>,<IVTBASEU reset>
#			If the device has can have an interrupt vector table, this will describe the address and reset value of the
#			IVTBASE registers.  All values are in unqualified hexadecimal.
#	INTSTAT=<address>,<high-priority bit>,<low-priority bit>
#			If the device has can have an interrupt vector table, this will describe the location of the
#			INTCON1<INTSTAT> bits.  The first value is the address of the INTCON1 register in unqualified hexadecimal.
#			The remaining values are the positions of the bits that indicate which interrupt priority-levels are active.
#	INTSRC=<name>,<irq number>,<description>
#			If the device has can have an interrupt vector table, then each interrupt source will be described by one
#			of these fields.  The IRQ number is in decimal.
#	IVTENABLE=<config_setting>,<value>
#			If the device can have an interrupt vector table, then what is the configuration programming required
#			to enable it?
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-fieldof the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#	CFGPROG=<num_regs>,<delta>,<alignment>
#	USERIDPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[18LF6722]
ARCH=PIC18
BSRBITS=0x4
CFGMEM=300000-30000D
CFGPROG=2,1,2
COMMON=00-5F
DEVIDMEM=3FFFFE-3FFFFF
EEADRBITS=0xA
EEPROM=F00000-F003FF
FAMILY=18fxx22
FLASH_EW=40,40
GPRBANKS=060-0FF,100-1FF,200-2FF,300-3FF,400-4FF,500-5FF,600-6FF,700-7FF,800-8FF,900-9FF,A00-AFF,B00-BFF,C00-CFF,D00-DFF,E00-EFF,F00-F5F
ICD2RAM=EF4-EFF
ICD2ROM=1FD80-1FFFF
MAKE=MICROCHIP
PCBITS=0x15
PROCID=A258
RAMSIZE=F60
REALICERAM=EEF-EFF,F9C-F9C,FD4-FD4,FDB-FDF,FE3-FE7,FEB-FEF,FFC-FFF
REALICEROM=1FD30-1FFFF
ROMSIZE=20000
SFR=SSP2CON2,F62,8
SFR=SSP2CON1,F63,8
SFR=SSP2STAT,F64,8
SFR=SSP2ADD,F65,8
SFR=SSP2BUF,F66,8
SFR=ECCP2DEL,F67,8
SFR=ECCP2AS,F68,8
SFR=ECCP3DEL,F69,8
SFR=ECCP3AS,F6A,8
SFR=RCSTA2,F6B,8
SFR=TXSTA2,F6C,8
SFR=TXREG2,F6D,8
SFR=RCREG2,F6E,8
SFR=SPBRG2,F6F,8
SFR=CCP5CON,F70,8
SFR=CCPR5,F71,16
SFR=CCPR5L,F71,8
SFR=CCPR5H,F72,8
SFR=CCP4CON,F73,8
SFR=CCPR4,F74,16
SFR=CCPR4L,F74,8
SFR=CCPR4H,F75,8
SFR=T4CON,F76,8
SFR=PR4,F77,8
SFR=TMR4,F78,8
SFR=ECCP1DEL,F79,8
SFR=BAUDCON2,F7C,8
SFR=SPBRGH2,F7D,8
SFR=BAUDCON1,F7E,8
SFR=BAUDCON,F7E,8
SFR=BAUDCTL,F7E,8
SFR=SPBRGH1,F7F,8
SFR=SPBRGH,F7F,8
SFR=PORTA,F80,8
SFR=PORTB,F81,8
SFR=PORTC,F82,8
SFR=PORTD,F83,8
SFR=PORTE,F84,8
SFR=PORTF,F85,8
SFR=PORTG,F86,8
SFR=LATA,F89,8
SFR=LATB,F8A,8
SFR=LATC,F8B,8
SFR=LATD,F8C,8
SFR=LATE,F8D,8
SFR=LATF,F8E,8
SFR=LATG,F8F,8
SFR=TRISA,F92,8
SFR=DDRA,F92,8
SFR=TRISB,F93,8
SFR=DDRB,F93,8
SFR=TRISC,F94,8
SFR=DDRC,F94,8
SFR=TRISD,F95,8
SFR=DDRD,F95,8
SFR=TRISE,F96,8
SFR=DDRE,F96,8
SFR=TRISF,F97,8
SFR=DDRF,F97,8
SFR=TRISG,F98,8
SFR=DDRG,F98,8
SFR=OSCTUNE,F9B,8
SFR=PIE1,F9D,8
SFR=PIR1,F9E,8
SFR=IPR1,F9F,8
SFR=PIE2,FA0,8
SFR=PIR2,FA1,8
SFR=IPR2,FA2,8
SFR=PIE3,FA3,8
SFR=PIR3,FA4,8
SFR=IPR3,FA5,8
SFR=EECON1,FA6,8
SFR=EECON2,FA7,8
SFR=EEDATA,FA8,8
SFR=EEADR,FA9,8
SFR=EEADRH,FAA,8
SFR=RCSTA1,FAB,8
SFR=RCSTA,FAB,8
SFR=TXSTA1,FAC,8
SFR=TXSTA,FAC,8
SFR=TXREG1,FAD,8
SFR=TXREG,FAD,8
SFR=RCREG1,FAE,8
SFR=RCREG,FAE,8
SFR=SPBRG1,FAF,8
SFR=SPBRG,FAF,8
SFR=PSPCON,FB0,8
SFR=T3CON,FB1,8
SFR=TMR3,FB2,16
SFR=TMR3L,FB2,8
SFR=TMR3H,FB3,8
SFR=CMCON,FB4,8
SFR=CVRCON,FB5,8
SFR=ECCP1AS,FB6,8
SFR=CCP3CON,FB7,8
SFR=ECCP3CON,FB7,8
SFR=CCPR3,FB8,16
SFR=CCPR3L,FB8,8
SFR=CCPR3H,FB9,8
SFR=CCP2CON,FBA,8
SFR=ECCP2CON,FBA,8
SFR=CCPR2,FBB,16
SFR=CCPR2L,FBB,8
SFR=CCPR2H,FBC,8
SFR=CCP1CON,FBD,8
SFR=ECCP1CON,FBD,8
SFR=CCPR1,FBE,16
SFR=CCPR1L,FBE,8
SFR=CCPR1H,FBF,8
SFR=ADCON2,FC0,8
SFR=ADCON1,FC1,8
SFR=ADCON0,FC2,8
SFR=ADRES,FC3,16
SFR=ADRESL,FC3,8
SFR=ADRESH,FC4,8
SFR=SSP1CON2,FC5,8
SFR=SSPCON2,FC5,8
SFR=SSP1CON1,FC6,8
SFR=SSPCON1,FC6,8
SFR=SSP1STAT,FC7,8
SFR=SSPSTAT,FC7,8
SFR=SSP1ADD,FC8,8
SFR=SSPADD,FC8,8
SFR=SSP1BUF,FC9,8
SFR=SSPBUF,FC9,8
SFR=T2CON,FCA,8
SFR=PR2,FCB,8
SFR=MEMCON,FCB,8
SFR=TMR2,FCC,8
SFR=T1CON,FCD,8
SFR=TMR1,FCE,16
SFR=TMR1L,FCE,8
SFR=TMR1H,FCF,8
SFR=RCON,FD0,8
SFR=WDTCON,FD1,8
SFR=HLVDCON,FD2,8
SFR=LVDCON,FD2,8
SFR=OSCCON,FD3,8
SFR=T0CON,FD5,8
SFR=TMR0,FD6,16
SFR=TMR0L,FD6,8
SFR=TMR0H,FD7,8
SFR=STATUS,FD8,8
SFR=FSR2,FD9,16
SFR=FSR2L,FD9,8
SFR=FSR2H,FDA,8
SFR=PLUSW2,FDB,8
SFR=PREINC2,FDC,8
SFR=POSTDEC2,FDD,8
SFR=POSTINC2,FDE,8
SFR=INDF2,FDF,8
SFR=BSR,FE0,8
SFR=FSR1,FE1,16
SFR=FSR1L,FE1,8
SFR=FSR1H,FE2,8
SFR=PLUSW1,FE3,8
SFR=PREINC1,FE4,8
SFR=POSTDEC1,FE5,8
SFR=POSTINC1,FE6,8
SFR=INDF1,FE7,8
SFR=WREG,FE8,8
SFR=FSR0,FE9,16
SFR=FSR0L,FE9,8
SFR=FSR0H,FEA,8
SFR=PLUSW0,FEB,8
SFR=PREINC0,FEC,8
SFR=POSTDEC0,FED,8
SFR=POSTINC0,FEE,8
SFR=INDF0,FEF,8
SFR=INTCON3,FF0,8
SFR=INTCON2,FF1,8
SFR=INTCON,FF2,8
SFR=PROD,FF3,16
SFR=PRODL,FF3,8
SFR=PRODH,FF4,8
SFR=TABLAT,FF5,8
SFR=TBLPTR,FF6,24
SFR=TBLPTRL,FF6,8
SFR=TBLPTRH,FF7,8
SFR=TBLPTRU,FF8,8
SFR=PCLAT,FF9,24
SFR=PC,FF9,24
SFR=PCL,FF9,8
SFR=PCLATH,FFA,8
SFR=PCLATU,FFB,8
SFR=STKPTR,FFC,8
SFR=TOS,FFD,24
SFR=TOSL,FFD,8
SFR=TOSH,FFE,8
SFR=TOSU,FFF,8
SFRBANKS=F60-FFF
SFRCOMMON=F60-FFF
SFRFLD=SEN,F62,0,1
SFRFLD=RSEN,F62,1,1
SFRFLD=PEN,F62,2,1
SFRFLD=RCEN,F62,3,1
SFRFLD=ACKEN,F62,4,1
SFRFLD=ACKDT,F62,5,1
SFRFLD=ACKSTAT,F62,6,1
SFRFLD=GCEN,F62,7,1
SFRFLD=SEN2,F62,0,1
SFRFLD=RSEN2,F62,1,1
SFRFLD=PEN2,F62,2,1
SFRFLD=RCEN2,F62,3,1
SFRFLD=ACKEN2,F62,4,1
SFRFLD=ACKDT2,F62,5,1
SFRFLD=ACKSTAT2,F62,6,1
SFRFLD=GCEN2,F62,7,1
SFRFLD=ADMSK12,F62,1,1
SFRFLD=ADMSK22,F62,2,1
SFRFLD=ADMSK32,F62,3,1
SFRFLD=ADMSK42,F62,4,1
SFRFLD=ADMSK52,F62,5,1
SFRFLD=SSPM,F63,0,4
SFRFLD=CKP,F63,4,1
SFRFLD=SSPEN,F63,5,1
SFRFLD=SSPOV,F63,6,1
SFRFLD=WCOL,F63,7,1
SFRFLD=SSPM0,F63,0,1
SFRFLD=SSPM1,F63,1,1
SFRFLD=SSPM2,F63,2,1
SFRFLD=SSPM3,F63,3,1
SFRFLD=SSPM02,F63,0,1
SFRFLD=SSPM12,F63,1,1
SFRFLD=SSPM22,F63,2,1
SFRFLD=SSPM32,F63,3,1
SFRFLD=CKP2,F63,4,1
SFRFLD=SSPEN2,F63,5,1
SFRFLD=SSPOV2,F63,6,1
SFRFLD=WCOL2,F63,7,1
SFRFLD=R_NOT_W,F64,2,1
SFRFLD=D_NOT_A,F64,5,1
SFRFLD=BF,F64,0,1
SFRFLD=UA,F64,1,1
SFRFLD=R_nW,F64,2,1
SFRFLD=S,F64,3,1
SFRFLD=P,F64,4,1
SFRFLD=D_nA,F64,5,1
SFRFLD=CKE,F64,6,1
SFRFLD=SMP,F64,7,1
SFRFLD=R_W,F64,2,1
SFRFLD=D_A,F64,5,1
SFRFLD=I2C_READ,F64,2,1
SFRFLD=I2C_START,F64,3,1
SFRFLD=I2C_STOP,F64,4,1
SFRFLD=I2C_DAT,F64,5,1
SFRFLD=nW,F64,2,1
SFRFLD=nA,F64,5,1
SFRFLD=NOT_WRITE,F64,2,1
SFRFLD=NOT_ADDRESS,F64,5,1
SFRFLD=nWRITE,F64,2,1
SFRFLD=nADDRESS,F64,5,1
SFRFLD=READ_WRITE,F64,2,1
SFRFLD=DATA_ADDRESS,F64,5,1
SFRFLD=R,F64,2,1
SFRFLD=D,F64,5,1
SFRFLD=BF2,F64,0,1
SFRFLD=UA2,F64,1,1
SFRFLD=RW2,F64,2,1
SFRFLD=START2,F64,3,1
SFRFLD=STOP2,F64,4,1
SFRFLD=DA2,F64,5,1
SFRFLD=CKE2,F64,6,1
SFRFLD=SMP2,F64,7,1
SFRFLD=I2C_READ2,F64,2,1
SFRFLD=I2C_START2,F64,3,1
SFRFLD=I2C_STOP2,F64,4,1
SFRFLD=DATA_ADDRESS2,F64,5,1
SFRFLD=READ_WRITE2,F64,2,1
SFRFLD=S2,F64,3,1
SFRFLD=P2,F64,4,1
SFRFLD=D_A2,F64,5,1
SFRFLD=D_NOT_A2,F64,5,1
SFRFLD=R_W2,F64,2,1
SFRFLD=D_nA2,F64,5,1
SFRFLD=R_NOT_W2,F64,2,1
SFRFLD=R_nW2,F64,2,1
SFRFLD=I2C_DAT2,F64,5,1
SFRFLD=NOT_W2,F64,2,1
SFRFLD=NOT_A2,F64,5,1
SFRFLD=nW2,F64,2,1
SFRFLD=nA2,F64,5,1
SFRFLD=NOT_WRITE2,F64,2,1
SFRFLD=NOT_ADDRESS2,F64,5,1
SFRFLD=nWRITE2,F64,2,1
SFRFLD=nADDRESS2,F64,5,1
SFRFLD=MSK02,F65,0,1
SFRFLD=MSK12,F65,1,1
SFRFLD=MSK22,F65,2,1
SFRFLD=MSK32,F65,3,1
SFRFLD=MSK42,F65,4,1
SFRFLD=MSK52,F65,5,1
SFRFLD=MSK62,F65,6,1
SFRFLD=MSK72,F65,7,1
SFRFLD=P2DC,F67,0,7
SFRFLD=P2RSEN,F67,7,1
SFRFLD=P2DC0,F67,0,1
SFRFLD=P2DC1,F67,1,1
SFRFLD=P2DC2,F67,2,1
SFRFLD=P2DC3,F67,3,1
SFRFLD=P2DC4,F67,4,1
SFRFLD=P2DC5,F67,5,1
SFRFLD=P2DC6,F67,6,1
SFRFLD=PDC0,F67,0,1
SFRFLD=PDC1,F67,1,1
SFRFLD=PDC2,F67,2,1
SFRFLD=PDC3,F67,3,1
SFRFLD=PDC4,F67,4,1
SFRFLD=PDC5,F67,5,1
SFRFLD=PDC6,F67,6,1
SFRFLD=PRSEN,F67,7,1
SFRFLD=PSS2BD,F68,0,2
SFRFLD=PSS2AC,F68,2,2
SFRFLD=ECCP2AS,F68,4,3
SFRFLD=ECCP2ASE,F68,7,1
SFRFLD=PSS2BD0,F68,0,1
SFRFLD=PSS2BD1,F68,1,1
SFRFLD=PSS2AC0,F68,2,1
SFRFLD=PSS2AC1,F68,3,1
SFRFLD=ECCP2AS0,F68,4,1
SFRFLD=ECCP2AS1,F68,5,1
SFRFLD=ECCP2AS2,F68,6,1
SFRFLD=PSSBD0,F68,0,1
SFRFLD=PSSBD1,F68,1,1
SFRFLD=PSSAC0,F68,2,1
SFRFLD=PSSAC1,F68,3,1
SFRFLD=ECCPAS0,F68,4,1
SFRFLD=ECCPAS1,F68,5,1
SFRFLD=ECCPAS2,F68,6,1
SFRFLD=ECCPASE,F68,7,1
SFRFLD=P3DC,F69,0,7
SFRFLD=P3RSEN,F69,7,1
SFRFLD=P3DC0,F69,0,1
SFRFLD=P3DC1,F69,1,1
SFRFLD=P3DC2,F69,2,1
SFRFLD=P3DC3,F69,3,1
SFRFLD=P3DC4,F69,4,1
SFRFLD=P3DC5,F69,5,1
SFRFLD=P3DC6,F69,6,1
SFRFLD=PDC0,F69,0,1
SFRFLD=PDC1,F69,1,1
SFRFLD=PDC2,F69,2,1
SFRFLD=PDC3,F69,3,1
SFRFLD=PDC4,F69,4,1
SFRFLD=PDC5,F69,5,1
SFRFLD=PDC6,F69,6,1
SFRFLD=PRSEN,F69,7,1
SFRFLD=PSS3BD,F6A,0,2
SFRFLD=PSS3AC,F6A,2,2
SFRFLD=ECCP3AS,F6A,4,3
SFRFLD=ECCP3ASE,F6A,7,1
SFRFLD=PSS3BD0,F6A,0,1
SFRFLD=PSS3BD1,F6A,1,1
SFRFLD=PSS3AC0,F6A,2,1
SFRFLD=PSS3AC1,F6A,3,1
SFRFLD=ECCP3AS0,F6A,4,1
SFRFLD=ECCP3AS1,F6A,5,1
SFRFLD=ECCP3AS2,F6A,6,1
SFRFLD=PSSBD0,F6A,0,1
SFRFLD=PSSBD1,F6A,1,1
SFRFLD=PSSAC0,F6A,2,1
SFRFLD=PSSAC1,F6A,3,1
SFRFLD=ECCPAS0,F6A,4,1
SFRFLD=ECCPAS1,F6A,5,1
SFRFLD=ECCPAS2,F6A,6,1
SFRFLD=ECCPASE,F6A,7,1
SFRFLD=RX9D,F6B,0,1
SFRFLD=OERR,F6B,1,1
SFRFLD=FERR,F6B,2,1
SFRFLD=ADDEN,F6B,3,1
SFRFLD=CREN,F6B,4,1
SFRFLD=SREN,F6B,5,1
SFRFLD=RX9,F6B,6,1
SFRFLD=SPEN,F6B,7,1
SFRFLD=RCD8,F6B,0,1
SFRFLD=RC9,F6B,6,1
SFRFLD=NOT_RC8,F6B,6,1
SFRFLD=nRC8,F6B,6,1
SFRFLD=RC8_9,F6B,6,1
SFRFLD=RX9D2,F6B,0,1
SFRFLD=OERR2,F6B,1,1
SFRFLD=FERR2,F6B,2,1
SFRFLD=ADDEN2,F6B,3,1
SFRFLD=CREN2,F6B,4,1
SFRFLD=SREN2,F6B,5,1
SFRFLD=RX92,F6B,6,1
SFRFLD=SPEN2,F6B,7,1
SFRFLD=RCD82,F6B,0,1
SFRFLD=RC8_92,F6B,6,1
SFRFLD=RC92,F6B,6,1
SFRFLD=TX9D,F6C,0,1
SFRFLD=TRMT,F6C,1,1
SFRFLD=BRGH,F6C,2,1
SFRFLD=SENDB,F6C,3,1
SFRFLD=SYNC,F6C,4,1
SFRFLD=TXEN,F6C,5,1
SFRFLD=TX9,F6C,6,1
SFRFLD=CSRC,F6C,7,1
SFRFLD=TXD8,F6C,0,1
SFRFLD=TX8_9,F6C,6,1
SFRFLD=NOT_TX8,F6C,6,1
SFRFLD=nTX8,F6C,6,1
SFRFLD=TX9D2,F6C,0,1
SFRFLD=TRMT2,F6C,1,1
SFRFLD=BRGH2,F6C,2,1
SFRFLD=SENDB2,F6C,3,1
SFRFLD=SYNC2,F6C,4,1
SFRFLD=TXEN2,F6C,5,1
SFRFLD=TX92,F6C,6,1
SFRFLD=CSRC2,F6C,7,1
SFRFLD=TXD82,F6C,0,1
SFRFLD=TX8_92,F6C,6,1
SFRFLD=CCP5M,F70,0,4
SFRFLD=DC5B,F70,4,2
SFRFLD=CCP5M0,F70,0,1
SFRFLD=CCP5M1,F70,1,1
SFRFLD=CCP5M2,F70,2,1
SFRFLD=CCP5M3,F70,3,1
SFRFLD=DCCP5Y,F70,4,1
SFRFLD=DCCP5X,F70,5,1
SFRFLD=DC5B0,F70,4,1
SFRFLD=DC5B1,F70,5,1
SFRFLD=CCPR5,F71,0,16
SFRFLD=CCP4M,F73,0,4
SFRFLD=DC4B,F73,4,2
SFRFLD=CCP4M0,F73,0,1
SFRFLD=CCP4M1,F73,1,1
SFRFLD=CCP4M2,F73,2,1
SFRFLD=CCP4M3,F73,3,1
SFRFLD=DCCP4Y,F73,4,1
SFRFLD=DCCP4X,F73,5,1
SFRFLD=DC4B0,F73,4,1
SFRFLD=DC4B1,F73,5,1
SFRFLD=CCPR4,F74,0,16
SFRFLD=T4CKPS,F76,0,2
SFRFLD=TMR4ON,F76,2,1
SFRFLD=TOUTPS,F76,3,4
SFRFLD=T4CKPS0,F76,0,1
SFRFLD=T4CKPS1,F76,1,1
SFRFLD=T4OUTPS0,F76,3,1
SFRFLD=T4OUTPS1,F76,4,1
SFRFLD=T4OUTPS2,F76,5,1
SFRFLD=T4OUTPS3,F76,6,1
SFRFLD=P1DC,F79,0,7
SFRFLD=P1RSEN,F79,7,1
SFRFLD=P1DC0,F79,0,1
SFRFLD=P1DC1,F79,1,1
SFRFLD=P1DC2,F79,2,1
SFRFLD=P1DC3,F79,3,1
SFRFLD=P1DC4,F79,4,1
SFRFLD=P1DC5,F79,5,1
SFRFLD=P1DC6,F79,6,1
SFRFLD=PDC0,F79,0,1
SFRFLD=PDC1,F79,1,1
SFRFLD=PDC2,F79,2,1
SFRFLD=PDC3,F79,3,1
SFRFLD=PDC4,F79,4,1
SFRFLD=PDC5,F79,5,1
SFRFLD=PDC6,F79,6,1
SFRFLD=PRSEN,F79,7,1
SFRFLD=ABDEN,F7C,0,1
SFRFLD=WUE,F7C,1,1
SFRFLD=BRG16,F7C,3,1
SFRFLD=SCKP,F7C,4,1
SFRFLD=RCIDL,F7C,6,1
SFRFLD=ABDOVF,F7C,7,1
SFRFLD=RCMT,F7C,6,1
SFRFLD=ABDEN2,F7C,0,1
SFRFLD=WUE2,F7C,1,1
SFRFLD=BRG162,F7C,3,1
SFRFLD=SCKP2,F7C,4,1
SFRFLD=RCIDL2,F7C,6,1
SFRFLD=ABDOVF2,F7C,7,1
SFRFLD=TXCKP2,F7C,4,1
SFRFLD=RCMT2,F7C,6,1
SFRFLD=ABDEN,F7E,0,1
SFRFLD=WUE,F7E,1,1
SFRFLD=BRG16,F7E,3,1
SFRFLD=SCKP,F7E,4,1
SFRFLD=RCIDL,F7E,6,1
SFRFLD=ABDOVF,F7E,7,1
SFRFLD=RCMT,F7E,6,1
SFRFLD=ABDEN1,F7E,0,1
SFRFLD=WUE1,F7E,1,1
SFRFLD=BRG161,F7E,3,1
SFRFLD=SCKP1,F7E,4,1
SFRFLD=RCIDL1,F7E,6,1
SFRFLD=ABDOVF1,F7E,7,1
SFRFLD=CKTXP,F7E,4,1
SFRFLD=RCMT1,F7E,6,1
SFRFLD=TXCKP,F7E,4,1
SFRFLD=TXCKP1,F7E,4,1
SFRFLD=W4E,F7E,1,1
SFRFLD=RA0,F80,0,1
SFRFLD=RA1,F80,1,1
SFRFLD=RA2,F80,2,1
SFRFLD=RA3,F80,3,1
SFRFLD=RA4,F80,4,1
SFRFLD=RA5,F80,5,1
SFRFLD=RA6,F80,6,1
SFRFLD=RA7,F80,7,1
SFRFLD=VREFM,F80,2,1
SFRFLD=VREFP,F80,3,1
SFRFLD=T0CKI,F80,4,1
SFRFLD=LVDIN,F80,5,1
SFRFLD=AN0,F80,0,1
SFRFLD=AN1,F80,1,1
SFRFLD=AN2,F80,2,1
SFRFLD=AN3,F80,3,1
SFRFLD=AN4,F80,5,1
SFRFLD=HLVDIN,F80,5,1
SFRFLD=ULPWUIN,F80,0,1
SFRFLD=RJPU,F80,7,1
SFRFLD=RB0,F81,0,1
SFRFLD=RB1,F81,1,1
SFRFLD=RB2,F81,2,1
SFRFLD=RB3,F81,3,1
SFRFLD=RB4,F81,4,1
SFRFLD=RB5,F81,5,1
SFRFLD=RB6,F81,6,1
SFRFLD=RB7,F81,7,1
SFRFLD=INT0,F81,0,1
SFRFLD=INT1,F81,1,1
SFRFLD=INT2,F81,2,1
SFRFLD=INT3,F81,3,1
SFRFLD=KBI0,F81,4,1
SFRFLD=KBI1,F81,5,1
SFRFLD=KBI2,F81,6,1
SFRFLD=KBI3,F81,7,1
SFRFLD=FLT0,F81,0,1
SFRFLD=CCP2_PA2,F81,3,1
SFRFLD=RC0,F82,0,1
SFRFLD=RC1,F82,1,1
SFRFLD=RC2,F82,2,1
SFRFLD=RC3,F82,3,1
SFRFLD=RC4,F82,4,1
SFRFLD=RC5,F82,5,1
SFRFLD=RC6,F82,6,1
SFRFLD=RC7,F82,7,1
SFRFLD=T1OSO,F82,0,1
SFRFLD=T1OSI,F82,1,1
SFRFLD=ECCP1,F82,2,1
SFRFLD=SCK,F82,3,1
SFRFLD=SDI,F82,4,1
SFRFLD=SDO,F82,5,1
SFRFLD=TX,F82,6,1
SFRFLD=RX,F82,7,1
SFRFLD=T13CKI,F82,0,1
SFRFLD=ECCP2,F82,1,1
SFRFLD=SCL,F82,3,1
SFRFLD=SDA,F82,4,1
SFRFLD=CK,F82,6,1
SFRFLD=DT,F82,7,1
SFRFLD=CCP2,F82,1,1
SFRFLD=CCP1,F82,2,1
SFRFLD=SCL1,F82,3,1
SFRFLD=SDA1,F82,4,1
SFRFLD=CK1,F82,6,1
SFRFLD=DT1,F82,7,1
SFRFLD=P2A,F82,1,1
SFRFLD=P1A,F82,2,1
SFRFLD=SCK1,F82,3,1
SFRFLD=SDI1,F82,4,1
SFRFLD=SDO1,F82,5,1
SFRFLD=TX1,F82,6,1
SFRFLD=RX1,F82,7,1
SFRFLD=PA2,F82,1,1
SFRFLD=PA1,F82,2,1
SFRFLD=RD0,F83,0,1
SFRFLD=RD1,F83,1,1
SFRFLD=RD2,F83,2,1
SFRFLD=RD3,F83,3,1
SFRFLD=RD4,F83,4,1
SFRFLD=RD5,F83,5,1
SFRFLD=RD6,F83,6,1
SFRFLD=RD7,F83,7,1
SFRFLD=PSP0,F83,0,1
SFRFLD=PSP1,F83,1,1
SFRFLD=PSP2,F83,2,1
SFRFLD=PSP3,F83,3,1
SFRFLD=PSP4,F83,4,1
SFRFLD=PSP5,F83,5,1
SFRFLD=PSP6,F83,6,1
SFRFLD=PSP7,F83,7,1
SFRFLD=SDA2,F83,5,1
SFRFLD=SCL2,F83,6,1
SFRFLD=SS2,F83,7,1
SFRFLD=NOT_SS2,F83,7,1
SFRFLD=SDO2,F83,4,1
SFRFLD=SDI2,F83,5,1
SFRFLD=SCK2,F83,6,1
SFRFLD=nSS2,F83,7,1
SFRFLD=RE0,F84,0,1
SFRFLD=RE1,F84,1,1
SFRFLD=RE2,F84,2,1
SFRFLD=RE3,F84,3,1
SFRFLD=RE4,F84,4,1
SFRFLD=RE5,F84,5,1
SFRFLD=RE6,F84,6,1
SFRFLD=RE7,F84,7,1
SFRFLD=RD,F84,0,1
SFRFLD=WR,F84,1,1
SFRFLD=CS,F84,2,1
SFRFLD=ECCP2,F84,7,1
SFRFLD=NOT_RD,F84,0,1
SFRFLD=NOT_WR,F84,1,1
SFRFLD=NOT_CS,F84,2,1
SFRFLD=nRD,F84,0,1
SFRFLD=nWR,F84,1,1
SFRFLD=nCS,F84,2,1
SFRFLD=CCP2,F84,7,1
SFRFLD=P2D,F84,0,1
SFRFLD=P2C,F84,1,1
SFRFLD=P2B,F84,2,1
SFRFLD=P3C,F84,3,1
SFRFLD=P3B,F84,4,1
SFRFLD=P1C,F84,5,1
SFRFLD=P1B,F84,6,1
SFRFLD=P2A,F84,7,1
SFRFLD=PD2,F84,0,1
SFRFLD=PC2,F84,1,1
SFRFLD=CCP10,F84,2,1
SFRFLD=CCP9E,F84,3,1
SFRFLD=CCP8E,F84,4,1
SFRFLD=CCP7E,F84,5,1
SFRFLD=CCP6E,F84,6,1
SFRFLD=CCP2E,F84,7,1
SFRFLD=RDE,F84,0,1
SFRFLD=WRE,F84,1,1
SFRFLD=PB2,F84,2,1
SFRFLD=PC3E,F84,3,1
SFRFLD=PB3E,F84,4,1
SFRFLD=PC1E,F84,5,1
SFRFLD=PB1E,F84,6,1
SFRFLD=PA2E,F84,7,1
SFRFLD=RF0,F85,0,1
SFRFLD=RF1,F85,1,1
SFRFLD=RF2,F85,2,1
SFRFLD=RF3,F85,3,1
SFRFLD=RF4,F85,4,1
SFRFLD=RF5,F85,5,1
SFRFLD=RF6,F85,6,1
SFRFLD=RF7,F85,7,1
SFRFLD=AN5,F85,0,1
SFRFLD=AN6,F85,1,1
SFRFLD=AN7,F85,2,1
SFRFLD=AN8,F85,3,1
SFRFLD=AN9,F85,4,1
SFRFLD=AN10,F85,5,1
SFRFLD=AN11,F85,6,1
SFRFLD=SS1,F85,7,1
SFRFLD=NOT_SS1,F85,7,1
SFRFLD=C2OUT,F85,1,1
SFRFLD=C1OUT,F85,2,1
SFRFLD=CVREF,F85,5,1
SFRFLD=nSS1,F85,7,1
SFRFLD=C2OUTF,F85,1,1
SFRFLD=C1OUTF,F85,2,1
SFRFLD=RG0,F86,0,1
SFRFLD=RG1,F86,1,1
SFRFLD=RG2,F86,2,1
SFRFLD=RG3,F86,3,1
SFRFLD=RG4,F86,4,1
SFRFLD=RG5,F86,5,1
SFRFLD=ECCP3,F86,0,1
SFRFLD=TX2,F86,1,1
SFRFLD=RX2,F86,2,1
SFRFLD=CCP4,F86,3,1
SFRFLD=CCP5,F86,4,1
SFRFLD=MCLR,F86,5,1
SFRFLD=NOT_MCLR,F86,5,1
SFRFLD=P3A,F86,0,1
SFRFLD=CK2,F86,1,1
SFRFLD=DT2,F86,2,1
SFRFLD=P3D,F86,3,1
SFRFLD=P1D,F86,4,1
SFRFLD=nMCLR,F86,5,1
SFRFLD=CCP3,F86,0,1
SFRFLD=C3OUTG,F86,1,1
SFRFLD=RJPU,F86,5,1
SFRFLD=LATA0,F89,0,1
SFRFLD=LATA1,F89,1,1
SFRFLD=LATA2,F89,2,1
SFRFLD=LATA3,F89,3,1
SFRFLD=LATA4,F89,4,1
SFRFLD=LATA5,F89,5,1
SFRFLD=LATA6,F89,6,1
SFRFLD=LATA7,F89,7,1
SFRFLD=LA0,F89,0,1
SFRFLD=LA1,F89,1,1
SFRFLD=LA2,F89,2,1
SFRFLD=LA3,F89,3,1
SFRFLD=LA4,F89,4,1
SFRFLD=LA5,F89,5,1
SFRFLD=LA6,F89,6,1
SFRFLD=LA7,F89,7,1
SFRFLD=LATB0,F8A,0,1
SFRFLD=LATB1,F8A,1,1
SFRFLD=LATB2,F8A,2,1
SFRFLD=LATB3,F8A,3,1
SFRFLD=LATB4,F8A,4,1
SFRFLD=LATB5,F8A,5,1
SFRFLD=LATB6,F8A,6,1
SFRFLD=LATB7,F8A,7,1
SFRFLD=LB0,F8A,0,1
SFRFLD=LB1,F8A,1,1
SFRFLD=LB2,F8A,2,1
SFRFLD=LB3,F8A,3,1
SFRFLD=LB4,F8A,4,1
SFRFLD=LB5,F8A,5,1
SFRFLD=LB6,F8A,6,1
SFRFLD=LB7,F8A,7,1
SFRFLD=LATC0,F8B,0,1
SFRFLD=LATC1,F8B,1,1
SFRFLD=LATC2,F8B,2,1
SFRFLD=LATC3,F8B,3,1
SFRFLD=LATC4,F8B,4,1
SFRFLD=LATC5,F8B,5,1
SFRFLD=LATC6,F8B,6,1
SFRFLD=LATC7,F8B,7,1
SFRFLD=LC0,F8B,0,1
SFRFLD=LC1,F8B,1,1
SFRFLD=LC2,F8B,2,1
SFRFLD=LC3,F8B,3,1
SFRFLD=LC4,F8B,4,1
SFRFLD=LC5,F8B,5,1
SFRFLD=LC6,F8B,6,1
SFRFLD=LC7,F8B,7,1
SFRFLD=LATD0,F8C,0,1
SFRFLD=LATD1,F8C,1,1
SFRFLD=LATD2,F8C,2,1
SFRFLD=LATD3,F8C,3,1
SFRFLD=LATD4,F8C,4,1
SFRFLD=LATD5,F8C,5,1
SFRFLD=LATD6,F8C,6,1
SFRFLD=LATD7,F8C,7,1
SFRFLD=LD0,F8C,0,1
SFRFLD=LD1,F8C,1,1
SFRFLD=LD2,F8C,2,1
SFRFLD=LD3,F8C,3,1
SFRFLD=LD4,F8C,4,1
SFRFLD=LD5,F8C,5,1
SFRFLD=LD6,F8C,6,1
SFRFLD=LD7,F8C,7,1
SFRFLD=LATE0,F8D,0,1
SFRFLD=LATE1,F8D,1,1
SFRFLD=LATE2,F8D,2,1
SFRFLD=LATE3,F8D,3,1
SFRFLD=LATE4,F8D,4,1
SFRFLD=LATE5,F8D,5,1
SFRFLD=LATE6,F8D,6,1
SFRFLD=LATE7,F8D,7,1
SFRFLD=LE0,F8D,0,1
SFRFLD=LE1,F8D,1,1
SFRFLD=LE2,F8D,2,1
SFRFLD=LE3,F8D,3,1
SFRFLD=LE4,F8D,4,1
SFRFLD=LE5,F8D,5,1
SFRFLD=LE6,F8D,6,1
SFRFLD=LE7,F8D,7,1
SFRFLD=LATF0,F8E,0,1
SFRFLD=LATF1,F8E,1,1
SFRFLD=LATF2,F8E,2,1
SFRFLD=LATF3,F8E,3,1
SFRFLD=LATF4,F8E,4,1
SFRFLD=LATF5,F8E,5,1
SFRFLD=LATF6,F8E,6,1
SFRFLD=LATF7,F8E,7,1
SFRFLD=LF0,F8E,0,1
SFRFLD=LF1,F8E,1,1
SFRFLD=LF2,F8E,2,1
SFRFLD=LF3,F8E,3,1
SFRFLD=LF4,F8E,4,1
SFRFLD=LF5,F8E,5,1
SFRFLD=LF6,F8E,6,1
SFRFLD=LF7,F8E,7,1
SFRFLD=LATG0,F8F,0,1
SFRFLD=LATG1,F8F,1,1
SFRFLD=LATG2,F8F,2,1
SFRFLD=LATG3,F8F,3,1
SFRFLD=LATG4,F8F,4,1
SFRFLD=LATG5,F8F,5,1
SFRFLD=LG0,F8F,0,1
SFRFLD=LG1,F8F,1,1
SFRFLD=LG2,F8F,2,1
SFRFLD=LG3,F8F,3,1
SFRFLD=LG4,F8F,4,1
SFRFLD=TRISA0,F92,0,1
SFRFLD=TRISA1,F92,1,1
SFRFLD=TRISA2,F92,2,1
SFRFLD=TRISA3,F92,3,1
SFRFLD=TRISA4,F92,4,1
SFRFLD=TRISA5,F92,5,1
SFRFLD=TRISA6,F92,6,1
SFRFLD=TRISA7,F92,7,1
SFRFLD=RA0,F92,0,1
SFRFLD=RA1,F92,1,1
SFRFLD=RA2,F92,2,1
SFRFLD=RA3,F92,3,1
SFRFLD=RA4,F92,4,1
SFRFLD=RA5,F92,5,1
SFRFLD=RA6,F92,6,1
SFRFLD=RA7,F92,7,1
SFRFLD=TRISB0,F93,0,1
SFRFLD=TRISB1,F93,1,1
SFRFLD=TRISB2,F93,2,1
SFRFLD=TRISB3,F93,3,1
SFRFLD=TRISB4,F93,4,1
SFRFLD=TRISB5,F93,5,1
SFRFLD=TRISB6,F93,6,1
SFRFLD=TRISB7,F93,7,1
SFRFLD=RB0,F93,0,1
SFRFLD=RB1,F93,1,1
SFRFLD=RB2,F93,2,1
SFRFLD=RB3,F93,3,1
SFRFLD=RB4,F93,4,1
SFRFLD=RB5,F93,5,1
SFRFLD=RB6,F93,6,1
SFRFLD=RB7,F93,7,1
SFRFLD=TRISC0,F94,0,1
SFRFLD=TRISC1,F94,1,1
SFRFLD=TRISC2,F94,2,1
SFRFLD=TRISC3,F94,3,1
SFRFLD=TRISC4,F94,4,1
SFRFLD=TRISC5,F94,5,1
SFRFLD=TRISC6,F94,6,1
SFRFLD=TRISC7,F94,7,1
SFRFLD=RC0,F94,0,1
SFRFLD=RC1,F94,1,1
SFRFLD=RC2,F94,2,1
SFRFLD=RC3,F94,3,1
SFRFLD=RC4,F94,4,1
SFRFLD=RC5,F94,5,1
SFRFLD=RC6,F94,6,1
SFRFLD=RC7,F94,7,1
SFRFLD=TRISD0,F95,0,1
SFRFLD=TRISD1,F95,1,1
SFRFLD=TRISD2,F95,2,1
SFRFLD=TRISD3,F95,3,1
SFRFLD=TRISD4,F95,4,1
SFRFLD=TRISD5,F95,5,1
SFRFLD=TRISD6,F95,6,1
SFRFLD=TRISD7,F95,7,1
SFRFLD=RD0,F95,0,1
SFRFLD=RD1,F95,1,1
SFRFLD=RD2,F95,2,1
SFRFLD=RD3,F95,3,1
SFRFLD=RD4,F95,4,1
SFRFLD=RD5,F95,5,1
SFRFLD=RD6,F95,6,1
SFRFLD=RD7,F95,7,1
SFRFLD=TRISE0,F96,0,1
SFRFLD=TRISE1,F96,1,1
SFRFLD=TRISE2,F96,2,1
SFRFLD=TRISE3,F96,3,1
SFRFLD=TRISE4,F96,4,1
SFRFLD=TRISE5,F96,5,1
SFRFLD=TRISE6,F96,6,1
SFRFLD=TRISE7,F96,7,1
SFRFLD=RE0,F96,0,1
SFRFLD=RE1,F96,1,1
SFRFLD=RE2,F96,2,1
SFRFLD=RE3,F96,3,1
SFRFLD=RE4,F96,4,1
SFRFLD=RE5,F96,5,1
SFRFLD=RE6,F96,6,1
SFRFLD=RE7,F96,7,1
SFRFLD=TRISF0,F97,0,1
SFRFLD=TRISF1,F97,1,1
SFRFLD=TRISF2,F97,2,1
SFRFLD=TRISF3,F97,3,1
SFRFLD=TRISF4,F97,4,1
SFRFLD=TRISF5,F97,5,1
SFRFLD=TRISF6,F97,6,1
SFRFLD=TRISF7,F97,7,1
SFRFLD=RF0,F97,0,1
SFRFLD=RF1,F97,1,1
SFRFLD=RF2,F97,2,1
SFRFLD=RF3,F97,3,1
SFRFLD=RF4,F97,4,1
SFRFLD=RF5,F97,5,1
SFRFLD=RF6,F97,6,1
SFRFLD=RF7,F97,7,1
SFRFLD=TRISG0,F98,0,1
SFRFLD=TRISG1,F98,1,1
SFRFLD=TRISG2,F98,2,1
SFRFLD=TRISG3,F98,3,1
SFRFLD=TRISG4,F98,4,1
SFRFLD=RG0,F98,0,1
SFRFLD=RG1,F98,1,1
SFRFLD=RG2,F98,2,1
SFRFLD=RG3,F98,3,1
SFRFLD=RG4,F98,4,1
SFRFLD=TUN,F9B,0,5
SFRFLD=PLLEN,F9B,6,1
SFRFLD=INTSRC,F9B,7,1
SFRFLD=TUN0,F9B,0,1
SFRFLD=TUN1,F9B,1,1
SFRFLD=TUN2,F9B,2,1
SFRFLD=TUN3,F9B,3,1
SFRFLD=TUN4,F9B,4,1
SFRFLD=TMR1IE,F9D,0,1
SFRFLD=TMR2IE,F9D,1,1
SFRFLD=CCP1IE,F9D,2,1
SFRFLD=SSP1IE,F9D,3,1
SFRFLD=TX1IE,F9D,4,1
SFRFLD=RC1IE,F9D,5,1
SFRFLD=ADIE,F9D,6,1
SFRFLD=PSPIE,F9D,7,1
SFRFLD=SSPIE,F9D,3,1
SFRFLD=TXIE,F9D,4,1
SFRFLD=RCIE,F9D,5,1
SFRFLD=TMR1IF,F9E,0,1
SFRFLD=TMR2IF,F9E,1,1
SFRFLD=CCP1IF,F9E,2,1
SFRFLD=SSP1IF,F9E,3,1
SFRFLD=TX1IF,F9E,4,1
SFRFLD=RC1IF,F9E,5,1
SFRFLD=ADIF,F9E,6,1
SFRFLD=PSPIF,F9E,7,1
SFRFLD=SSPIF,F9E,3,1
SFRFLD=TXIF,F9E,4,1
SFRFLD=RCIF,F9E,5,1
SFRFLD=TMR1IP,F9F,0,1
SFRFLD=TMR2IP,F9F,1,1
SFRFLD=CCP1IP,F9F,2,1
SFRFLD=SSP1IP,F9F,3,1
SFRFLD=TX1IP,F9F,4,1
SFRFLD=RC1IP,F9F,5,1
SFRFLD=ADIP,F9F,6,1
SFRFLD=PSPIP,F9F,7,1
SFRFLD=SSPIP,F9F,3,1
SFRFLD=TXIP,F9F,4,1
SFRFLD=RCIP,F9F,5,1
SFRFLD=CCP2IE,FA0,0,1
SFRFLD=TMR3IE,FA0,1,1
SFRFLD=HLVDIE,FA0,2,1
SFRFLD=BCL1IE,FA0,3,1
SFRFLD=EEIE,FA0,4,1
SFRFLD=CMIE,FA0,6,1
SFRFLD=OSCFIE,FA0,7,1
SFRFLD=LVDIE,FA0,2,1
SFRFLD=BCLIE,FA0,3,1
SFRFLD=CCP2IF,FA1,0,1
SFRFLD=TMR3IF,FA1,1,1
SFRFLD=HLVDIF,FA1,2,1
SFRFLD=BCL1IF,FA1,3,1
SFRFLD=EEIF,FA1,4,1
SFRFLD=CMIF,FA1,6,1
SFRFLD=OSCFIF,FA1,7,1
SFRFLD=LVDIF,FA1,2,1
SFRFLD=BCLIF,FA1,3,1
SFRFLD=CCP2IP,FA2,0,1
SFRFLD=TMR3IP,FA2,1,1
SFRFLD=HLVDIP,FA2,2,1
SFRFLD=BCL1IP,FA2,3,1
SFRFLD=EEIP,FA2,4,1
SFRFLD=CMIP,FA2,6,1
SFRFLD=OSCFIP,FA2,7,1
SFRFLD=LVDIP,FA2,2,1
SFRFLD=BCLIP,FA2,3,1
SFRFLD=CCP3IE,FA3,0,1
SFRFLD=CCP4IE,FA3,1,1
SFRFLD=CCP5IE,FA3,2,1
SFRFLD=TMR4IE,FA3,3,1
SFRFLD=TX2IE,FA3,4,1
SFRFLD=RC2IE,FA3,5,1
SFRFLD=BCL2IE,FA3,6,1
SFRFLD=SSP2IE,FA3,7,1
SFRFLD=RXB0IE,FA3,0,1
SFRFLD=RXB1IE,FA3,1,1
SFRFLD=TXB0IE,FA3,2,1
SFRFLD=TXB1IE,FA3,3,1
SFRFLD=TXB2IE,FA3,4,1
SFRFLD=RXBNIE,FA3,1,1
SFRFLD=TXBNIE,FA3,4,1
SFRFLD=CCP3IF,FA4,0,1
SFRFLD=CCP4IF,FA4,1,1
SFRFLD=CCP5IF,FA4,2,1
SFRFLD=TMR4IF,FA4,3,1
SFRFLD=TX2IF,FA4,4,1
SFRFLD=RC2IF,FA4,5,1
SFRFLD=BCL2IF,FA4,6,1
SFRFLD=SSP2IF,FA4,7,1
SFRFLD=RXBNIF,FA4,1,1
SFRFLD=TXBNIF,FA4,4,1
SFRFLD=CCP3IP,FA5,0,1
SFRFLD=CCP4IP,FA5,1,1
SFRFLD=CCP5IP,FA5,2,1
SFRFLD=TMR4IP,FA5,3,1
SFRFLD=TX2IP,FA5,4,1
SFRFLD=RC2IP,FA5,5,1
SFRFLD=BCL2IP,FA5,6,1
SFRFLD=SSP2IP,FA5,7,1
SFRFLD=RXBNIP,FA5,1,1
SFRFLD=TXBNIP,FA5,4,1
SFRFLD=RD,FA6,0,1
SFRFLD=WR,FA6,1,1
SFRFLD=WREN,FA6,2,1
SFRFLD=WRERR,FA6,3,1
SFRFLD=FREE,FA6,4,1
SFRFLD=CFGS,FA6,6,1
SFRFLD=EEPGD,FA6,7,1
SFRFLD=EEFS,FA6,6,1
SFRFLD=RX9D,FAB,0,1
SFRFLD=OERR,FAB,1,1
SFRFLD=FERR,FAB,2,1
SFRFLD=ADDEN,FAB,3,1
SFRFLD=CREN,FAB,4,1
SFRFLD=SREN,FAB,5,1
SFRFLD=RX9,FAB,6,1
SFRFLD=SPEN,FAB,7,1
SFRFLD=RCD8,FAB,0,1
SFRFLD=RC9,FAB,6,1
SFRFLD=NOT_RC8,FAB,6,1
SFRFLD=nRC8,FAB,6,1
SFRFLD=RC8_9,FAB,6,1
SFRFLD=RX9D1,FAB,0,1
SFRFLD=OERR1,FAB,1,1
SFRFLD=FERR1,FAB,2,1
SFRFLD=ADDEN1,FAB,3,1
SFRFLD=CREN1,FAB,4,1
SFRFLD=SREN1,FAB,5,1
SFRFLD=RX91,FAB,6,1
SFRFLD=SPEN1,FAB,7,1
SFRFLD=SRENA,FAB,5,1
SFRFLD=TX9D,FAC,0,1
SFRFLD=TRMT,FAC,1,1
SFRFLD=BRGH,FAC,2,1
SFRFLD=SENDB,FAC,3,1
SFRFLD=SYNC,FAC,4,1
SFRFLD=TXEN,FAC,5,1
SFRFLD=TX9,FAC,6,1
SFRFLD=CSRC,FAC,7,1
SFRFLD=TXD8,FAC,0,1
SFRFLD=TX8_9,FAC,6,1
SFRFLD=NOT_TX8,FAC,6,1
SFRFLD=nTX8,FAC,6,1
SFRFLD=TX9D1,FAC,0,1
SFRFLD=TRMT1,FAC,1,1
SFRFLD=BRGH1,FAC,2,1
SFRFLD=SENDB1,FAC,3,1
SFRFLD=SYNC1,FAC,4,1
SFRFLD=TXEN1,FAC,5,1
SFRFLD=TX91,FAC,6,1
SFRFLD=CSRC1,FAC,7,1
SFRFLD=PSPMODE,FB0,4,1
SFRFLD=IBOV,FB0,5,1
SFRFLD=OBF,FB0,6,1
SFRFLD=IBF,FB0,7,1
SFRFLD=NOT_T3SYNC,FB1,2,1
SFRFLD=TMR3ON,FB1,0,1
SFRFLD=TMR3CS,FB1,1,1
SFRFLD=nT3SYNC,FB1,2,1
SFRFLD=T3CCP1,FB1,3,1
SFRFLD=T3CKPS,FB1,4,2
SFRFLD=T3CCP2,FB1,6,1
SFRFLD=RD16,FB1,7,1
SFRFLD=T3SYNC,FB1,2,1
SFRFLD=T3CKPS0,FB1,4,1
SFRFLD=T3CKPS1,FB1,5,1
SFRFLD=T3INSYNC,FB1,2,1
SFRFLD=SOSCEN3,FB1,3,1
SFRFLD=RD163,FB1,7,1
SFRFLD=T3RD16,FB1,7,1
SFRFLD=TMR3,FB2,0,16
SFRFLD=CM,FB4,0,3
SFRFLD=CIS,FB4,3,1
SFRFLD=C1INV,FB4,4,1
SFRFLD=C2INV,FB4,5,1
SFRFLD=C1OUT,FB4,6,1
SFRFLD=C2OUT,FB4,7,1
SFRFLD=CM0,FB4,0,1
SFRFLD=CM1,FB4,1,1
SFRFLD=CM2,FB4,2,1
SFRFLD=CMEN0,FB4,0,1
SFRFLD=CMEN1,FB4,1,1
SFRFLD=CMEN2,FB4,2,1
SFRFLD=CVR,FB5,0,4
SFRFLD=CVRSS,FB5,4,1
SFRFLD=CVRR,FB5,5,1
SFRFLD=CVROE,FB5,6,1
SFRFLD=CVREN,FB5,7,1
SFRFLD=CVR0,FB5,0,1
SFRFLD=CVR1,FB5,1,1
SFRFLD=CVR2,FB5,2,1
SFRFLD=CVR3,FB5,3,1
SFRFLD=CVROEN,FB5,6,1
SFRFLD=PSS1BD,FB6,0,2
SFRFLD=PSS1AC,FB6,2,2
SFRFLD=ECCP1AS,FB6,4,3
SFRFLD=ECCP1ASE,FB6,7,1
SFRFLD=PSS1BD0,FB6,0,1
SFRFLD=PSS1BD1,FB6,1,1
SFRFLD=PSS1AC0,FB6,2,1
SFRFLD=PSS1AC1,FB6,3,1
SFRFLD=ECCP1AS0,FB6,4,1
SFRFLD=ECCP1AS1,FB6,5,1
SFRFLD=ECCP1AS2,FB6,6,1
SFRFLD=PSSBD0,FB6,0,1
SFRFLD=PSSBD1,FB6,1,1
SFRFLD=PSSAC0,FB6,2,1
SFRFLD=PSSAC1,FB6,3,1
SFRFLD=ECCPAS0,FB6,4,1
SFRFLD=ECCPAS1,FB6,5,1
SFRFLD=ECCPAS2,FB6,6,1
SFRFLD=ECCPASE,FB6,7,1
SFRFLD=CCP3M,FB7,0,4
SFRFLD=DC3B,FB7,4,2
SFRFLD=P3M,FB7,6,2
SFRFLD=CCP3M0,FB7,0,1
SFRFLD=CCP3M1,FB7,1,1
SFRFLD=CCP3M2,FB7,2,1
SFRFLD=CCP3M3,FB7,3,1
SFRFLD=DC3B0,FB7,4,1
SFRFLD=DC3B1,FB7,5,1
SFRFLD=P3M0,FB7,6,1
SFRFLD=P3M1,FB7,7,1
SFRFLD=CCP3Y,FB7,4,1
SFRFLD=CCP3X,FB7,5,1
SFRFLD=CCPR3,FB8,0,16
SFRFLD=CCP2M,FBA,0,4
SFRFLD=DC2B,FBA,4,2
SFRFLD=P2M,FBA,6,2
SFRFLD=CCP2M0,FBA,0,1
SFRFLD=CCP2M1,FBA,1,1
SFRFLD=CCP2M2,FBA,2,1
SFRFLD=CCP2M3,FBA,3,1
SFRFLD=DC2B0,FBA,4,1
SFRFLD=DC2B1,FBA,5,1
SFRFLD=P2M0,FBA,6,1
SFRFLD=P2M1,FBA,7,1
SFRFLD=CCP2Y,FBA,4,1
SFRFLD=CCP2X,FBA,5,1
SFRFLD=CCPR2,FBB,0,16
SFRFLD=CCP1M,FBD,0,4
SFRFLD=DC1B,FBD,4,2
SFRFLD=P1M,FBD,6,2
SFRFLD=CCP1M0,FBD,0,1
SFRFLD=CCP1M1,FBD,1,1
SFRFLD=CCP1M2,FBD,2,1
SFRFLD=CCP1M3,FBD,3,1
SFRFLD=DC1B0,FBD,4,1
SFRFLD=DC1B1,FBD,5,1
SFRFLD=P1M0,FBD,6,1
SFRFLD=P1M1,FBD,7,1
SFRFLD=CCP1Y,FBD,4,1
SFRFLD=CCP1X,FBD,5,1
SFRFLD=CCPR1,FBE,0,16
SFRFLD=ADCS,FC0,0,3
SFRFLD=ACQT,FC0,3,3
SFRFLD=ADFM,FC0,7,1
SFRFLD=ADCS0,FC0,0,1
SFRFLD=ADCS1,FC0,1,1
SFRFLD=ADCS2,FC0,2,1
SFRFLD=ACQT0,FC0,3,1
SFRFLD=ACQT1,FC0,4,1
SFRFLD=ACQT2,FC0,5,1
SFRFLD=PCFG,FC1,0,4
SFRFLD=VCFG,FC1,4,2
SFRFLD=PCFG0,FC1,0,1
SFRFLD=PCFG1,FC1,1,1
SFRFLD=PCFG2,FC1,2,1
SFRFLD=PCFG3,FC1,3,1
SFRFLD=VCFG0,FC1,4,1
SFRFLD=VCFG1,FC1,5,1
SFRFLD=CHSN3,FC1,3,1
SFRFLD=VCFG01,FC1,4,1
SFRFLD=VCFG11,FC1,5,1
SFRFLD=GO_NOT_DONE,FC2,1,1
SFRFLD=ADON,FC2,0,1
SFRFLD=GO_nDONE,FC2,1,1
SFRFLD=CHS,FC2,2,4
SFRFLD=DONE,FC2,1,1
SFRFLD=GO_DONE,FC2,1,1
SFRFLD=CHS0,FC2,2,1
SFRFLD=CHS1,FC2,3,1
SFRFLD=CHS2,FC2,4,1
SFRFLD=CHS3,FC2,5,1
SFRFLD=GO,FC2,1,1
SFRFLD=NOT_DONE,FC2,1,1
SFRFLD=nDONE,FC2,1,1
SFRFLD=GODONE,FC2,1,1
SFRFLD=ADRES,FC3,0,16
SFRFLD=SEN,FC5,0,1
SFRFLD=RSEN,FC5,1,1
SFRFLD=PEN,FC5,2,1
SFRFLD=RCEN,FC5,3,1
SFRFLD=ACKEN,FC5,4,1
SFRFLD=ACKDT,FC5,5,1
SFRFLD=ACKSTAT,FC5,6,1
SFRFLD=GCEN,FC5,7,1
SFRFLD=SEN1,FC5,0,1
SFRFLD=ADMSK1,FC5,1,1
SFRFLD=ADMSK2,FC5,2,1
SFRFLD=ADMSK3,FC5,3,1
SFRFLD=ACKEN1,FC5,4,1
SFRFLD=ACKDT1,FC5,5,1
SFRFLD=ACKSTAT1,FC5,6,1
SFRFLD=GCEN1,FC5,7,1
SFRFLD=ADMSK11,FC5,1,1
SFRFLD=ADMSK21,FC5,2,1
SFRFLD=ADMSK31,FC5,3,1
SFRFLD=ADMSK4,FC5,4,1
SFRFLD=ADMSK5,FC5,5,1
SFRFLD=RSEN1,FC5,1,1
SFRFLD=PEN1,FC5,2,1
SFRFLD=RCEN1,FC5,3,1
SFRFLD=ADMSK41,FC5,4,1
SFRFLD=ADMSK51,FC5,5,1
SFRFLD=SSPM,FC6,0,4
SFRFLD=CKP,FC6,4,1
SFRFLD=SSPEN,FC6,5,1
SFRFLD=SSPOV,FC6,6,1
SFRFLD=WCOL,FC6,7,1
SFRFLD=SSPM0,FC6,0,1
SFRFLD=SSPM1,FC6,1,1
SFRFLD=SSPM2,FC6,2,1
SFRFLD=SSPM3,FC6,3,1
SFRFLD=SSPM01,FC6,0,1
SFRFLD=SSPM11,FC6,1,1
SFRFLD=SSPM21,FC6,2,1
SFRFLD=SSPM31,FC6,3,1
SFRFLD=CKP1,FC6,4,1
SFRFLD=SSPEN1,FC6,5,1
SFRFLD=SSPOV1,FC6,6,1
SFRFLD=WCOL1,FC6,7,1
SFRFLD=R_NOT_W,FC7,2,1
SFRFLD=D_NOT_A,FC7,5,1
SFRFLD=BF,FC7,0,1
SFRFLD=UA,FC7,1,1
SFRFLD=R_nW,FC7,2,1
SFRFLD=S,FC7,3,1
SFRFLD=P,FC7,4,1
SFRFLD=D_nA,FC7,5,1
SFRFLD=CKE,FC7,6,1
SFRFLD=SMP,FC7,7,1
SFRFLD=R_W,FC7,2,1
SFRFLD=D_A,FC7,5,1
SFRFLD=I2C_READ,FC7,2,1
SFRFLD=I2C_START,FC7,3,1
SFRFLD=I2C_STOP,FC7,4,1
SFRFLD=I2C_DAT,FC7,5,1
SFRFLD=nW,FC7,2,1
SFRFLD=nA,FC7,5,1
SFRFLD=NOT_WRITE,FC7,2,1
SFRFLD=NOT_ADDRESS,FC7,5,1
SFRFLD=nWRITE,FC7,2,1
SFRFLD=nADDRESS,FC7,5,1
SFRFLD=READ_WRITE,FC7,2,1
SFRFLD=DATA_ADDRESS,FC7,5,1
SFRFLD=R,FC7,2,1
SFRFLD=D,FC7,5,1
SFRFLD=BF1,FC7,0,1
SFRFLD=UA1,FC7,1,1
SFRFLD=RW,FC7,2,1
SFRFLD=START,FC7,3,1
SFRFLD=STOP,FC7,4,1
SFRFLD=DA,FC7,5,1
SFRFLD=CKE1,FC7,6,1
SFRFLD=SMP1,FC7,7,1
SFRFLD=RW1,FC7,2,1
SFRFLD=START1,FC7,3,1
SFRFLD=STOP1,FC7,4,1
SFRFLD=DA1,FC7,5,1
SFRFLD=NOT_W,FC7,2,1
SFRFLD=NOT_A,FC7,5,1
SFRFLD=MSK0,FC8,0,1
SFRFLD=MSK1,FC8,1,1
SFRFLD=MSK2,FC8,2,1
SFRFLD=MSK3,FC8,3,1
SFRFLD=MSK4,FC8,4,1
SFRFLD=MSK5,FC8,5,1
SFRFLD=MSK6,FC8,6,1
SFRFLD=MSK7,FC8,7,1
SFRFLD=MSK01,FC8,0,1
SFRFLD=MSK11,FC8,1,1
SFRFLD=MSK21,FC8,2,1
SFRFLD=MSK31,FC8,3,1
SFRFLD=MSK41,FC8,4,1
SFRFLD=MSK51,FC8,5,1
SFRFLD=MSK61,FC8,6,1
SFRFLD=MSK71,FC8,7,1
SFRFLD=T2CKPS,FCA,0,2
SFRFLD=TMR2ON,FCA,2,1
SFRFLD=TOUTPS,FCA,3,4
SFRFLD=T2CKPS0,FCA,0,1
SFRFLD=T2CKPS1,FCA,1,1
SFRFLD=T2OUTPS0,FCA,3,1
SFRFLD=T2OUTPS1,FCA,4,1
SFRFLD=T2OUTPS2,FCA,5,1
SFRFLD=T2OUTPS3,FCA,6,1
SFRFLD=EBDIS,FCB,7,1
SFRFLD=WAIT0,FCB,4,1
SFRFLD=WAIT1,FCB,5,1
SFRFLD=WM0,FCB,0,1
SFRFLD=WM1,FCB,1,1
SFRFLD=NOT_T1SYNC,FCD,2,1
SFRFLD=TMR1ON,FCD,0,1
SFRFLD=TMR1CS,FCD,1,1
SFRFLD=nT1SYNC,FCD,2,1
SFRFLD=T1OSCEN,FCD,3,1
SFRFLD=T1CKPS,FCD,4,2
SFRFLD=T1RUN,FCD,6,1
SFRFLD=RD16,FCD,7,1
SFRFLD=T1SYNC,FCD,2,1
SFRFLD=T1CKPS0,FCD,4,1
SFRFLD=T1CKPS1,FCD,5,1
SFRFLD=T1INSYNC,FCD,2,1
SFRFLD=SOSCEN,FCD,3,1
SFRFLD=T1RD16,FCD,7,1
SFRFLD=TMR1,FCE,0,16
SFRFLD=NOT_BOR,FD0,0,1
SFRFLD=NOT_POR,FD0,1,1
SFRFLD=NOT_PD,FD0,2,1
SFRFLD=NOT_TO,FD0,3,1
SFRFLD=NOT_RI,FD0,4,1
SFRFLD=nBOR,FD0,0,1
SFRFLD=nPOR,FD0,1,1
SFRFLD=nPD,FD0,2,1
SFRFLD=nTO,FD0,3,1
SFRFLD=nRI,FD0,4,1
SFRFLD=SBOREN,FD0,6,1
SFRFLD=IPEN,FD0,7,1
SFRFLD=BOR,FD0,0,1
SFRFLD=POR,FD0,1,1
SFRFLD=PD,FD0,2,1
SFRFLD=TO,FD0,3,1
SFRFLD=RI,FD0,4,1
SFRFLD=SWDTEN,FD1,0,1
SFRFLD=SWDTE,FD1,0,1
SFRFLD=HLVDL,FD2,0,4
SFRFLD=HLVDEN,FD2,4,1
SFRFLD=IRVST,FD2,5,1
SFRFLD=VDIRMAG,FD2,7,1
SFRFLD=HLVDL0,FD2,0,1
SFRFLD=HLVDL1,FD2,1,1
SFRFLD=HLVDL2,FD2,2,1
SFRFLD=HLVDL3,FD2,3,1
SFRFLD=IVRST,FD2,5,1
SFRFLD=LVV0,FD2,0,1
SFRFLD=LVV1,FD2,1,1
SFRFLD=LVV2,FD2,2,1
SFRFLD=LVV3,FD2,3,1
SFRFLD=BGST,FD2,5,1
SFRFLD=LVDL0,FD2,0,1
SFRFLD=LVDL1,FD2,1,1
SFRFLD=LVDL2,FD2,2,1
SFRFLD=LVDL3,FD2,3,1
SFRFLD=LVDEN,FD2,4,1
SFRFLD=SCS,FD3,0,2
SFRFLD=IOFS,FD3,2,1
SFRFLD=OSTS,FD3,3,1
SFRFLD=IRCF,FD3,4,3
SFRFLD=IDLEN,FD3,7,1
SFRFLD=SCS0,FD3,0,1
SFRFLD=SCS1,FD3,1,1
SFRFLD=FLTS,FD3,2,1
SFRFLD=IRCF0,FD3,4,1
SFRFLD=IRCF1,FD3,5,1
SFRFLD=IRCF2,FD3,6,1
SFRFLD=T0PS,FD5,0,3
SFRFLD=PSA,FD5,3,1
SFRFLD=T0SE,FD5,4,1
SFRFLD=T0CS,FD5,5,1
SFRFLD=T08BIT,FD5,6,1
SFRFLD=TMR0ON,FD5,7,1
SFRFLD=T0PS0,FD5,0,1
SFRFLD=T0PS1,FD5,1,1
SFRFLD=T0PS2,FD5,2,1
SFRFLD=T0PS3,FD5,3,1
SFRFLD=TMR0,FD6,0,16
SFRFLD=C,FD8,0,1
SFRFLD=DC,FD8,1,1
SFRFLD=Z,FD8,2,1
SFRFLD=OV,FD8,3,1
SFRFLD=N,FD8,4,1
SFRFLD=CARRY,FD8,0,1
SFRFLD=ZERO,FD8,2,1
SFRFLD=OVERFLOW,FD8,3,1
SFRFLD=NEGATIVE,FD8,4,1
SFRFLD=FSR2,FD9,0,12
SFRFLD=FSR1,FE1,0,12
SFRFLD=FSR0,FE9,0,12
SFRFLD=INT1IF,FF0,0,1
SFRFLD=INT2IF,FF0,1,1
SFRFLD=INT3IF,FF0,2,1
SFRFLD=INT1IE,FF0,3,1
SFRFLD=INT2IE,FF0,4,1
SFRFLD=INT3IE,FF0,5,1
SFRFLD=INT1IP,FF0,6,1
SFRFLD=INT2IP,FF0,7,1
SFRFLD=INT1F,FF0,0,1
SFRFLD=INT2F,FF0,1,1
SFRFLD=INT3F,FF0,2,1
SFRFLD=INT1E,FF0,3,1
SFRFLD=INT2E,FF0,4,1
SFRFLD=INT3E,FF0,5,1
SFRFLD=INT1P,FF0,6,1
SFRFLD=INT2P,FF0,7,1
SFRFLD=NOT_RBPU,FF1,7,1
SFRFLD=RBIP,FF1,0,1
SFRFLD=INT3IP,FF1,1,1
SFRFLD=TMR0IP,FF1,2,1
SFRFLD=INTEDG3,FF1,3,1
SFRFLD=INTEDG2,FF1,4,1
SFRFLD=INTEDG1,FF1,5,1
SFRFLD=INTEDG0,FF1,6,1
SFRFLD=nRBPU,FF1,7,1
SFRFLD=INT3P,FF1,1,1
SFRFLD=T0IP,FF1,2,1
SFRFLD=RBPU,FF1,7,1
SFRFLD=RBIF,FF2,0,1
SFRFLD=INT0IF,FF2,1,1
SFRFLD=TMR0IF,FF2,2,1
SFRFLD=RBIE,FF2,3,1
SFRFLD=INT0IE,FF2,4,1
SFRFLD=TMR0IE,FF2,5,1
SFRFLD=PEIE_GIEL,FF2,6,1
SFRFLD=GIE_GIEH,FF2,7,1
SFRFLD=INT0F,FF2,1,1
SFRFLD=T0IF,FF2,2,1
SFRFLD=INT0E,FF2,4,1
SFRFLD=T0IE,FF2,5,1
SFRFLD=PEIE,FF2,6,1
SFRFLD=GIE,FF2,7,1
SFRFLD=GIEL,FF2,6,1
SFRFLD=GIEH,FF2,7,1
SFRFLD=PROD,FF3,0,16
SFRFLD=TBLPTR,FF6,0,21
SFRFLD=ACSS,FF6,21,1
SFRFLD=TBLPTRL,FF6,0,8
SFRFLD=TBLPTRH,FF7,0,8
SFRFLD=TBLPTRU,FF8,0,5
SFRFLD=ACSS,FF8,5,1
SFRFLD=PCLAT,FF9,0,21
SFRFLD=STKPTR,FFC,0,5
SFRFLD=STKUNF,FFC,6,1
SFRFLD=STKFUL,FFC,7,1
SFRFLD=STKPTR0,FFC,0,1
SFRFLD=STKPTR1,FFC,1,1
SFRFLD=STKPTR2,FFC,2,1
SFRFLD=STKPTR3,FFC,3,1
SFRFLD=STKPTR4,FFC,4,1
SFRFLD=STKOVF,FFC,7,1
SFRFLD=SP0,FFC,0,1
SFRFLD=SP1,FFC,1,1
SFRFLD=SP2,FFC,2,1
SFRFLD=SP3,FFC,3,1
SFRFLD=SP4,FFC,4,1
SFRFLD=TOS,FFD,0,21
STACKDEPTH=1F
USERIDMEM=200000-200007
USERIDPROG=1,1,1
VOLSFRS=FA6-FA7
