Source Block: hdl/library/axi_dmac/response_handler.v@80:93@HdlStmProcess
  end else if (request_id == id) begin
      enabled <= 1'b0;
  end
end

always @(posedge clk) begin
  if (resetn == 1'b0) begin
    id <= 'h0;
  end else if (bready == 1'b1 && bvalid == 1'b1) begin
    id <= inc_id(id);
  end
end

endmodule

Diff Content:
- 85 always @(posedge clk) begin
- 86   if (resetn == 1'b0) begin
- 87     id <= 'h0;
- 88   end else if (bready == 1'b1 && bvalid == 1'b1) begin
- 89     id <= inc_id(id);
- 91 end
+ 89   always @(posedge clk) begin
+ 89     if (resetn == 1'b0) begin
+ 89       id <= 'h0;
+ 89     end else if (bready == 1'b1 && bvalid == 1'b1) begin
+ 89       id <= inc_id(id);
+ 89     end

Clone Blocks:
