Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul 24 09:20:51 2018
| Host         : DESKTOP-EPHBFNF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file preset_LFSR_timing_summary_routed.rpt -pb preset_LFSR_timing_summary_routed.pb -rpx preset_LFSR_timing_summary_routed.rpx -warn_on_violation
| Design       : preset_LFSR
| Device       : 7a50t-fgg484
| Speed File   : -3  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.969        0.000                      0                   26        0.164        0.000                      0                   26        0.480        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
inst0/inst/clk_in1    {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst0/inst/clk_in1                                                                                                                                                      1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.969        0.000                      0                   26        0.164        0.000                      0                   26        0.480        0.000                       0                    29  
  clkfbout_clk_wiz_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst0/inst/clk_in1
  To Clock:  inst0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 inst1/lfsr_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.524ns (36.718%)  route 0.903ns (63.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 0.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.287    -2.847    inst1/clk_out1
    SLICE_X65Y51         FDSE                                         r  inst1/lfsr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDSE (Prop_fdse_C_Q)         0.313    -2.534 r  inst1/lfsr_reg[23]/Q
                         net (fo=1, routed)           0.491    -2.043    inst1/lfsr[23]
    SLICE_X65Y51         LUT4 (Prop_lut4_I1_O)        0.211    -1.832 r  inst1/inst1//O
                         net (fo=2, routed)           0.412    -1.420    inst1/n_lfsr[0]
    SLICE_X64Y51         FDSE                                         r  inst1/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.185     0.127    inst1/clk_out1
    SLICE_X64Y51         FDSE                                         r  inst1/lfsr_reg[0]/C
                         clock pessimism             -0.496    -0.369    
                         clock uncertainty           -0.054    -0.423    
    SLICE_X64Y51         FDSE (Setup_fdse_C_D)       -0.028    -0.451    inst1/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 inst1/lfsr_reg[6]_srl2____inst1_lfsr_reg_s_0/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[7]_inst1_lfsr_reg_s_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 1.192ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.376ns = ( 0.124 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.283    -2.851    inst1/clk_out1
    SLICE_X60Y51         SRL16E                                       r  inst1/lfsr_reg[6]_srl2____inst1_lfsr_reg_s_0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.192    -1.659 r  inst1/lfsr_reg[6]_srl2____inst1_lfsr_reg_s_0/Q
                         net (fo=1, routed)           0.000    -1.659    inst1/lfsr_reg[6]_srl2____inst1_lfsr_reg_s_0_n_0
    SLICE_X60Y51         FDRE                                         r  inst1/lfsr_reg[7]_inst1_lfsr_reg_s_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.182     0.124    inst1/clk_out1
    SLICE_X60Y51         FDRE                                         r  inst1/lfsr_reg[7]_inst1_lfsr_reg_s_1/C
                         clock pessimism             -0.475    -0.351    
                         clock uncertainty           -0.054    -0.405    
    SLICE_X60Y51         FDRE (Setup_fdre_C_D)        0.098    -0.307    inst1/lfsr_reg[7]_inst1_lfsr_reg_s_1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 inst1/lfsr_reg_s_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.524ns (51.108%)  route 0.501ns (48.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 0.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.287    -2.847    inst1/clk_out1
    SLICE_X62Y51         FDSE                                         r  inst1/lfsr_reg_s_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDSE (Prop_fdse_C_Q)         0.313    -2.534 r  inst1/lfsr_reg_s_1/Q
                         net (fo=1, routed)           0.501    -2.033    inst1/lfsr_reg_s_1_n_0
    SLICE_X62Y51         LUT2 (Prop_lut2_I1_O)        0.211    -1.822 r  inst1/lfsr_reg_gate/O
                         net (fo=1, routed)           0.000    -1.822    inst1/lfsr_reg_gate_n_0
    SLICE_X62Y51         FDSE                                         r  inst1/lfsr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.185     0.127    inst1/clk_out1
    SLICE_X62Y51         FDSE                                         r  inst1/lfsr_reg[8]/C
                         clock pessimism             -0.474    -0.347    
                         clock uncertainty           -0.054    -0.401    
    SLICE_X62Y51         FDSE (Setup_fdse_C_D)        0.030    -0.371    inst1/lfsr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 inst1/lfsr_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.524ns (51.625%)  route 0.491ns (48.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 0.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.287    -2.847    inst1/clk_out1
    SLICE_X65Y51         FDSE                                         r  inst1/lfsr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDSE (Prop_fdse_C_Q)         0.313    -2.534 r  inst1/lfsr_reg[23]/Q
                         net (fo=1, routed)           0.491    -2.043    inst1/lfsr[23]
    SLICE_X65Y51         LUT4 (Prop_lut4_I1_O)        0.211    -1.832 r  inst1/inst1//O
                         net (fo=2, routed)           0.000    -1.832    inst1/n_lfsr[0]
    SLICE_X65Y51         FDSE                                         r  inst1/lfsr_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.185     0.127    inst1/clk_out1
    SLICE_X65Y51         FDSE                                         r  inst1/lfsr_reg[0]_lopt_replica/C
                         clock pessimism             -0.474    -0.347    
                         clock uncertainty           -0.054    -0.401    
    SLICE_X65Y51         FDSE (Setup_fdse_C_D)        0.030    -0.371    inst1/lfsr_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 inst1/lfsr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.341ns (44.322%)  route 0.428ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 0.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.287    -2.847    inst1/clk_out1
    SLICE_X62Y51         FDRE                                         r  inst1/lfsr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.341    -2.506 r  inst1/lfsr_reg[9]/Q
                         net (fo=1, routed)           0.428    -2.078    inst1/lfsr[9]
    SLICE_X63Y51         FDSE                                         r  inst1/lfsr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.185     0.127    inst1/clk_out1
    SLICE_X63Y51         FDSE                                         r  inst1/lfsr_reg[10]/C
                         clock pessimism             -0.496    -0.369    
                         clock uncertainty           -0.054    -0.423    
    SLICE_X63Y51         FDSE (Setup_fdse_C_D)       -0.067    -0.490    inst1/lfsr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 inst1/lfsr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.341ns (42.684%)  route 0.458ns (57.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 0.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.287    -2.847    inst1/clk_out1
    SLICE_X63Y51         FDSE                                         r  inst1/lfsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDSE (Prop_fdse_C_Q)         0.341    -2.506 r  inst1/lfsr_reg[11]/Q
                         net (fo=1, routed)           0.458    -2.048    inst1/lfsr[11]
    SLICE_X63Y51         FDRE                                         r  inst1/lfsr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.185     0.127    inst1/clk_out1
    SLICE_X63Y51         FDRE                                         r  inst1/lfsr_reg[12]/C
                         clock pessimism             -0.474    -0.347    
                         clock uncertainty           -0.054    -0.401    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)       -0.034    -0.435    inst1/lfsr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 inst1/lfsr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.393ns (49.121%)  route 0.407ns (50.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 0.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.287    -2.847    inst1/clk_out1
    SLICE_X64Y51         FDRE                                         r  inst1/lfsr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.393    -2.454 r  inst1/lfsr_reg[13]/Q
                         net (fo=1, routed)           0.407    -2.047    inst1/lfsr[13]
    SLICE_X64Y51         FDSE                                         r  inst1/lfsr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.185     0.127    inst1/clk_out1
    SLICE_X64Y51         FDSE                                         r  inst1/lfsr_reg[14]/C
                         clock pessimism             -0.474    -0.347    
                         clock uncertainty           -0.054    -0.401    
    SLICE_X64Y51         FDSE (Setup_fdse_C_D)       -0.027    -0.428    inst1/lfsr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 inst1/lfsr_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.393ns (48.164%)  route 0.423ns (51.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 0.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.287    -2.847    inst1/clk_out1
    SLICE_X64Y51         FDSE                                         r  inst1/lfsr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDSE (Prop_fdse_C_Q)         0.393    -2.454 r  inst1/lfsr_reg[14]/Q
                         net (fo=1, routed)           0.423    -2.031    inst1/lfsr[14]
    SLICE_X64Y51         FDSE                                         r  inst1/lfsr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.185     0.127    inst1/clk_out1
    SLICE_X64Y51         FDSE                                         r  inst1/lfsr_reg[15]/C
                         clock pessimism             -0.474    -0.347    
                         clock uncertainty           -0.054    -0.401    
    SLICE_X64Y51         FDSE (Setup_fdse_C_D)       -0.007    -0.408    inst1/lfsr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 inst1/lfsr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.341ns (44.403%)  route 0.427ns (55.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 0.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.287    -2.847    inst1/clk_out1
    SLICE_X65Y51         FDRE                                         r  inst1/lfsr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.341    -2.506 r  inst1/lfsr_reg[20]/Q
                         net (fo=1, routed)           0.427    -2.079    inst1/lfsr[20]
    SLICE_X65Y51         FDSE                                         r  inst1/lfsr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.185     0.127    inst1/clk_out1
    SLICE_X65Y51         FDSE                                         r  inst1/lfsr_reg[21]/C
                         clock pessimism             -0.474    -0.347    
                         clock uncertainty           -0.054    -0.401    
    SLICE_X65Y51         FDSE (Setup_fdse_C_D)       -0.030    -0.431    inst1/lfsr_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 inst1/lfsr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.341ns (44.694%)  route 0.422ns (55.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 0.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.287    -2.847    inst1/clk_out1
    SLICE_X65Y51         FDSE                                         r  inst1/lfsr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDSE (Prop_fdse_C_Q)         0.341    -2.506 r  inst1/lfsr_reg[19]/Q
                         net (fo=1, routed)           0.422    -2.084    inst1/lfsr[19]
    SLICE_X65Y51         FDRE                                         r  inst1/lfsr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.185     0.127    inst1/clk_out1
    SLICE_X65Y51         FDRE                                         r  inst1/lfsr_reg[20]/C
                         clock pessimism             -0.474    -0.347    
                         clock uncertainty           -0.054    -0.401    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)       -0.034    -0.435    inst1/lfsr_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 inst1/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[6]_srl2____inst1_lfsr_reg_s_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.657%)  route 0.175ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.592    -0.760    inst1/clk_out1
    SLICE_X62Y51         FDRE                                         r  inst1/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  inst1/lfsr_reg[4]/Q
                         net (fo=1, routed)           0.175    -0.444    inst1/lfsr[4]
    SLICE_X60Y51         SRL16E                                       r  inst1/lfsr_reg[6]_srl2____inst1_lfsr_reg_s_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.861    -0.718    inst1/clk_out1
    SLICE_X60Y51         SRL16E                                       r  inst1/lfsr_reg[6]_srl2____inst1_lfsr_reg_s_0/CLK
                         clock pessimism             -0.007    -0.725    
    SLICE_X60Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.608    inst1/lfsr_reg[6]_srl2____inst1_lfsr_reg_s_0
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 inst1/lfsr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.323%)  route 0.114ns (44.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.592    -0.760    inst1/clk_out1
    SLICE_X63Y51         FDSE                                         r  inst1/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDSE (Prop_fdse_C_Q)         0.141    -0.619 r  inst1/lfsr_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.505    inst1/lfsr[1]
    SLICE_X62Y51         FDSE                                         r  inst1/lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.716    inst1/clk_out1
    SLICE_X62Y51         FDSE                                         r  inst1/lfsr_reg[2]/C
                         clock pessimism             -0.031    -0.747    
    SLICE_X62Y51         FDSE (Hold_fdse_C_D)         0.075    -0.672    inst1/lfsr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst1/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.592    -0.760    inst1/clk_out1
    SLICE_X64Y51         FDSE                                         r  inst1/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.596 r  inst1/lfsr_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.499    inst1/Q[0]
    SLICE_X63Y51         FDSE                                         r  inst1/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.716    inst1/clk_out1
    SLICE_X63Y51         FDSE                                         r  inst1/lfsr_reg[1]/C
                         clock pessimism             -0.028    -0.744    
    SLICE_X63Y51         FDSE (Hold_fdse_C_D)         0.072    -0.672    inst1/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 inst1/lfsr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.269%)  route 0.057ns (30.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.592    -0.760    inst1/clk_out1
    SLICE_X62Y51         FDSE                                         r  inst1/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDSE (Prop_fdse_C_Q)         0.128    -0.632 r  inst1/lfsr_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.575    inst1/lfsr[2]
    SLICE_X62Y51         FDSE                                         r  inst1/lfsr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.716    inst1/clk_out1
    SLICE_X62Y51         FDSE                                         r  inst1/lfsr_reg[3]/C
                         clock pessimism             -0.044    -0.760    
    SLICE_X62Y51         FDSE (Hold_fdse_C_D)        -0.007    -0.767    inst1/lfsr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 inst1/lfsr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.155%)  route 0.101ns (41.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.592    -0.760    inst1/clk_out1
    SLICE_X63Y51         FDSE                                         r  inst1/lfsr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDSE (Prop_fdse_C_Q)         0.141    -0.619 r  inst1/lfsr_reg[10]/Q
                         net (fo=1, routed)           0.101    -0.517    inst1/lfsr[10]
    SLICE_X63Y51         FDSE                                         r  inst1/lfsr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.716    inst1/clk_out1
    SLICE_X63Y51         FDSE                                         r  inst1/lfsr_reg[11]/C
                         clock pessimism             -0.044    -0.760    
    SLICE_X63Y51         FDSE (Hold_fdse_C_D)         0.047    -0.713    inst1/lfsr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst1/lfsr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.798%)  route 0.148ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.592    -0.760    inst1/clk_out1
    SLICE_X63Y51         FDRE                                         r  inst1/lfsr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  inst1/lfsr_reg[12]/Q
                         net (fo=1, routed)           0.148    -0.471    inst1/lfsr[12]
    SLICE_X64Y51         FDRE                                         r  inst1/lfsr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.716    inst1/clk_out1
    SLICE_X64Y51         FDRE                                         r  inst1/lfsr_reg[13]/C
                         clock pessimism             -0.028    -0.744    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.076    -0.668    inst1/lfsr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inst1/lfsr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.594%)  route 0.062ns (21.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.592    -0.760    inst1/clk_out1
    SLICE_X65Y51         FDRE                                         r  inst1/lfsr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.632 r  inst1/lfsr_reg[22]/Q
                         net (fo=2, routed)           0.062    -0.570    inst1/lfsr[22]
    SLICE_X65Y51         LUT4 (Prop_lut4_I0_O)        0.099    -0.471 r  inst1/inst1//O
                         net (fo=2, routed)           0.000    -0.471    inst1/n_lfsr[0]
    SLICE_X65Y51         FDSE                                         r  inst1/lfsr_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.716    inst1/clk_out1
    SLICE_X65Y51         FDSE                                         r  inst1/lfsr_reg[0]_lopt_replica/C
                         clock pessimism             -0.044    -0.760    
    SLICE_X65Y51         FDSE (Hold_fdse_C_D)         0.091    -0.669    inst1/lfsr_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst1/lfsr_reg_s_0/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg_s_1/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.036%)  route 0.113ns (46.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.592    -0.760    inst1/clk_out1
    SLICE_X63Y51         FDSE                                         r  inst1/lfsr_reg_s_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDSE (Prop_fdse_C_Q)         0.128    -0.632 r  inst1/lfsr_reg_s_0/Q
                         net (fo=1, routed)           0.113    -0.518    inst1/lfsr_reg_s_0_n_0
    SLICE_X62Y51         FDSE                                         r  inst1/lfsr_reg_s_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.716    inst1/clk_out1
    SLICE_X62Y51         FDSE                                         r  inst1/lfsr_reg_s_1/C
                         clock pessimism             -0.031    -0.747    
    SLICE_X62Y51         FDSE (Hold_fdse_C_D)         0.018    -0.729    inst1/lfsr_reg_s_1
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 inst1/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.592    -0.760    inst1/clk_out1
    SLICE_X64Y51         FDSE                                         r  inst1/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.596 r  inst1/lfsr_reg[15]/Q
                         net (fo=1, routed)           0.109    -0.486    inst1/lfsr[15]
    SLICE_X64Y51         FDSE                                         r  inst1/lfsr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.716    inst1/clk_out1
    SLICE_X64Y51         FDSE                                         r  inst1/lfsr_reg[16]/C
                         clock pessimism             -0.044    -0.760    
    SLICE_X64Y51         FDSE (Hold_fdse_C_D)         0.060    -0.700    inst1/lfsr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 inst1/lfsr_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            inst1/lfsr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.774%)  route 0.148ns (51.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.592    -0.760    inst1/clk_out1
    SLICE_X65Y51         FDSE                                         r  inst1/lfsr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDSE (Prop_fdse_C_Q)         0.141    -0.619 r  inst1/lfsr_reg[21]/Q
                         net (fo=2, routed)           0.148    -0.471    inst1/lfsr[21]
    SLICE_X65Y51         FDRE                                         r  inst1/lfsr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.716    inst1/clk_out1
    SLICE_X65Y51         FDRE                                         r  inst1/lfsr_reg[22]/C
                         clock pessimism             -0.044    -0.760    
    SLICE_X65Y51         FDRE (Hold_fdre_C_D)         0.075    -0.685    inst1/lfsr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { inst0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y16  inst0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         2.500       1.500      SLICE_X64Y51    inst1/lfsr_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         2.500       1.500      SLICE_X65Y51    inst1/lfsr_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C             n/a            1.000         2.500       1.500      SLICE_X63Y51    inst1/lfsr_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         2.500       1.500      SLICE_X63Y51    inst1/lfsr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X63Y51    inst1/lfsr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X64Y51    inst1/lfsr_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         2.500       1.500      SLICE_X64Y51    inst1/lfsr_reg[14]/C
Min Period        n/a     FDSE/C             n/a            1.000         2.500       1.500      SLICE_X64Y51    inst1/lfsr_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X60Y51    inst1/lfsr_reg[6]_srl2____inst1_lfsr_reg_s_0/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X60Y51    inst1/lfsr_reg[6]_srl2____inst1_lfsr_reg_s_0/CLK
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X64Y51    inst1/lfsr_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X65Y51    inst1/lfsr_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X63Y51    inst1/lfsr_reg[10]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X63Y51    inst1/lfsr_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y51    inst1/lfsr_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X64Y51    inst1/lfsr_reg[13]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X64Y51    inst1/lfsr_reg[14]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X64Y51    inst1/lfsr_reg[15]/C
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X60Y51    inst1/lfsr_reg[6]_srl2____inst1_lfsr_reg_s_0/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X60Y51    inst1/lfsr_reg[6]_srl2____inst1_lfsr_reg_s_0/CLK
High Pulse Width  Fast    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X64Y51    inst1/lfsr_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X65Y51    inst1/lfsr_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X63Y51    inst1/lfsr_reg[10]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X63Y51    inst1/lfsr_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y51    inst1/lfsr_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X64Y51    inst1/lfsr_reg[13]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X64Y51    inst1/lfsr_reg[14]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X64Y51    inst1/lfsr_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17  inst0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT



