delay bounds:0.0139728269315
elmore delay:0.0244379992427
buffer insertion:0.0221464379269
floorplanning:0.0294604605519
edge e:0.00637586803373
e v:0.00898746554246
steiner tree construction:0.00442889778597
critical:0.00402768660057
timing driven floorplanning:0.00398542486445
source to sink:0.00461261054573
wire delay:0.00684263978795
calculate:0.00108382917488
stage yields:0.00345890616162
number of buffers:0.0139510374924
intermediate buffers:0.00691781232325
ruiming:0.00104213702297
sizing:0.00598466556974
dbb tree:0.0480159004498
layout:0.00207938127053
tianming:0.00195472818053
tree:0.00899330971669
papaefthymiou:0.00104213702297
buffered tree construction:0.00398542486445
using buffer:0.00345890616162
lillis:0.00195472818053
lillis:0.00195472818053
buffer the load:0.00265694990963
calculated:0.000971262509423
