<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>truck-code: include/can/sja1000.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">truck-code
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_806ab3c8068dd71592b990dab5bd95a8.html">can</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sja1000.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sja1000_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;sys/time.h&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="common_8h.html">utils/common.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="timestamp_8h.html">utils/timestamp.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="delay_8h.html">delay.h</a>&quot;</span>              <span class="comment">/* atomic_t */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifndef INCLUDE_CAN_SJA1000_H_</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define INCLUDE_CAN_SJA1000_H_</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ac9896b97467fa7cdaf9dc45c1f2b3a5c">   22</a></span>&#160;<span class="preprocessor">#define SJA1000_MAP_SIZE 128</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* --- Standard definition with offset 1 -------------------------------------*/</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="unionframe.html">   35</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionframe.html">frame</a> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="unionframe.html#a2edd6e6f08f48e54065ae39e1c58b80f">   37</a></span>&#160;        <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="unionframe.html#a2edd6e6f08f48e54065ae39e1c58b80f">canid1</a>;        </div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="unionframe.html#aa85f3ba71856e0c822ca2493ecf0ba72">   38</a></span>&#160;        <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="unionframe.html#aa85f3ba71856e0c822ca2493ecf0ba72">canid2</a>;        </div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="unionframe.html#a6a48060fa214bd9ed09e16e79b7870ee">   39</a></span>&#160;        <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="unionframe.html#a6a48060fa214bd9ed09e16e79b7870ee">canid3</a>;        </div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="unionframe.html#a2d93b0e51a6c13291a531d41afbfc272">   40</a></span>&#160;        <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="unionframe.html#a2d93b0e51a6c13291a531d41afbfc272">canid4</a>;        </div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="unionframe.html#a7aabcfd6b7ca3d68b48500ae7102546a">   41</a></span>&#160;        <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="unionframe.html#a7aabcfd6b7ca3d68b48500ae7102546a">canxdata</a>[8];   </div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    } <a class="code" href="unionframe.html#a04bd3ccde5d162bc456bb790f7960559">extframe</a>;             </div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="unionframe.html#a2edd6e6f08f48e54065ae39e1c58b80f">canid1</a>;        </div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="unionframe.html#aa85f3ba71856e0c822ca2493ecf0ba72">canid2</a>;        </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="unionframe.html#ab63ad29b8885035b7b362279372b4868">   46</a></span>&#160;        <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="unionframe.html#ab63ad29b8885035b7b362279372b4868">candata</a>[8];    </div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    } <a class="code" href="unionframe.html#a12e96341816b6aa0dcd84f6b49bcc013">stdframe</a>;             </div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;};</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structcanregs.html">   56</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structcanregs.html">canregs</a> {</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structcanregs.html#a134ecb0eca26a061def511ceba88ef6d">   57</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#a134ecb0eca26a061def511ceba88ef6d">canmode</a>;           </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structcanregs.html#a5d33533dadf1ef8c823f46b47acc854d">   58</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#a5d33533dadf1ef8c823f46b47acc854d">cancmd</a>;            </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structcanregs.html#ad2b6ce12eed6c77040fa40c9f5cc85b0">   59</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#ad2b6ce12eed6c77040fa40c9f5cc85b0">canstat</a>;           </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structcanregs.html#ab27a7627e80a913fe9d1134464f9f4a2">   60</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#ab27a7627e80a913fe9d1134464f9f4a2">canirq</a>;            </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structcanregs.html#a11ff6de3b371488bf29a1072102a37b2">   61</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#a11ff6de3b371488bf29a1072102a37b2">canirq_enable</a>;     </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structcanregs.html#aa3c4f94b1ab2697dd22c4542a2625fe0">   62</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#aa3c4f94b1ab2697dd22c4542a2625fe0">reserved1</a>;         </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structcanregs.html#a2d52e67aef6458ea6693288a6b751fbc">   63</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#a2d52e67aef6458ea6693288a6b751fbc">cantim0</a>;           </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structcanregs.html#a9cc6b8006cb739fa560b3ce4392c7e1c">   64</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#a9cc6b8006cb739fa560b3ce4392c7e1c">cantim1</a>;           </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structcanregs.html#a8fee07245ca3105c4baae373c7b66d7f">   65</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#a8fee07245ca3105c4baae373c7b66d7f">canoutc</a>;           </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structcanregs.html#ac053d8c19f53f4a8abd37a0d3cd71965">   66</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#ac053d8c19f53f4a8abd37a0d3cd71965">cantest</a>;           </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structcanregs.html#a89a94b50cc9b31eed175d6eef274b78f">   67</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#a89a94b50cc9b31eed175d6eef274b78f">reserved2</a>;         </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structcanregs.html#aab98bba64420304e1fc1c9d379905f16">   68</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#aab98bba64420304e1fc1c9d379905f16">arbitrationlost</a>;   </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structcanregs.html#a21c1bb4666ddf451979df9f682f709ab">   69</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#a21c1bb4666ddf451979df9f682f709ab">errorcode</a>;         </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structcanregs.html#a2fec5cb8f30ea0ae227691099804b833">   70</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#a2fec5cb8f30ea0ae227691099804b833">errorwarninglimit</a>; </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structcanregs.html#aef52114ab28ede7b1da790a8b040a7a4">   71</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#aef52114ab28ede7b1da790a8b040a7a4">rxerror</a>;           </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structcanregs.html#a487db1a13e2e1c49f638dc1592c2039d">   72</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#a487db1a13e2e1c49f638dc1592c2039d">txerror</a>;           </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structcanregs.html#af61799bcb7f84548c22438121976da41">   73</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#af61799bcb7f84548c22438121976da41">frameinfo</a>;         </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structcanregs.html#a302e15a14b8297f42f104816f69971be">   74</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionframe.html">frame</a> <a class="code" href="unionframe.html">frame</a>;      </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structcanregs.html#ac5642afecda0c42a33f37ca1613bc93a">   75</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#ac5642afecda0c42a33f37ca1613bc93a">reserved3</a>;         </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structcanregs.html#a16fb7d1641277ba6181023825608f5a9">   76</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#a16fb7d1641277ba6181023825608f5a9">canrxbufferadr</a>;    </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structcanregs.html#aafa460df0287c241e21251c2b2e27019">   77</a></span>&#160;    <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> <a class="code" href="structcanregs.html#aafa460df0287c241e21251c2b2e27019">canclk</a>;            </div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;} <a class="code" href="sja1000_8h.html#adcd619799f7fe700953e0d7a96aba64d">__attribute__</a>((packed)) canregs_t;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define CAN_RANGE 0x20      </span><span class="comment">/* default: 32 registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* --- Mode Register -----------------------------------------------------------</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> * The contents of the mode register are used to change the behavior of the CAN</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> * controller. Bits may be set or reset by the CPU which uses the control</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * register as a read/write memory. Reserved bits are read as logic 0.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Bit 0</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> *  0   normal; on the ‘1-to-0’ transition of the reset mode bit, the CAN</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> *      controller returns to the operating mode</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> *  1   reset; detection of a set reset mode bit results in aborting the current</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *      transmission/reception of a message and entering the reset mode</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a75df086fbffcd01383961b3d5991186a">   96</a></span>&#160;<span class="comment"> * Bit 1</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a385ff616245c5434bc19953e7cef4dcc">   97</a></span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a79aa996375a02f0607de2ba9600a4fbb">   98</a></span>&#160;<span class="comment"> *  0   normal</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a1de6bb119f8359ff3a69ec81e24a293e">   99</a></span>&#160;<span class="comment"> *  1   listen only; in this mode the CAN controller would give no acknowledge</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="sja1000_8h.html#accac149448755de3667e81f52945c807">  100</a></span>&#160;<span class="comment"> *      to the CAN-bus, even if a message is received successfully; the error</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a0e1096ca4dfb04e862d7785e8986cdfd">  101</a></span>&#160;<span class="comment"> *      counters are stopped at the current value</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a3f2aad57ddb03cc70c7b8f1b79ce355c">  102</a></span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a50a12612738ff676fc74d06dbc2473ac">  103</a></span>&#160;<span class="comment"> * Bit 2</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a70577afd3d252f86fb342701d3bb1110">  104</a></span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a800b445cde556d69c55c144e698189c3">  105</a></span>&#160;<span class="comment"> *  0   normal; an acknowledge is required for successful transmission</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a2a3a2cdcaacd010f230c4cd6332c0e3d">  106</a></span>&#160;<span class="comment"> *  1   self test; in this mode a full node test is possible without any other</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="sja1000_8h.html#acaef7699de493df042e013ea56d5aaf9">  107</a></span>&#160;<span class="comment"> *      active node on the bus using the self reception request command; the CAN</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aa80ee27a0de43a3089f2ecd7f8dff8c4">  108</a></span>&#160;<span class="comment"> *      controller will perform a successful transmission, even if there is no</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a5a4bd02751d2107db7fae616f927605b">  109</a></span>&#160;<span class="comment"> *      acknowledge received</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aceedaf55fed763a60e67404a14e35849">  110</a></span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ab0bcb2f6cb9296c3814c5024c756b70c">  111</a></span>&#160;<span class="comment"> * Bit 3</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a527103460356afdcfb6561d4903d7a06">  112</a></span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ac904fd71c9baf6027ede660cc9caa1e2">  113</a></span>&#160;<span class="comment"> *  0   dual; the dual acceptance filter option is enabled (two filters, each</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a1b251c54564ad72f6bc6575e8a22f5b2">  114</a></span>&#160;<span class="comment"> *      with the length of 16 bit are active)</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a31ab81eaae66d4be8c8c97cf98f4f53e">  115</a></span>&#160;<span class="comment"> *  1   single; the single acceptance filter option is enabled (one filter with</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a2fe61eafda098ea6f2d3a59dbad24c18">  116</a></span>&#160;<span class="comment"> *      the length of 32 bit is active)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> * Bit 4</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> *  0   wake-up; the CAN controller wakes up if sleeping</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> *  1   sleep; the CAN controller enters sleep mode if no CAN interrupt</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> *      is pending and if there is no bus activity</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aad39a01209226e315f2780000b90c410">  125</a></span>&#160;<span class="preprocessor">#define CAN_SLEEP_MODE               0x10   </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a48ddd5634911cf989037e9c200cea6ff">  126</a></span>&#160;<span class="preprocessor">#define CAN_ACC_FILT_MASK            0x08   </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aae4d122356a92748b2d23fae40ac1bc4">  127</a></span>&#160;<span class="preprocessor">#define CAN_SELF_TEST_MODE           0x04   </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a92acbca795ad9a4fa0323a6c1286d595">  128</a></span>&#160;<span class="preprocessor">#define CAN_LISTEN_ONLY_MODE         0x02   </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aaf01252862ae7d879ec6d091515848e8">  129</a></span>&#160;<span class="preprocessor">#define CAN_RESET_REQUEST            0x01   </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a353db36873e02707349b2d3a538970ab">  130</a></span>&#160;<span class="preprocessor">#define CAN_MODE_DEF    CAN_ACC_FILT_MASK   </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="comment">/* --- Interrupt Enable Register -----------------------------------------------</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * The register allows to enable different types of interrupt sources which are</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * indicated to the CPU. A value of 0 implies that the interrupt is disabled,</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> * while a value of 1 implies the interrupt is enabled.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> * The interrupt enable register appears to the CPU as a read/write memory.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * Bit 0 : when the receive buffer status is &#39;full&#39; the CAN controller requests</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> *         the respective interrupt</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> * Bit 1 : when a message has been successfully transmitted or the transmit</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> *         buffer is accessible again (e.g. after an abort transmission</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> *         command), the CAN controller requests the respective interrupt</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * Bit 2 : if the error or bus status change (see status register; Table 14),</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> *         the CAN controller requests the respective interrupt</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> * Bit 3 : if the data overrun status bit is set (see status register; Table</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> *         14), the CAN controller requests the respective interrupt</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> * Bit 4 : if the sleeping CAN controller wakes up, the respective interrupt is</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> *         requested</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> * Bit 5 : if the error status of the CAN controller changes from error active</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> *         to error passive or vice versa, the respective interrupt is requested</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * Bit 6 : if the CAN controller has lost arbitration, the respective interrupt</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> *         is requested</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * Bit 7 : if an bus error has been detected, the CAN controller requests the</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> *         respective interrupt</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="sja1000_8h.html#afca0082fbf6a2ef4245b3990891793b5">  160</a></span>&#160;<span class="preprocessor">#define CAN_ERROR_BUSOFF_INT_ENABLE     (1&lt;&lt;7)  </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ac03bf24fecd186e4d3202d7a107d987d">  162</a></span>&#160;<span class="preprocessor">#define CAN_ARBITR_LOST_INT_ENABLE      (1&lt;&lt;6)  </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a7711abcc1bd4f24605a7dde3d050d383">  164</a></span>&#160;<span class="preprocessor">#define CAN_ERROR_PASSIVE_INT_ENABLE    (1&lt;&lt;5)  </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ae0faef9b97985ab15127bf9faa3804d3">  166</a></span>&#160;<span class="preprocessor">#define CAN_WAKEUP_INT_ENABLE           (1&lt;&lt;4)  </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="sja1000_8h.html#adfef1018d76f461d0d2751a91926922c">  168</a></span>&#160;<span class="preprocessor">#define CAN_OVERRUN_INT_ENABLE          (1&lt;&lt;3)  </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a181ebca5fc534c70e2b3b6a6636f6a83">  170</a></span>&#160;<span class="preprocessor">#define CAN_ERROR_INT_ENABLE            (1&lt;&lt;2)  </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ab468cbfec44793ac34bc9b77db6d485b">  172</a></span>&#160;<span class="preprocessor">#define CAN_TRANSMIT_INT_ENABLE         (1&lt;&lt;1)  </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a71baf7e6ff59a4cbbe8aae7774a55aae">  174</a></span>&#160;<span class="preprocessor">#define CAN_RECEIVE_INT_ENABLE          (1&lt;&lt;0)  </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="comment">/* --- Frame information register ----------------------------------------------</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * 0x00 : CAN message format = standard frame</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> *      Bits    1 : Denotes the start of frame transmission</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> *      Bits   11 : A (unique) identifier which also represents the message</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> *                  priority.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> *      Bits    1 : Must be dominant (0) for data frames and recessive (1) for</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> *                  remote request frames (see Remote Frame, below).</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> *      Bits    1 : Must be dominant (0) for base frame format with 11-bit</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> *                  identifiers</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> *      Bits    1 : Reserved bit. Must be dominant (0), but accepted as either</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> *                  dominant or recessive.</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> *      Bits    4 : Number of bytes of data (0–8 bytes)[a]</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> *      Bits 0–64 : Data to be transmitted (length in bytes dictated by DLC</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> *                  field)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> *      Bits   15 : Cyclic redundancy check</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> *      Bits    1 : Must be recessive (1)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> *      Bits    1 : Transmitter sends recessive (1) and any receiver can assert</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> *                  a dominant (0)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> *      Bits    1 : ACK delimiter, Must be recessive (1)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> *      Bits    7 : End-of-frame (EOF), Must be recessive (1)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * 0x80 : CAN message format = extended frame</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> *      Bits    1 : Denotes the start of frame transmission</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> *      Bits   11 : First part of the (unique) identifier which also represents</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> *                  the message priority.</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> *      Bits    1 : Must be recessive (1)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> *      Bits    1 : Must be recessive (1) for extended frame format with 29-bit</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> *                  identifiers.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> *      Bits   18 : Second part of the (unique) identifier which also represents</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> *                  the message priority.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> *      Bits    1 : Must be dominant (0) for data frames and recessive (1) for</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> *                  remote request frames (see Remote Frame, below).</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> *      Bits    2 : Reserved bits which must be set dominant (0), but accepted</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> *                  as either dominant or recessive</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> *      Bits    4 : Number of bytes of data (0–8 bytes)[a]</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> *      Bits 0–64 : Data to be transmitted (length dictated by DLC field)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> *      Bits   15 : Cyclic redundancy check</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> *      Bits    1 : Must be recessive (1)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> *      Bits    1 : Transmitter sends recessive (1) and any receiver can assert</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> *                  a dominant (0)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> *      Bits    1 : ACK delimiter, Must be recessive (1)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> *      Bits    7 : End-of-frame (EOF), Must be recessive (1)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a8124f24470f4c8af6be72162e4f945ba">  225</a></span>&#160;<span class="preprocessor">#define CAN_EFF     0x80    </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a499e198855d613c9e1d296465e1df09c">  226</a></span>&#160;<span class="preprocessor">#define CAN_SFF     0x00    </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="comment">/* --- Command Register --------------------------------------------------------</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> * A command bit initiates an action within the transfer layer of the SJA1000.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> * The command register appears to the microcontroller as a write only memory.</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> * If a read access is performed to this address the byte &#39;11111111&#39; is</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> * returned. Between two commands at least one internal clock cycle is needed to</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> * process. The internal clock is divided by two from the external oscillator</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> * frequency.</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> * Note: For bits 0-3, if the value is set to 0, no action is performed.</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> * Bit 0 : If set to 0, no action is performed. If set to 1, a message will be</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> *         transmitted.</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * Bit 1 : If set to 0, no action is performed. If set to 1, if not already in</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> *         progress, a pending transmission request is cancelled.</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * Bit 2 : If set to 0, no action is performed. If set to 1, the receive buffer,</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> *         representing the message memory space in the RXFIFO is released.</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> * Bit 3 : If set to 0, no action is performed. If set to 1, the data overrun</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> *         status bit is cleared.</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> * Bit 4 : If set to 0, the SJA1000 wakes up, i.e. operates normally. If set to</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> *         1, the SJA1000 enters sleep mode if no CAN interrupt is pending and</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> *         there is no bus activity</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a691b4c504f8f61fa6fafe2390534c50c">  253</a></span>&#160;<span class="preprocessor">#define CAN_GOTO_SLEEP              (1&lt;&lt;4)  </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a9cb506d12f7031a0a1c51869f35ae5b6">  255</a></span>&#160;<span class="preprocessor">#define CAN_CLEAR_OVERRUN_STATUS    (1&lt;&lt;3)  </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a711dbee088deb14ddbe47aae8a3f51ca">  257</a></span>&#160;<span class="preprocessor">#define CAN_RELEASE_RECEIVE_BUFFER  (1&lt;&lt;2)  </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a181c77bce691bea7dbb2130bae5129aa">  259</a></span>&#160;<span class="preprocessor">#define CAN_ABORT_TRANSMISSION      (1&lt;&lt;1)  </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a20d0bb2062fd8eda26aa96ab4e7f5f1a">  261</a></span>&#160;<span class="preprocessor">#define CAN_TRANSMISSION_REQUEST    (1&lt;&lt;0)  </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="comment">/* --- Status Register ---------------------------------------------------------</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> * The content of the status register reflects the status of the SJA1000. The</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"> * status register appears to the microcontroller as a read only memory.</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"> * Bit 0</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> *  0   empty; no message is available</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> *  1   full; one or more messages are available in the RXFIFO</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> * Bit 1</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"> *  0   absent; no data overrun has occurred since the last clear data overrun</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> *      command was given</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> *  1   overrun; a message was lost because there was not enough space for that</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> *      message in the RXFIFO</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> * Bit 2</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> *  0   locked; the CPU cannot access the transmit buffer; a message is waiting</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> *      for transmission or is already in process</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> *  1   released; the CPU may write a message into the transmit buffer</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> * Bit 3</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> *  0   incomplete; the previously requested transmission is not yet completed</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> *  1   complete; the last requested transmission has been successfully</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> *      completed</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> * Bit 4</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> *  0   idle; no receive message is in progress</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> *  1   receive; the SJA1000 is receiving a messages</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> * Bit 5</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> *  0   idle; no transmit message is in progress</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> *  1   transmit; the SJA1000 is transmitting a message</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> * Bit 6</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> *  0   ok; both error counters are below the warning limit</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"> *  1   error; at least one of the error counters has reached or exceeded the</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> *      CPU warning limit</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"> * Bit 7</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"> *  0   bus-on; the SJA1000 is involved in bus activities</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> *  1   bus-off; the SJA1000 is not involved in bus activities</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ae71e8062e39c5adda78440f68ea36d4d">  316</a></span>&#160;<span class="preprocessor">#define CAN_BUS_STATUS                      (1&lt;&lt;7)  </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a79e2b8800230acd0d3371417d0638c17">  318</a></span>&#160;<span class="preprocessor">#define CAN_ERROR_STATUS                    (1&lt;&lt;6)  </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a582b21b48479f5929c4abb128f485f6c">  320</a></span>&#160;<span class="preprocessor">#define CAN_TRANSMIT_STATUS                 (1&lt;&lt;5)  </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aeda59ba32a52d636a8afdb40621a1b23">  322</a></span>&#160;<span class="preprocessor">#define CAN_RECEIVE_STATUS                  (1&lt;&lt;4)  </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ac9da35c13931998a8e944d6d738c112d">  324</a></span>&#160;<span class="preprocessor">#define CAN_TRANSMISSION_COMPLETE_STATUS    (1&lt;&lt;3)  </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="sja1000_8h.html#af606d5b72f733f527addcafd8c0fa7be">  326</a></span>&#160;<span class="preprocessor">#define CAN_TRANSMIT_BUFFER_ACCESS          (1&lt;&lt;2)  </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="sja1000_8h.html#afb5b340064dd5e61b4b4a88cdd4990d7">  328</a></span>&#160;<span class="preprocessor">#define CAN_DATA_OVERRUN                    (1&lt;&lt;1)  </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a0b826a2bb769adad06e54e680ffe9f25">  330</a></span>&#160;<span class="preprocessor">#define CAN_RECEIVE_BUFFER_STATUS           (1&lt;&lt;0)  </span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="comment">/* --- Interrupt Register ------------------------------------------------------</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> * Bit 0</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> *  0   reset; this bit is cleared by any read access of the microcontroller</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> *  1   set; this bit is set while the receive FIFO is not empty and the receive</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> *      interrupt enable bit is set to logic 1 (enabled)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"> * Bit 1</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> *  0   reset; this bit is cleared by any read access of the microcontroller</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> *  1   set; this bit is set whenever the transmit buffer status changes from</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"> *      logic 0 to logic 1 (released) and transmit interrupt enable is set to</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"> *      logic 1 (enabled)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"> * Bit 2</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> *  0   reset; this bit is cleared by any read access of the microcontroller</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> *  1   set; this bit is set on a change of either the error status or bus</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> *      status bits if the error interrupt enable is set to logic 1 (enabled)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> * Bit 3</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> *  0   reset; this bit is cleared by any read access of the microcontroller</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> *  1   set; this bit is set on a ‘0-to-1’ transition of the data overrun status</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> *      bit, when the data overrun interrupt enable is set to logic 1 (enabled)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> * Bit 4</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> * -----</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> *  0   reset; this bit is cleared by any read access of the microcontroller</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> *  1   set; this bit is set when the sleep mode is left</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aedfdf45e32b82e2635011f8438c245c1">  367</a></span>&#160;<span class="preprocessor">#define CAN_WAKEUP_INT      (1&lt;&lt;4)  </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a551bc8c129ae11cf014522b33831aff5">  369</a></span>&#160;<span class="preprocessor">#define CAN_OVERRUN_INT     (1&lt;&lt;3)  </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ac777d5bc3becb276a344589159cfcd4a">  371</a></span>&#160;<span class="preprocessor">#define CAN_ERROR_INT       (1&lt;&lt;2)  </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="sja1000_8h.html#adc9fed622364b3d7cf17f603bc16b391">  373</a></span>&#160;<span class="preprocessor">#define CAN_TRANSMIT_INT    (1&lt;&lt;1)  </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ad5ca1427700be8577e29a420fe44e557">  375</a></span>&#160;<span class="preprocessor">#define CAN_RECEIVE_INT     (1&lt;&lt;0)  </span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="comment">/* --- Output Control Register -------------------------------------------------</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> *  7       6       5       4       3       2       1       0</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> *  OCTP1   OCTN1   OCPOL1  OCTP0   OCTN0   OCPOL0  OCMODE1 OCMODE0</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"> *  ----------------------  ----------------------  ---------------</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"> *  TX1 Output              TX0 Output              Programmable</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> *  Driver Control          Driver Control          Output Functions</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> *  MODE</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> *  OCMODE1 OCMODE0</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> *  0       1       Normal Mode; TX0, TX1 bit sequence TXData</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"> *  1       1       Normal Mode; TX0 bit sequence, TX1 busclock TXCLK</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> *  0       0       Biphase Mode</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"> *  1       0       Test Mode; TX0 bit sequence, TX1 COMPOUT</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"> *  In normal Mode Voltage Output Levels depend on Driver Characteristic: OCTPx,</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"> *  OCTNx and programmed Output Polarity: OCPOLx</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"> *  Driver Characteristic</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> *  OCTPx   OCTNx</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> *  0       0       always Floating Outputs,</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> *  0       1       Pull Down</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> *  1       0       Pull Up</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> *  1       1       Push Pull</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a8f438b67d1e6c7d759f5091718debdf0">  405</a></span>&#160;<span class="preprocessor">#define CAN_OCTP1       (1&lt;&lt;7)  </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a3d9cd2d4d8d2ff2bf20e6cc1fe864a6f">  407</a></span>&#160;<span class="preprocessor">#define CAN_OCTN1       (1&lt;&lt;6)  </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a7a472542bc9ad6a14b8c2fa75cc5520b">  409</a></span>&#160;<span class="preprocessor">#define CAN_OCPOL1      (1&lt;&lt;5)  </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a28e2e60609b9125c48f0cf09dbecd42c">  411</a></span>&#160;<span class="preprocessor">#define CAN_OCTP0       (1&lt;&lt;4)  </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aaf7dae4dfa19290fa41ad1ebd78161e1">  413</a></span>&#160;<span class="preprocessor">#define CAN_OCTN0       (1&lt;&lt;3)  </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ae7de2eaedcd59829b3ec21885165c05b">  415</a></span>&#160;<span class="preprocessor">#define CAN_OCPOL0      (1&lt;&lt;2)  </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a5c1fc286747fc06a788c8376e5c98543">  417</a></span>&#160;<span class="preprocessor">#define CAN_OCMODE1     (1&lt;&lt;1)  </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a3b3cce4fd0e90bb5829245233d55097c">  419</a></span>&#160;<span class="preprocessor">#define CAN_OCMODE0     (1&lt;&lt;0)  </span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="comment">/* --- Clock Divider Register --------------------------------------------------</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"> * The clock divider register controls the CLKOUT frequency for the</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> * microcontroller and allows to deactivate the CLKOUT pin. Additionally a</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> * dedicated receive interrupt pulse on TX1, a receive comparator bypass and the</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"> * selection between BasicCAN mode and PeliCAN mode is made here. The default</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"> * state of the register after hardware reset is divide-by-12 for Motorola mode</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"> * (00000101) and divide-by-2 for Intel mode (00000000).</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> * On software reset (reset request/reset mode) this register is not influenced.</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> * The reserved bit (CDR.4) will always reflect a logic 0. The application</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> * software should always write a logic 0 to this bit in order to be compatible</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> * with future features, which may be 1-active using this bit.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aac6d77194197bf1dcf898d6dc0f18da0">  439</a></span>&#160;<span class="preprocessor">#define CAN_MODE_BASICCAN   (0x00)  </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a2a56a9d80fa0cd9ede7fa7cfe5d60e08">  440</a></span>&#160;<span class="preprocessor">#define CAN_MODE_PELICAN    (0xC0)  </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="comment">/* Original code from can4linux only used CAN_MODE_CLK, which was</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"> *  defined to the CAN_MODE_CLK1 value shown here. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a580c93b2f1c8388ccb3c5a787d532ca7">  444</a></span>&#160;<span class="preprocessor">#define CAN_MODE_CLK1       (0x07)      </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aac2ac4163f4085ca526d2273d49fe935">  445</a></span>&#160;<span class="preprocessor">#define CAN_MODE_CLK2       (0x00)      </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aed9d51a1115eb3f3befa0b51e0c600fa">  448</a></span>&#160;<span class="preprocessor">#define CAN_MODE_CLK        CAN_MODE_CLK2</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a58a12f7159cc750a2a2b7cb7097787d9">  458</a></span>&#160;<span class="preprocessor"># define CAN_RTR        (1&lt;&lt;6)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/* these timings are valid for clock 8Mhz */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ad89b53bb5148bb97e664727dc4196fd6">  463</a></span>&#160;<span class="preprocessor">#define CAN_TIM0_10K    49          </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a21182c4b552566ae49c296b0907eeb7b">  464</a></span>&#160;<span class="preprocessor">#define CAN_TIM1_10K    0x1c        </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a642bb6e45ad156c3042edd1ce3322fbf">  465</a></span>&#160;<span class="preprocessor">#define CAN_TIM0_20K    24          </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a07308fff76b8ae0e3040b437b4783a0e">  466</a></span>&#160;<span class="preprocessor">#define CAN_TIM1_20K    0x1c        </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a459e8aaf73f652a73d20c873f263ae93">  467</a></span>&#160;<span class="preprocessor">#define CAN_TIM0_40K    0x89        </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="sja1000_8h.html#acd28f659b4a2d9ce376f641ca324d805">  468</a></span>&#160;<span class="preprocessor">#define CAN_TIM1_40K    0xEB        </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a44b501e99a818f13b5eae27397bda1cb">  469</a></span>&#160;<span class="preprocessor">#define CAN_TIM0_50K    9           </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a64bb0ed021d0d07a5912da04e088b7a2">  470</a></span>&#160;<span class="preprocessor">#define CAN_TIM1_50K    0x1c        </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a5557285bb1b7a55b52b2d42eb9f046ed">  471</a></span>&#160;<span class="preprocessor">#define CAN_TIM0_100K   4           </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a22cfc50746d551951dac1a89245a0a74">  472</a></span>&#160;<span class="preprocessor">#define CAN_TIM1_100K   0x1c        </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a3159e226e4e259385d31eb4e128bdff3">  473</a></span>&#160;<span class="preprocessor">#define CAN_TIM0_125K   3           </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a05ef42f514213f6e0372c33e0083d4a0">  474</a></span>&#160;<span class="preprocessor">#define CAN_TIM1_125K   0x1c        </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a7fd03590f818eadc93c59db0e615c28a">  475</a></span>&#160;<span class="preprocessor">#define CAN_TIM0_250K   1           </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aeb1a7888adcf1f8a3a4cc029a0be09d9">  476</a></span>&#160;<span class="preprocessor">#define CAN_TIM1_250K   0x1c        </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a764e38a74d912049982e36a12904e265">  477</a></span>&#160;<span class="preprocessor">#define CAN_TIM0_500K   0           </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a4ef9de87cfaaf0a68d24fb3540601ad2">  478</a></span>&#160;<span class="preprocessor">#define CAN_TIM1_500K   0x1c        </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a392c0b95d349ab63e6c5dea9c5facfe2">  479</a></span>&#160;<span class="preprocessor">#define CAN_TIM0_800K   0           </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ae76f7466796271ceb765c60d28953976">  480</a></span>&#160;<span class="preprocessor">#define CAN_TIM1_800K   0x16        </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a8961990c4a5509ab56ac961a0d214b2f">  481</a></span>&#160;<span class="preprocessor">#define CAN_TIM0_1000K  0           </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a29490638ed331ff4e09277aa65e96c89">  482</a></span>&#160;<span class="preprocessor">#define CAN_TIM1_1000K  0x14        </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="comment">/* External structures may not be used, declared in can_dev.c for compatibility</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"> * with can4linux sja1000.cpp.</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"> * For PATH driver, each channel has a separate driver, so MAX_CHANNELS is 1</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define MAX_CHANNELS    1</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define MY_CHANNEL      0</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a05abe2c8b23f2a5f1d61f111ed64d3c7">  497</a></span>&#160;<span class="preprocessor">#define DBGprint(ms,ar) { }</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define DBGin() { }</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define DBGout()        { }</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define DEBUG_TTY(n, args...)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dbgMask;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="structCanStatusPar.html">  504</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structCanStatusPar.html">CanStatusPar</a> {</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="structCanStatusPar.html#a244e670af61d342b81b89b392a338e13">  505</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structCanStatusPar.html#a244e670af61d342b81b89b392a338e13">baud</a>;                  </div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="structCanStatusPar.html#a5437c550bfe94d7047c52987be8e86de">  506</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structCanStatusPar.html#a5437c550bfe94d7047c52987be8e86de">status</a>;                </div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="structCanStatusPar.html#ad9d8294cb260a3d918c08e7a371cdd42">  507</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structCanStatusPar.html#ad9d8294cb260a3d918c08e7a371cdd42">error_warning_limit</a>;   </div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="structCanStatusPar.html#a41665cd49eaf3825934744e3fff87308">  508</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structCanStatusPar.html#a41665cd49eaf3825934744e3fff87308">rx_errors</a>;             </div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="structCanStatusPar.html#aa1d381d1c8f3902748b3bc69e991f475">  509</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structCanStatusPar.html#aa1d381d1c8f3902748b3bc69e991f475">tx_errors</a>;             </div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="structCanStatusPar.html#a3f626979e7382a0edb9eff6a9afcbd43">  510</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structCanStatusPar.html#a3f626979e7382a0edb9eff6a9afcbd43">error_code</a>;            </div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="structCanStatusPar.html#a106ae87c817400caf84f0c4ef4823e80">  511</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structCanStatusPar.html#a106ae87c817400caf84f0c4ef4823e80">rx_buffer_size</a>;        </div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="structCanStatusPar.html#a7ec3b3e5916b5a5c0946a35fe89a385c">  512</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structCanStatusPar.html#a7ec3b3e5916b5a5c0946a35fe89a385c">rx_buffer_used</a>;        </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="structCanStatusPar.html#a841d6dfc2863fd99c552f95494af2406">  513</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structCanStatusPar.html#a841d6dfc2863fd99c552f95494af2406">tx_buffer_size</a>;        </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="structCanStatusPar.html#a538f4e87485c85c1b15fb09fdefefc10">  514</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structCanStatusPar.html#a538f4e87485c85c1b15fb09fdefefc10">tx_buffer_used</a>;        </div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="structCanStatusPar.html#aa84d182bf03c1236e9aa959ca8041aa9">  515</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="structCanStatusPar.html#aa84d182bf03c1236e9aa959ca8041aa9">retval</a>;               </div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;} <a class="code" href="sja1000_8h.html#a89908a710db9cac6a8e2dbfe9414564c">CanStatusPar_t</a>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="structinode.html">  523</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structinode.html">inode</a> {</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordtype">int</span> dummy;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;};</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="struct__instance__data.html">  527</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct__instance__data.html">_instance_data</a> {</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordtype">int</span> rx_index;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;};</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="structfile.html">  531</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structfile.html">file</a> {</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordtype">void</span> *private_data;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;};</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ac11ebfcf790b69f177cec8686afaae1e">  535</a></span>&#160;<span class="preprocessor">#define MSG_ACTIVE      (0)             </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="sja1000_8h.html#abadebe2481f517df246b0cec4ad72e21">  536</a></span>&#160;<span class="preprocessor">#define MSG_BASE        (0)             </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aa17d9d21b15825ab928d225e6b317d26">  537</a></span>&#160;<span class="preprocessor">#define MSG_RTR         (1&lt;&lt;0)          </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a8a25d646d69812829a67d88e00245007">  538</a></span>&#160;<span class="preprocessor">#define MSG_OVR         (1&lt;&lt;1)          </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a973182db693bc55d98fafe82ad62f68c">  539</a></span>&#160;<span class="preprocessor">#define MSG_EXT         (1&lt;&lt;2)          </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a9dcf1ee346927556744b859b960f17ba">  540</a></span>&#160;<span class="preprocessor">#define MSG_SELF        (1&lt;&lt;3)          </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a4a06005fa1f17c9007a52e3ff043720c">  541</a></span>&#160;<span class="preprocessor">#define MSG_PASSIVE     (1&lt;&lt;4)          </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a44855fa67c50beface8b422470151d0c">  542</a></span>&#160;<span class="preprocessor">#define MSG_BUSOFF      (1&lt;&lt;5)          </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="sja1000_8h.html#aa4d022c97af3182d67cd28832603569b">  543</a></span>&#160;<span class="preprocessor">#define MSG_WARNING     (1&lt;&lt;6)          </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a88d308c52934ca38289365d3c890fd6c">  544</a></span>&#160;<span class="preprocessor">#define MSG_BOVR        (1&lt;&lt;7)          </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a8ca46041f7f6b78b634dd9652a95a33d">  547</a></span>&#160;<span class="preprocessor">#define MSG_ERR_MASK    (MSG_OVR+MSG_PASSIVE+MSG_BUSOFF+MSG_BOVR+MSG_WARNING)</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">/* valid bits in CAN ID for frame formats */</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="sja1000_8h.html#afe4fc3f9cab58aeeb463861289e8ce93">  550</a></span>&#160;<span class="preprocessor">#define CAN_SFF_MASK    0x000007FFU     </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="sja1000_8h.html#a83b943dca61d0aad5b07ec01c3317572">  551</a></span>&#160;<span class="preprocessor">#define CAN_EFF_MASK    0x1FFFFFFFU     </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="sja1000_8h.html#ac5bf8624dfb75b5fc90908dc46e22b18">  552</a></span>&#160;<span class="preprocessor">#define CANDRIVERERROR  0xFFFFFFFFul    </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bogus definitions to get simplest case to make Linux ISR in sja1000.cpp</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"> * compile -- not used. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define LINUX_VERSION_CODE      1</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define KERNEL_VERSION(X,Y,Z)   0</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">int</span> irqreturn_t;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define IRQ_NONE                0</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define IRQ_HANDLED             1</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define IRQ_RETVAL(x)           (x)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/* -------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/* -------------------- Imported from sja1000/can_dev.h --------------------- */</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/* -------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="keyword">extern</span> canregs_t *<a class="code" href="sja1000_8h.html#aec3fc02b98ee7c276155391ec1cd2450">can_base_addr</a>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> can_read_reg(<a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> *addr)</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;{</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keyword">volatile</span> <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> *preg = (<span class="keyword">volatile</span> <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a>*) (addr);</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordflow">return</span> *preg;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;}</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> can_write_reg(<a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> *addr, <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> value)</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;{</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keyword">volatile</span> <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> *preg = (<span class="keyword">volatile</span> <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a>*) (addr);</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    *preg = value;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;}</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> can_set_reg(<a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> *addr, <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> mask)</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;{</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="keyword">volatile</span> <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> *preg = (<span class="keyword">volatile</span> <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a>*) (addr);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    *preg |= mask;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;}</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> can_reset_reg(<a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> *addr, <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> mask)</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;{</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keyword">volatile</span> <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> *preg = (<span class="keyword">volatile</span> <a class="code" href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a> *) (addr);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    *preg &amp;= ~(mask);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;}</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">/* Board access macros, as used in can4linux, rely on a packed structure for</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> * canregs_t that mirrors the offsets of the actual registers.</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"> * Unlike can4linux, each instance of the can_man resource manager corresponds</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"> * to one SJA 1000 chip and one CAN port. Unused bd (board) parameter to macros</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"> * is retained for compatibility in sja1000.cpp.</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define CANin(bd,adr) can_read_reg(&amp;can_base_addr-&gt;adr)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define CANout(bd,adr,v) can_write_reg(&amp;can_base_addr-&gt;adr, v)</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define CANset(bd,adr,m) can_set_reg(&amp;can_base_addr-&gt;adr, m)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define CANreset(bd,adr,m) can_reset_reg(&amp;can_base_addr-&gt;adr, m)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#ifdef CPC_PCI</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define R_OFF 4 </span><span class="comment">/* offset 4 for the EMS CPC-PCI card */</span><span class="preprocessor"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define R_OFF 1</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* INCLUDE_CAN_SJA1000_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structCanStatusPar_html_a244e670af61d342b81b89b392a338e13"><div class="ttname"><a href="structCanStatusPar.html#a244e670af61d342b81b89b392a338e13">CanStatusPar::baud</a></div><div class="ttdeci">unsigned int baud</div><div class="ttdef"><b>Definition:</b> sja1000.h:505</div></div>
<div class="ttc" id="structCanStatusPar_html_ad9d8294cb260a3d918c08e7a371cdd42"><div class="ttname"><a href="structCanStatusPar.html#ad9d8294cb260a3d918c08e7a371cdd42">CanStatusPar::error_warning_limit</a></div><div class="ttdeci">unsigned int error_warning_limit</div><div class="ttdef"><b>Definition:</b> sja1000.h:507</div></div>
<div class="ttc" id="unionframe_html_a7aabcfd6b7ca3d68b48500ae7102546a"><div class="ttname"><a href="unionframe.html#a7aabcfd6b7ca3d68b48500ae7102546a">frame::canxdata</a></div><div class="ttdeci">BYTE canxdata[8]</div><div class="ttdef"><b>Definition:</b> sja1000.h:41</div></div>
<div class="ttc" id="structcanregs_html_a2d52e67aef6458ea6693288a6b751fbc"><div class="ttname"><a href="structcanregs.html#a2d52e67aef6458ea6693288a6b751fbc">canregs::cantim0</a></div><div class="ttdeci">BYTE cantim0</div><div class="ttdef"><b>Definition:</b> sja1000.h:63</div></div>
<div class="ttc" id="structCanStatusPar_html_a41665cd49eaf3825934744e3fff87308"><div class="ttname"><a href="structCanStatusPar.html#a41665cd49eaf3825934744e3fff87308">CanStatusPar::rx_errors</a></div><div class="ttdeci">unsigned int rx_errors</div><div class="ttdef"><b>Definition:</b> sja1000.h:508</div></div>
<div class="ttc" id="structcanregs_html_ab27a7627e80a913fe9d1134464f9f4a2"><div class="ttname"><a href="structcanregs.html#ab27a7627e80a913fe9d1134464f9f4a2">canregs::canirq</a></div><div class="ttdeci">BYTE canirq</div><div class="ttdef"><b>Definition:</b> sja1000.h:60</div></div>
<div class="ttc" id="sja1000_8h_html_a89908a710db9cac6a8e2dbfe9414564c"><div class="ttname"><a href="sja1000_8h.html#a89908a710db9cac6a8e2dbfe9414564c">CanStatusPar_t</a></div><div class="ttdeci">struct CanStatusPar CanStatusPar_t</div></div>
<div class="ttc" id="structcanregs_html_af61799bcb7f84548c22438121976da41"><div class="ttname"><a href="structcanregs.html#af61799bcb7f84548c22438121976da41">canregs::frameinfo</a></div><div class="ttdeci">BYTE frameinfo</div><div class="ttdef"><b>Definition:</b> sja1000.h:73</div></div>
<div class="ttc" id="structcanregs_html_ac5642afecda0c42a33f37ca1613bc93a"><div class="ttname"><a href="structcanregs.html#ac5642afecda0c42a33f37ca1613bc93a">canregs::reserved3</a></div><div class="ttdeci">BYTE reserved3</div><div class="ttdef"><b>Definition:</b> sja1000.h:75</div></div>
<div class="ttc" id="structcanregs_html_aef52114ab28ede7b1da790a8b040a7a4"><div class="ttname"><a href="structcanregs.html#aef52114ab28ede7b1da790a8b040a7a4">canregs::rxerror</a></div><div class="ttdeci">BYTE rxerror</div><div class="ttdef"><b>Definition:</b> sja1000.h:71</div></div>
<div class="ttc" id="structcanregs_html_a89a94b50cc9b31eed175d6eef274b78f"><div class="ttname"><a href="structcanregs.html#a89a94b50cc9b31eed175d6eef274b78f">canregs::reserved2</a></div><div class="ttdeci">BYTE reserved2</div><div class="ttdef"><b>Definition:</b> sja1000.h:67</div></div>
<div class="ttc" id="timestamp_8h_html"><div class="ttname"><a href="timestamp_8h.html">timestamp.h</a></div></div>
<div class="ttc" id="structCanStatusPar_html"><div class="ttname"><a href="structCanStatusPar.html">CanStatusPar</a></div><div class="ttdef"><b>Definition:</b> sja1000.h:504</div></div>
<div class="ttc" id="structCanStatusPar_html_a106ae87c817400caf84f0c4ef4823e80"><div class="ttname"><a href="structCanStatusPar.html#a106ae87c817400caf84f0c4ef4823e80">CanStatusPar::rx_buffer_size</a></div><div class="ttdeci">unsigned int rx_buffer_size</div><div class="ttdef"><b>Definition:</b> sja1000.h:511</div></div>
<div class="ttc" id="structinode_html"><div class="ttname"><a href="structinode.html">inode</a></div><div class="ttdef"><b>Definition:</b> sja1000.h:523</div></div>
<div class="ttc" id="structcanregs_html_a8fee07245ca3105c4baae373c7b66d7f"><div class="ttname"><a href="structcanregs.html#a8fee07245ca3105c4baae373c7b66d7f">canregs::canoutc</a></div><div class="ttdeci">BYTE canoutc</div><div class="ttdef"><b>Definition:</b> sja1000.h:65</div></div>
<div class="ttc" id="unionframe_html_a04bd3ccde5d162bc456bb790f7960559"><div class="ttname"><a href="unionframe.html#a04bd3ccde5d162bc456bb790f7960559">frame::extframe</a></div><div class="ttdeci">struct frame::@2 extframe</div></div>
<div class="ttc" id="structCanStatusPar_html_a3f626979e7382a0edb9eff6a9afcbd43"><div class="ttname"><a href="structCanStatusPar.html#a3f626979e7382a0edb9eff6a9afcbd43">CanStatusPar::error_code</a></div><div class="ttdeci">unsigned int error_code</div><div class="ttdef"><b>Definition:</b> sja1000.h:510</div></div>
<div class="ttc" id="structcanregs_html_a21c1bb4666ddf451979df9f682f709ab"><div class="ttname"><a href="structcanregs.html#a21c1bb4666ddf451979df9f682f709ab">canregs::errorcode</a></div><div class="ttdeci">BYTE errorcode</div><div class="ttdef"><b>Definition:</b> sja1000.h:69</div></div>
<div class="ttc" id="unionframe_html_a6a48060fa214bd9ed09e16e79b7870ee"><div class="ttname"><a href="unionframe.html#a6a48060fa214bd9ed09e16e79b7870ee">frame::canid3</a></div><div class="ttdeci">BYTE canid3</div><div class="ttdef"><b>Definition:</b> sja1000.h:39</div></div>
<div class="ttc" id="unionframe_html_aa85f3ba71856e0c822ca2493ecf0ba72"><div class="ttname"><a href="unionframe.html#aa85f3ba71856e0c822ca2493ecf0ba72">frame::canid2</a></div><div class="ttdeci">BYTE canid2</div><div class="ttdef"><b>Definition:</b> sja1000.h:38</div></div>
<div class="ttc" id="structcanregs_html_ac053d8c19f53f4a8abd37a0d3cd71965"><div class="ttname"><a href="structcanregs.html#ac053d8c19f53f4a8abd37a0d3cd71965">canregs::cantest</a></div><div class="ttdeci">BYTE cantest</div><div class="ttdef"><b>Definition:</b> sja1000.h:66</div></div>
<div class="ttc" id="common_8h_html_a4ae1dab0fb4b072a66584546209e7d58"><div class="ttname"><a href="common_8h.html#a4ae1dab0fb4b072a66584546209e7d58">BYTE</a></div><div class="ttdeci">unsigned char BYTE</div><div class="ttdef"><b>Definition:</b> common.h:39</div></div>
<div class="ttc" id="unionframe_html_a2d93b0e51a6c13291a531d41afbfc272"><div class="ttname"><a href="unionframe.html#a2d93b0e51a6c13291a531d41afbfc272">frame::canid4</a></div><div class="ttdeci">BYTE canid4</div><div class="ttdef"><b>Definition:</b> sja1000.h:40</div></div>
<div class="ttc" id="structcanregs_html_a487db1a13e2e1c49f638dc1592c2039d"><div class="ttname"><a href="structcanregs.html#a487db1a13e2e1c49f638dc1592c2039d">canregs::txerror</a></div><div class="ttdeci">BYTE txerror</div><div class="ttdef"><b>Definition:</b> sja1000.h:72</div></div>
<div class="ttc" id="structcanregs_html_a9cc6b8006cb739fa560b3ce4392c7e1c"><div class="ttname"><a href="structcanregs.html#a9cc6b8006cb739fa560b3ce4392c7e1c">canregs::cantim1</a></div><div class="ttdeci">BYTE cantim1</div><div class="ttdef"><b>Definition:</b> sja1000.h:64</div></div>
<div class="ttc" id="structcanregs_html_aa3c4f94b1ab2697dd22c4542a2625fe0"><div class="ttname"><a href="structcanregs.html#aa3c4f94b1ab2697dd22c4542a2625fe0">canregs::reserved1</a></div><div class="ttdeci">BYTE reserved1</div><div class="ttdef"><b>Definition:</b> sja1000.h:62</div></div>
<div class="ttc" id="structcanregs_html_a2fec5cb8f30ea0ae227691099804b833"><div class="ttname"><a href="structcanregs.html#a2fec5cb8f30ea0ae227691099804b833">canregs::errorwarninglimit</a></div><div class="ttdeci">BYTE errorwarninglimit</div><div class="ttdef"><b>Definition:</b> sja1000.h:70</div></div>
<div class="ttc" id="unionframe_html_ab63ad29b8885035b7b362279372b4868"><div class="ttname"><a href="unionframe.html#ab63ad29b8885035b7b362279372b4868">frame::candata</a></div><div class="ttdeci">BYTE candata[8]</div><div class="ttdef"><b>Definition:</b> sja1000.h:46</div></div>
<div class="ttc" id="unionframe_html_a2edd6e6f08f48e54065ae39e1c58b80f"><div class="ttname"><a href="unionframe.html#a2edd6e6f08f48e54065ae39e1c58b80f">frame::canid1</a></div><div class="ttdeci">BYTE canid1</div><div class="ttdef"><b>Definition:</b> sja1000.h:37</div></div>
<div class="ttc" id="structCanStatusPar_html_a538f4e87485c85c1b15fb09fdefefc10"><div class="ttname"><a href="structCanStatusPar.html#a538f4e87485c85c1b15fb09fdefefc10">CanStatusPar::tx_buffer_used</a></div><div class="ttdeci">unsigned int tx_buffer_used</div><div class="ttdef"><b>Definition:</b> sja1000.h:514</div></div>
<div class="ttc" id="structcanregs_html_a16fb7d1641277ba6181023825608f5a9"><div class="ttname"><a href="structcanregs.html#a16fb7d1641277ba6181023825608f5a9">canregs::canrxbufferadr</a></div><div class="ttdeci">BYTE canrxbufferadr</div><div class="ttdef"><b>Definition:</b> sja1000.h:76</div></div>
<div class="ttc" id="sja1000_8h_html_adcd619799f7fe700953e0d7a96aba64d"><div class="ttname"><a href="sja1000_8h.html#adcd619799f7fe700953e0d7a96aba64d">__attribute__</a></div><div class="ttdeci">struct canregs __attribute__((packed)) canregs_t</div></div>
<div class="ttc" id="delay_8h_html"><div class="ttname"><a href="delay_8h.html">delay.h</a></div></div>
<div class="ttc" id="structcanregs_html_ad2b6ce12eed6c77040fa40c9f5cc85b0"><div class="ttname"><a href="structcanregs.html#ad2b6ce12eed6c77040fa40c9f5cc85b0">canregs::canstat</a></div><div class="ttdeci">BYTE canstat</div><div class="ttdef"><b>Definition:</b> sja1000.h:59</div></div>
<div class="ttc" id="sja1000_8h_html_aec3fc02b98ee7c276155391ec1cd2450"><div class="ttname"><a href="sja1000_8h.html#aec3fc02b98ee7c276155391ec1cd2450">can_base_addr</a></div><div class="ttdeci">canregs_t * can_base_addr</div><div class="ttdef"><b>Definition:</b> can_dev.cpp:22</div></div>
<div class="ttc" id="structcanregs_html_a5d33533dadf1ef8c823f46b47acc854d"><div class="ttname"><a href="structcanregs.html#a5d33533dadf1ef8c823f46b47acc854d">canregs::cancmd</a></div><div class="ttdeci">BYTE cancmd</div><div class="ttdef"><b>Definition:</b> sja1000.h:58</div></div>
<div class="ttc" id="struct__instance__data_html"><div class="ttname"><a href="struct__instance__data.html">_instance_data</a></div><div class="ttdef"><b>Definition:</b> sja1000.h:527</div></div>
<div class="ttc" id="structCanStatusPar_html_aa84d182bf03c1236e9aa959ca8041aa9"><div class="ttname"><a href="structCanStatusPar.html#aa84d182bf03c1236e9aa959ca8041aa9">CanStatusPar::retval</a></div><div class="ttdeci">unsigned long retval</div><div class="ttdef"><b>Definition:</b> sja1000.h:515</div></div>
<div class="ttc" id="structCanStatusPar_html_a841d6dfc2863fd99c552f95494af2406"><div class="ttname"><a href="structCanStatusPar.html#a841d6dfc2863fd99c552f95494af2406">CanStatusPar::tx_buffer_size</a></div><div class="ttdeci">unsigned int tx_buffer_size</div><div class="ttdef"><b>Definition:</b> sja1000.h:513</div></div>
<div class="ttc" id="structcanregs_html_a11ff6de3b371488bf29a1072102a37b2"><div class="ttname"><a href="structcanregs.html#a11ff6de3b371488bf29a1072102a37b2">canregs::canirq_enable</a></div><div class="ttdeci">BYTE canirq_enable</div><div class="ttdef"><b>Definition:</b> sja1000.h:61</div></div>
<div class="ttc" id="structcanregs_html_aafa460df0287c241e21251c2b2e27019"><div class="ttname"><a href="structcanregs.html#aafa460df0287c241e21251c2b2e27019">canregs::canclk</a></div><div class="ttdeci">BYTE canclk</div><div class="ttdef"><b>Definition:</b> sja1000.h:77</div></div>
<div class="ttc" id="common_8h_html"><div class="ttname"><a href="common_8h.html">common.h</a></div></div>
<div class="ttc" id="unionframe_html"><div class="ttname"><a href="unionframe.html">frame</a></div><div class="ttdef"><b>Definition:</b> sja1000.h:35</div></div>
<div class="ttc" id="structcanregs_html_a134ecb0eca26a061def511ceba88ef6d"><div class="ttname"><a href="structcanregs.html#a134ecb0eca26a061def511ceba88ef6d">canregs::canmode</a></div><div class="ttdeci">BYTE canmode</div><div class="ttdef"><b>Definition:</b> sja1000.h:57</div></div>
<div class="ttc" id="structCanStatusPar_html_aa1d381d1c8f3902748b3bc69e991f475"><div class="ttname"><a href="structCanStatusPar.html#aa1d381d1c8f3902748b3bc69e991f475">CanStatusPar::tx_errors</a></div><div class="ttdeci">unsigned int tx_errors</div><div class="ttdef"><b>Definition:</b> sja1000.h:509</div></div>
<div class="ttc" id="unionframe_html_a12e96341816b6aa0dcd84f6b49bcc013"><div class="ttname"><a href="unionframe.html#a12e96341816b6aa0dcd84f6b49bcc013">frame::stdframe</a></div><div class="ttdeci">struct frame::@3 stdframe</div></div>
<div class="ttc" id="structcanregs_html"><div class="ttname"><a href="structcanregs.html">canregs</a></div><div class="ttdef"><b>Definition:</b> sja1000.h:56</div></div>
<div class="ttc" id="structCanStatusPar_html_a7ec3b3e5916b5a5c0946a35fe89a385c"><div class="ttname"><a href="structCanStatusPar.html#a7ec3b3e5916b5a5c0946a35fe89a385c">CanStatusPar::rx_buffer_used</a></div><div class="ttdeci">unsigned int rx_buffer_used</div><div class="ttdef"><b>Definition:</b> sja1000.h:512</div></div>
<div class="ttc" id="structcanregs_html_aab98bba64420304e1fc1c9d379905f16"><div class="ttname"><a href="structcanregs.html#aab98bba64420304e1fc1c9d379905f16">canregs::arbitrationlost</a></div><div class="ttdeci">BYTE arbitrationlost</div><div class="ttdef"><b>Definition:</b> sja1000.h:68</div></div>
<div class="ttc" id="structfile_html"><div class="ttname"><a href="structfile.html">file</a></div><div class="ttdef"><b>Definition:</b> sja1000.h:531</div></div>
<div class="ttc" id="structCanStatusPar_html_a5437c550bfe94d7047c52987be8e86de"><div class="ttname"><a href="structCanStatusPar.html#a5437c550bfe94d7047c52987be8e86de">CanStatusPar::status</a></div><div class="ttdeci">unsigned int status</div><div class="ttdef"><b>Definition:</b> sja1000.h:506</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
