<profile>

<section name = "Vitis HLS Report for 'count_Pipeline_APPEARANCES'" level="0">
<item name = "Date">Mon Jul 25 22:36:29 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">byte_count_stream</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010i-clg225-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.053 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1028, 1028, 10.280 us, 10.280 us, 1028, 1028, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- APPEARANCES">1026, 1026, 4, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 79, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 82, -</column>
<column name="Register">-, -, 47, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="count_1_fu_176_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_3_fu_120_p2">+, 0, 0, 12, 11, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln29_fu_114_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="icmp_ln33_fu_126_p2">icmp, 0, 0, 11, 11, 1</column>
<column name="icmp_ln37_fu_146_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="prev_1_fu_140_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="In_r_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_count_load_1">14, 3, 8, 24</column>
<column name="ap_sig_allocacmp_count_load_2">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 11, 22</column>
<column name="count_1_1_fu_52">14, 3, 8, 24</column>
<column name="i_fu_48">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="count_1_1_fu_52">8, 0, 8, 0</column>
<column name="i_fu_48">11, 0, 11, 0</column>
<column name="icmp_ln29_reg_219">1, 0, 1, 0</column>
<column name="icmp_ln29_reg_219_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln33_reg_223">1, 0, 1, 0</column>
<column name="icmp_ln33_reg_223_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln37_reg_236">1, 0, 1, 0</column>
<column name="prev_2_reg_228">8, 0, 8, 0</column>
<column name="prev_fu_44">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, count_Pipeline_APPEARANCES, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, count_Pipeline_APPEARANCES, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, count_Pipeline_APPEARANCES, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, count_Pipeline_APPEARANCES, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, count_Pipeline_APPEARANCES, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, count_Pipeline_APPEARANCES, return value</column>
<column name="In_r_dout">in, 8, ap_fifo, In_r, pointer</column>
<column name="In_r_empty_n">in, 1, ap_fifo, In_r, pointer</column>
<column name="In_r_read">out, 1, ap_fifo, In_r, pointer</column>
<column name="appear_address0">out, 8, ap_memory, appear, array</column>
<column name="appear_ce0">out, 1, ap_memory, appear, array</column>
<column name="appear_we0">out, 1, ap_memory, appear, array</column>
<column name="appear_d0">out, 8, ap_memory, appear, array</column>
<column name="appear_address1">out, 8, ap_memory, appear, array</column>
<column name="appear_ce1">out, 1, ap_memory, appear, array</column>
<column name="appear_q1">in, 8, ap_memory, appear, array</column>
<column name="prev_out">out, 8, ap_vld, prev_out, pointer</column>
<column name="prev_out_ap_vld">out, 1, ap_vld, prev_out, pointer</column>
<column name="count_1_1_out">out, 8, ap_vld, count_1_1_out, pointer</column>
<column name="count_1_1_out_ap_vld">out, 1, ap_vld, count_1_1_out, pointer</column>
</table>
</item>
</section>
</profile>
