V3 7
FL $XILINX/verilog/src/glbl.v 2007/05/19.02:52:56 J.36
MO work/glbl FL $XILINX/verilog/src/glbl.v
FL F:/ECE/HDL_Design/CA/CA_3/A/2x1_Mux/Mux_2x1/mohit.v 2021/10/03.18:47:21 J.36
MO work/mohit FL F:/ECE/HDL_Design/CA/CA_3/A/2x1_Mux/Mux_2x1/mohit.v
FL F:/ECE/HDL_Design/CA/CA_3/A/2x1_Mux/Mux_2x1/mohit_tb.v 2021/10/05.13:02:05 J.36
MO work/mohit_tb FL F:/ECE/HDL_Design/CA/CA_3/A/2x1_Mux/Mux_2x1/mohit_tb.v \
      MI mohit
