m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/wl/Desktop/fpga/flip_flop/pro/simulation/modelsim
T_opt
Z1 !s110 1592465521
VIAVFXE`kM?`LWg5Ud14iQ0
04 17 4 work flip_flop_vlg_tst fast 0
=1-4ccc6aa12a2c-5eeb1871-29f-3fe4
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vflip_flop
!s110 1592465520
!i10b 1
!s100 DhY2mbFL5BcX:WXgle^n13
I6<=9Lnh>kBz0>OX@o_92K3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1592465474
8C:/Users/wl/Desktop/fpga/flip_flop/rtl/flip_flop.v
FC:/Users/wl/Desktop/fpga/flip_flop/rtl/flip_flop.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1592465520.954000
!s107 C:/Users/wl/Desktop/fpga/flip_flop/rtl/flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wl/Desktop/fpga/flip_flop/rtl|C:/Users/wl/Desktop/fpga/flip_flop/rtl/flip_flop.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/wl/Desktop/fpga/flip_flop/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vflip_flop_vlg_tst
R1
!i10b 1
!s100 UoK59^bJNB4o;F`>?KVKm1
IRd>Q^YDDgFYo`mQVHG70Y0
R2
R0
w1592464247
8C:/Users/wl/Desktop/fpga/flip_flop/pro/simulation/modelsim/flip_flop.vt
FC:/Users/wl/Desktop/fpga/flip_flop/pro/simulation/modelsim/flip_flop.vt
L0 28
R3
r1
!s85 0
31
!s108 1592465521.107000
!s107 C:/Users/wl/Desktop/fpga/flip_flop/pro/simulation/modelsim/flip_flop.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wl/Desktop/fpga/flip_flop/pro/simulation/modelsim|C:/Users/wl/Desktop/fpga/flip_flop/pro/simulation/modelsim/flip_flop.vt|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+C:/Users/wl/Desktop/fpga/flip_flop/pro/simulation/modelsim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
