{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1569868941817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1569868941819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 20:42:21 2019 " "Processing started: Mon Sep 30 20:42:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1569868941819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1569868941819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Perudo -c Perudo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Perudo -c Perudo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1569868941819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1569868942575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_de1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_de1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_DE1-RTL " "Found design unit 1: Perudo_DE1-RTL" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569868943228 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_DE1 " "Found entity 1: Perudo_DE1" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569868943228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569868943228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file perudo_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 perudo_package " "Found design unit 1: perudo_package" {  } { { "perudo_package.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/perudo_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569868943233 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 perudo_package-body " "Found design unit 2: perudo_package-body" {  } { { "perudo_package.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/perudo_package.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569868943233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569868943233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_Datapath-RTL " "Found design unit 1: Perudo_Datapath-RTL" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569868943240 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_Datapath " "Found entity 1: Perudo_Datapath" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569868943240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569868943240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_Controller-RTL " "Found design unit 1: Perudo_Controller-RTL" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569868943248 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_Controller " "Found entity 1: Perudo_Controller" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569868943248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569868943248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Perudo_DE1 " "Elaborating entity \"Perudo_DE1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1569868943333 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "time_10ms Perudo_DE1.vhd(21) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(21): used implicit default value for signal \"time_10ms\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569868943336 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "prossimo_turno Perudo_DE1.vhd(31) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(31): used implicit default value for signal \"prossimo_turno\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569868943336 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "esegui_scommessa Perudo_DE1.vhd(32) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(32): used implicit default value for signal \"esegui_scommessa\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569868943337 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dado_scommesso Perudo_DE1.vhd(33) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(33): used implicit default value for signal \"dado_scommesso\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569868943337 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ricorrenza Perudo_DE1.vhd(34) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(34): used implicit default value for signal \"ricorrenza\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569868943337 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "check Perudo_DE1.vhd(35) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(35): used implicit default value for signal \"check\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1569868943338 "|Perudo_DE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "checked Perudo_DE1.vhd(36) " "Verilog HDL or VHDL warning at Perudo_DE1.vhd(36): object \"checked\" assigned a value but never read" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1569868943338 "|Perudo_DE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fine_partita Perudo_DE1.vhd(40) " "Verilog HDL or VHDL warning at Perudo_DE1.vhd(40): object \"fine_partita\" assigned a value but never read" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1569868943338 "|Perudo_DE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Perudo_Controller Perudo_Controller:controller " "Elaborating entity \"Perudo_Controller\" for hierarchy \"Perudo_Controller:controller\"" {  } { { "Perudo_DE1.vhd" "controller" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569868943367 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "move_time Perudo_Controller.vhd(46) " "Verilog HDL or VHDL warning at Perudo_Controller.vhd(46): object \"move_time\" assigned a value but never read" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1569868943369 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse1 Perudo_Controller.vhd(48) " "Verilog HDL or VHDL warning at Perudo_Controller.vhd(48): object \"pulse1\" assigned a value but never read" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1569868943369 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse2 Perudo_Controller.vhd(49) " "Verilog HDL or VHDL warning at Perudo_Controller.vhd(49): object \"pulse2\" assigned a value but never read" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1569868943369 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse3 Perudo_Controller.vhd(50) " "Verilog HDL or VHDL warning at Perudo_Controller.vhd(50): object \"pulse3\" assigned a value but never read" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1569868943369 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse4 Perudo_Controller.vhd(51) " "Verilog HDL or VHDL warning at Perudo_Controller.vhd(51): object \"pulse4\" assigned a value but never read" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1569868943370 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Perudo_Datapath Perudo_Datapath:datapath " "Elaborating entity \"Perudo_Datapath\" for hierarchy \"Perudo_Datapath:datapath\"" {  } { { "Perudo_DE1.vhd" "datapath" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569868943397 ""}
{ "Warning" "WVRFX_VHDL_LEFT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Perudo_Datapath.vhd(142) " "VHDL warning at Perudo_Datapath.vhd(142): left bound of range must be a constant" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 142 0 0 } }  } 0 11791 "VHDL warning at %1!s!: left bound of range must be a constant" 0 0 "" 0 -1 1569868943409 "|Perudo_DE1|Perudo_Datapath:datapath"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Perudo_Datapath.vhd(142) " "VHDL warning at Perudo_Datapath.vhd(142): right bound of range must be a constant" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 142 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1569868943409 "|Perudo_DE1|Perudo_Datapath:datapath"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Perudo_Datapath.vhd(208) " "VHDL warning at Perudo_Datapath.vhd(208): right bound of range must be a constant" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 208 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1569868943409 "|Perudo_DE1|Perudo_Datapath:datapath"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Perudo_Datapath.vhd(209) " "VHDL warning at Perudo_Datapath.vhd(209): right bound of range must be a constant" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 209 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1569868943410 "|Perudo_DE1|Perudo_Datapath:datapath"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 153 -1 0 } } { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 41 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 90 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1569868944744 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1569868944744 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569868944895 "|Perudo_DE1|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569868944895 "|Perudo_DE1|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569868944895 "|Perudo_DE1|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569868944895 "|Perudo_DE1|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569868944895 "|Perudo_DE1|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1569868944895 "|Perudo_DE1|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1569868944895 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Perudo_Controller:controller\|initialization_state High " "Register Perudo_Controller:controller\|initialization_state will power up to High" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1569868944900 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Perudo_Datapath:datapath\|cicli_casuali_attesa\[0\] High " "Register Perudo_Datapath:datapath\|cicli_casuali_attesa\[0\] will power up to High" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1569868944900 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Perudo_Datapath:datapath\|cicli_casuali_attesa\[3\] High " "Register Perudo_Datapath:datapath\|cicli_casuali_attesa\[3\] will power up to High" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1569868944900 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1569868944900 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "297 " "297 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1569868945137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1569868945725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1569868945725 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1569868945934 "|Perudo_DE1|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1569868945934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1569868945935 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1569868945935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1569868945935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1569868945935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1569868946083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 20:42:26 2019 " "Processing ended: Mon Sep 30 20:42:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1569868946083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1569868946083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1569868946083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1569868946083 ""}
