<stg><name>hlsDPI_ethernetDetection</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="2" op_0_bw="2">
<![CDATA[
codeRepl:6  %dpiDetectState_load = load i2* @dpiDetectState, align 1

]]></node>
<StgValue><ssdm name="dpiDetectState_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:7  %tmp_data_V_3 = load i64* @dmp_prevWord_data_V, align 8

]]></node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:8  %tmp_strb_V_3 = load i8* @dmp_prevWord_strb_V, align 1

]]></node>
<StgValue><ssdm name="tmp_strb_V_3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:9  %tmp_user_V_3 = load i128* @dmp_prevWord_user_V, align 8

]]></node>
<StgValue><ssdm name="tmp_user_V_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:10  %tmp_last_V_3 = load i1* @dmp_prevWord_last_V, align 1

]]></node>
<StgValue><ssdm name="tmp_last_V_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:11  %dmp_macType_V_load = load i16* @dmp_macType_V, align 2

]]></node>
<StgValue><ssdm name="dmp_macType_V_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
codeRepl:12  switch i2 %dpiDetectState_load, label %._crit_edge108 [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %5
    i2 -1, label %9
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="dpiDetectState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_4 = icmp eq i16 %dmp_macType_V_load, 2048

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="dpiDetectState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %10, label %._crit_edge115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="dpiDetectState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge115:0  store i2 0, i2* @dpiDetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="128" op_4_bw="1" op_5_bw="32">
<![CDATA[
:0  %tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_2, label %6, label %._crit_edge112

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="201" op_0_bw="201" op_1_bw="64" op_2_bw="8" op_3_bw="128" op_4_bw="1">
<![CDATA[
:0  %empty_23 = call { i64, i8, i128, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="201">
<![CDATA[
:1  %tmp_data_V_2 = extractvalue { i64, i8, i128, i1 } %empty_23, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="201">
<![CDATA[
:2  %tmp_strb_V_2 = extractvalue { i64, i8, i128, i1 } %empty_23, 1

]]></node>
<StgValue><ssdm name="tmp_strb_V_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="128" op_0_bw="201">
<![CDATA[
:3  %tmp_user_V_2 = extractvalue { i64, i8, i128, i1 } %empty_23, 2

]]></node>
<StgValue><ssdm name="tmp_user_V_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="201">
<![CDATA[
:4  %tmp_last_V_2 = extractvalue { i64, i8, i128, i1 } %empty_23, 3

]]></node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_9 = icmp eq i16 %dmp_macType_V_load, 2048

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_9, label %7, label %._crit_edge113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge113:0  store i64 %tmp_data_V_2, i64* @dmp_prevWord_data_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge113:1  store i8 %tmp_strb_V_2, i8* @dmp_prevWord_strb_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge113:2  store i128 %tmp_user_V_2, i128* @dmp_prevWord_user_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge113:3  store i1 %tmp_last_V_2, i1* @dmp_prevWord_last_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge113:4  br i1 %tmp_last_V_2, label %8, label %._crit_edge114

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 -1, i2* @dpiDetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="128" op_4_bw="1" op_5_bw="32">
<![CDATA[
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %3, label %._crit_edge110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="201" op_0_bw="201" op_1_bw="64" op_2_bw="8" op_3_bw="128" op_4_bw="1">
<![CDATA[
:0  %empty_22 = call { i64, i8, i128, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V)

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="201">
<![CDATA[
:1  %tmp_data_V_4 = extractvalue { i64, i8, i128, i1 } %empty_22, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="201">
<![CDATA[
:2  %tmp_strb_V_1 = extractvalue { i64, i8, i128, i1 } %empty_22, 1

]]></node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="128" op_0_bw="201">
<![CDATA[
:3  %tmp_user_V_1 = extractvalue { i64, i8, i128, i1 } %empty_22, 2

]]></node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="201">
<![CDATA[
:4  %tmp_last_V_1 = extractvalue { i64, i8, i128, i1 } %empty_22, 3

]]></node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_4, i32 40, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_4, i32 32, i32 39)

]]></node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:7  %p_Result_s = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_6, i8 %p_Result_4)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  store i16 %p_Result_s, i16* @dmp_macType_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_7 = icmp eq i16 %p_Result_s, 2048

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %tmp_7, label %4, label %._crit_edge111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge111:0  store i64 %tmp_data_V_4, i64* @dmp_prevWord_data_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge111:1  store i8 %tmp_strb_V_1, i8* @dmp_prevWord_strb_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge111:2  store i128 %tmp_user_V_1, i128* @dmp_prevWord_user_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge111:3  store i1 %tmp_last_V_1, i1* @dmp_prevWord_last_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge111:4  store i2 -2, i2* @dpiDetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="128" op_4_bw="1" op_5_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge109

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="201" op_0_bw="201" op_1_bw="64" op_2_bw="8" op_3_bw="128" op_4_bw="1">
<![CDATA[
:0  %empty = call { i64, i8, i128, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="201">
<![CDATA[
:1  %tmp_data_V = extractvalue { i64, i8, i128, i1 } %empty, 0

]]></node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="201">
<![CDATA[
:2  %tmp_strb_V = extractvalue { i64, i8, i128, i1 } %empty, 1

]]></node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="128" op_0_bw="201">
<![CDATA[
:3  %tmp_user_V = extractvalue { i64, i8, i128, i1 } %empty, 2

]]></node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="201">
<![CDATA[
:4  %tmp_last_V = extractvalue { i64, i8, i128, i1 } %empty, 3

]]></node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  store i64 %tmp_data_V, i64* @dmp_prevWord_data_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %tmp_strb_V, i8* @dmp_prevWord_strb_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
:7  store i128 %tmp_user_V, i128* @dmp_prevWord_user_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  store i1 %tmp_last_V, i1* @dmp_prevWord_last_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:9  store i2 1, i2* @dpiDetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i128* @parser2dpi_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i8* @parser2dpi_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i1* @parser2dpi_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i64* @parser2dpi_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="128" op_4_bw="1" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V, [5 x i8]* @p_str313, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="dpiDetectState_load" val="3"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="128" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="128" op_8_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P.i8P.i128P.i1P(i64* @parser2dpi_V_data_V, i8* @parser2dpi_V_strb_V, i128* @parser2dpi_V_user_V, i1* @parser2dpi_V_last_V, i64 %tmp_data_V_3, i8 %tmp_strb_V_3, i128 %tmp_user_V_3, i1 %tmp_last_V_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="dpiDetectState_load" val="3"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="dpiDetectState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge115:1  br label %._crit_edge108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="128" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="128" op_8_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P.i8P.i128P.i1P(i64* @parser2dpi_V_data_V, i8* @parser2dpi_V_strb_V, i128* @parser2dpi_V_user_V, i1* @parser2dpi_V_last_V, i64 %tmp_data_V_3, i8 %tmp_strb_V_3, i128 %tmp_user_V_3, i1 %tmp_last_V_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge114

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge114:0  br label %._crit_edge112

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="dpiDetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge112:0  br label %._crit_edge108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="128" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="128" op_8_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P.i8P.i128P.i1P(i64* @parser2dpi_V_data_V, i8* @parser2dpi_V_strb_V, i128* @parser2dpi_V_user_V, i1* @parser2dpi_V_last_V, i64 %tmp_data_V_3, i8 %tmp_strb_V_3, i128 %tmp_user_V_3, i1 %tmp_last_V_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge111:5  br label %._crit_edge110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="dpiDetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge110:0  br label %._crit_edge108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge109

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="dpiDetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge109:0  br label %._crit_edge108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0">
<![CDATA[
._crit_edge108:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
