Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 15:53:31	44	44.38	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304805	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8	1.6.7	300	9	13	false	0	0		0	
2019-04-12 15:53:38	44	44.38	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304805	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8	1.6.9	300	9	13	false	0	0		0	
2019-04-12 15:53:46	44	44.38	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304805	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8	1.6.13	300	9	13	false	0	0		0	
2019-04-12 15:53:52	44	44.38	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304805	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8	1.8.5	300	9	13	false	0	0		0	
2019-04-12 15:53:58	44	44.38	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304805	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8	1.8.9	300	9	13	false	0	0		0	
