m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/user/GitHub/PacoReinaCampo/code/Architecture/SoC-RISCV/sim/verilog/validation/tasks/soc/standard/ahb3/msim
vperipheral_ahb32apb4
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 DXx4 work 19 peripheral_ahb3_pkg 0 22 hh;Cdd?bP]CQOUJ@G>Elf2
DXx4 work 28 peripheral_ahb32apb4_sv_unit 0 22 Gd;W:BJCE:WLUhZ6Y^MMz1
Z3 !s110 1741843399
Z4 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 USnHPn=?fd?R]oc2^gAk91
IS1Xf5M?B18QXC]aFbFC;:3
!s105 peripheral_ahb32apb4_sv_unit
S1
R0
Z5 w1741843274
Z6 8../../../../../../../../peripheral/gpio/rtl/verilog/code/peripheral/ahb3/peripheral_ahb32apb4.sv
Z7 F../../../../../../../../peripheral/gpio/rtl/verilog/code/peripheral/ahb3/peripheral_ahb32apb4.sv
!i122 0
L0 43 390
Z8 OV;L;2020.3;71
31
Z9 !s108 1741843399.000000
!s107 ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/pkg/core/peripheral_dbg_pu_riscv_pkg.sv|../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_uart_simulation.sv|../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_sdram_model.sv|../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_jtag_vpi.sv|../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_freertos_task_monitor.sv|../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_dbg_comm_vpi.sv|../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_data_validation.sv|../../../../../../../../verification/tasks/library/verilog/standard/interface/ahb3/soc_riscv_testbench.sv|../../../../../../../../verification/tasks/library/verilog/standard/interface/ahb3/soc_riscv_check_cpu2ahb.sv|../../../../../../../../verification/tasks/library/verilog/standard/interface/ahb3/soc_riscv_check_ahb2apb.sv|../../../../../../../../rtl/verilog/soc/standard/top/soc_riscv_ahb3.sv|../../../../../../../../rtl/verilog/soc/standard/pu/pu_riscv_slaves_32b_apb4.sv|../../../../../../../../rtl/verilog/soc/standard/pu/pu_riscv_slaves_8b_apb4.sv|../../../../../../../../rtl/verilog/soc/standard/pu/pu_riscv_system_ahb3.sv|../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_ahb3.sv|../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_1r1w_generic.sv|../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_1r1w.sv|../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_tx.sv|../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_rx.sv|../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_interrupt.sv|../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_fifo.sv|../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_ahb3.sv|../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_apb2ahb.sv|../../../../../../../../peripheral/gpio/rtl/verilog/code/peripheral/ahb3/peripheral_gpio_ahb3.sv|../../../../../../../../peripheral/gpio/rtl/verilog/code/peripheral/ahb3/peripheral_ahb32apb4.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_top_ahb3.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_module_ahb3.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_jsp_module_ahb3.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_jsp_ahb3_ahb3.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_ahb3_ahb3.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_syncreg.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_syncflop.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_status_reg.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_module.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_jsp_module_core.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_crc32.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_bytefifo.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_bus_module_core.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_biu.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/timer/ahb3/peripheral_timer_ahb3.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/interface/apb4/peripheral_plic_apb4.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/interface/ahb3/peripheral_plic_ahb3.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_target.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_priority_index.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_gateway.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_dynamic_registers.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_core.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_cell.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/mux/apb4/peripheral_mux_apb4.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/error/apb4/peripheral_error_apb4.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/error/ahb3/peripheral_error_ahb3.sv|../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_module_ahb3.sv|../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_biu2ahb3.sv|../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_ahb3.sv|../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_queue.sv|../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1rw.sv|../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv|../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1r1w.sv|../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_pmpchk.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_pmachk.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_mux.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_mmu.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_membuf.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_writeback.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_state.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_rf.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_memory.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_du.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_core.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_bp.sv|../../../../../../../../pu/rtl/verilog/core/fetch/pu_riscv_if.sv|../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_multiplier.sv|../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_lsu.sv|../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_execution.sv|../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_divider.sv|../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_bu.sv|../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_alu.sv|../../../../../../../../pu/rtl/verilog/core/decode/pu_riscv_id.sv|../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_noicache_core.sv|../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_icache_core.sv|../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_dext.sv|../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_dcache_core.sv|../../../../../../../../rtl/verilog/pkg/standard/peripheral_apb4_pkg.sv|../../../../../../../../rtl/verilog/pkg/standard/peripheral_ahb3_pkg.sv|../../../../../../../../pu/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv|../../../../../../../../pu/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv|../../../../../../../../pu/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv|
Z10 !s90 -sv|-svinputport=relaxed|-f|soc.f|
!i113 1
Z11 o-sv -svinputport=relaxed
Z12 !s92 -sv -svinputport=relaxed +incdir+../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/pkg/core
Z13 tCvgOpt 0
Xperipheral_ahb32apb4_sv_unit
R1
R2
R3
VGd;W:BJCE:WLUhZ6Y^MMz1
r1
!s85 0
!i10b 1
!s100 DDbKihQ4:`W^e_G5Ej?Ta1
IGd;W:BJCE:WLUhZ6Y^MMz1
!i103 1
S1
R0
R5
R6
R7
!i122 0
Z14 L0 41 0
R8
31
R9
Z15 !s107 ../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/pkg/core/peripheral_dbg_pu_riscv_pkg.sv|../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_uart_simulation.sv|../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_sdram_model.sv|../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_jtag_vpi.sv|../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_freertos_task_monitor.sv|../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_dbg_comm_vpi.sv|../../../../../../../../verification/tasks/library/verilog/standard/main/soc_riscv_data_validation.sv|../../../../../../../../verification/tasks/library/verilog/standard/interface/ahb3/soc_riscv_testbench.sv|../../../../../../../../verification/tasks/library/verilog/standard/interface/ahb3/soc_riscv_check_cpu2ahb.sv|../../../../../../../../verification/tasks/library/verilog/standard/interface/ahb3/soc_riscv_check_ahb2apb.sv|../../../../../../../../rtl/verilog/soc/standard/top/soc_riscv_ahb3.sv|../../../../../../../../rtl/verilog/soc/standard/pu/pu_riscv_slaves_32b_apb4.sv|../../../../../../../../rtl/verilog/soc/standard/pu/pu_riscv_slaves_8b_apb4.sv|../../../../../../../../rtl/verilog/soc/standard/pu/pu_riscv_system_ahb3.sv|../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_ahb3.sv|../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_1r1w_generic.sv|../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_1r1w.sv|../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_tx.sv|../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_rx.sv|../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_interrupt.sv|../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_fifo.sv|../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_ahb3.sv|../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_apb2ahb.sv|../../../../../../../../peripheral/gpio/rtl/verilog/code/peripheral/ahb3/peripheral_gpio_ahb3.sv|../../../../../../../../peripheral/gpio/rtl/verilog/code/peripheral/ahb3/peripheral_ahb32apb4.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_top_ahb3.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_module_ahb3.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_jsp_module_ahb3.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_jsp_ahb3_ahb3.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_ahb3_ahb3.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_syncreg.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_syncflop.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_status_reg.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_module.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_jsp_module_core.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_crc32.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_bytefifo.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_bus_module_core.sv|../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_biu.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/timer/ahb3/peripheral_timer_ahb3.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/interface/apb4/peripheral_plic_apb4.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/interface/ahb3/peripheral_plic_ahb3.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_target.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_priority_index.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_gateway.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_dynamic_registers.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_core.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_cell.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/mux/apb4/peripheral_mux_apb4.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/error/apb4/peripheral_error_apb4.sv|../../../../../../../../peripheral/bfm/rtl/verilog/code/error/ahb3/peripheral_error_ahb3.sv|../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_module_ahb3.sv|../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_biu2ahb3.sv|../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_ahb3.sv|../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_queue.sv|../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1rw.sv|../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv|../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1r1w.sv|../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_pmpchk.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_pmachk.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_mux.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_mmu.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_membuf.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv|../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_writeback.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_state.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_rf.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_memory.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_du.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_core.sv|../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_bp.sv|../../../../../../../../pu/rtl/verilog/core/fetch/pu_riscv_if.sv|../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_multiplier.sv|../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_lsu.sv|../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_execution.sv|../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_divider.sv|../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_bu.sv|../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_alu.sv|../../../../../../../../pu/rtl/verilog/core/decode/pu_riscv_id.sv|../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_noicache_core.sv|../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_icache_core.sv|../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_dext.sv|../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_dcache_core.sv|../../../../../../../../rtl/verilog/pkg/standard/peripheral_apb4_pkg.sv|../../../../../../../../rtl/verilog/pkg/standard/peripheral_ahb3_pkg.sv|../../../../../../../../pu/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv|../../../../../../../../pu/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv|../../../../../../../../pu/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv|
R10
!i113 1
R11
R12
R13
Xperipheral_ahb3_pkg
R1
R3
!i10b 1
!s100 PjH7OPU@LV`P<K:XV0[XI3
Z16 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ihh;Cdd?bP]CQOUJ@G>Elf2
S1
R0
w1741842299
8../../../../../../../../rtl/verilog/pkg/standard/peripheral_ahb3_pkg.sv
F../../../../../../../../rtl/verilog/pkg/standard/peripheral_ahb3_pkg.sv
!i122 0
R14
Vhh;Cdd?bP]CQOUJ@G>Elf2
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
Xperipheral_ahb3_verilog_pkg
R1
R3
!i10b 1
!s100 i^MCe2Um7H9lTjYa;_@SF2
R16
I_[bWXIIO=M<1]GBcS:H530
S1
R0
Z17 w1741843280
8../../../../../../../../pu/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv
F../../../../../../../../pu/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv
!i122 0
R14
V_[bWXIIO=M<1]GBcS:H530
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_apb2ahb
R1
R2
DXx4 work 26 peripheral_apb2ahb_sv_unit 0 22 7<A<hBUiW_WTPS0QF@GQY2
R3
R4
r1
!s85 0
!i10b 1
!s100 l?ZcNaA5WnNKZaF_OUe3z1
I7d9DkO@MaIc`<i`3kk^jb0
!s105 peripheral_apb2ahb_sv_unit
S1
R0
Z18 w1741843279
Z19 8../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_apb2ahb.sv
Z20 F../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_apb2ahb.sv
!i122 0
L0 43 381
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xperipheral_apb2ahb_sv_unit
R1
R2
R3
V7<A<hBUiW_WTPS0QF@GQY2
r1
!s85 0
!i10b 1
!s100 fJ9L9:gHcL?NH?7g0PKCN3
I7<A<hBUiW_WTPS0QF@GQY2
!i103 1
S1
R0
R18
R19
R20
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xperipheral_apb4_pkg
R1
R3
!i10b 1
!s100 SRL6NaSe`DInb@KSge``c3
R16
I:6TRFWDh_U?]L9F<ZYA502
S1
R0
Z21 w1741841751
8../../../../../../../../rtl/verilog/pkg/standard/peripheral_apb4_pkg.sv
F../../../../../../../../rtl/verilog/pkg/standard/peripheral_apb4_pkg.sv
!i122 0
R14
V:6TRFWDh_U?]L9F<ZYA502
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
Xperipheral_biu_verilog_pkg
R1
R3
!i10b 1
!s100 [Hbg7;G1b8z6_<R08=gQJ2
R16
IS]VbFX9<?NYJLVJfb9AfW3
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv
F../../../../../../../../pu/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv
!i122 0
R14
VS]VbFX9<?NYJLVJfb9AfW3
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_ahb3_ahb3
R1
R3
!i10b 1
!s100 mDT]Z49Ge18zG>dVnQ=g?1
R16
IXA@Qf9Cd;Ge@TafQ1c3FE2
S1
R0
Z22 w1741843273
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_ahb3_ahb3.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_ahb3_ahb3.sv
!i122 0
L0 45 303
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_biu
R1
R3
!i10b 1
!s100 8Xdmk`Dd3ALXjGkPNImzM1
R16
I[XUBkTE3C68H2CE=3`cJf2
S1
R0
R22
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_biu.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_biu.sv
!i122 0
L0 43 271
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_bus_module_core
R1
R3
!i10b 1
!s100 ^no>cL:[DfW4GY5M>^zf>0
R16
I5ULRjJZCnoRh7ZURc^?A92
S1
R0
R22
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_bus_module_core.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_bus_module_core.sv
!i122 0
L0 43 673
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_bytefifo
R1
R3
!i10b 1
!s100 eo2?TNe@zGIPMY7M_mjji2
R16
IL>2;I=g8iTROW@eoF6CU]2
S1
R0
R22
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_bytefifo.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_bytefifo.sv
!i122 0
L0 44 133
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_crc32
R1
R3
!i10b 1
!s100 Wn`SY6jf?OShQ:XM[1=jV0
R16
I7`L8RXUlzG90b?GGm2KI[2
S1
R0
R22
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_crc32.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_crc32.sv
!i122 0
L0 42 74
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_jsp_ahb3_ahb3
R1
R3
!i10b 1
!s100 ILeYAn^RK8[X6`NRe_:FR0
R16
IAe9aE98dX[aSR]Cebjf6A3
S1
R0
R22
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_jsp_ahb3_ahb3.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_jsp_ahb3_ahb3.sv
!i122 0
L0 45 451
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_jsp_module_ahb3
R1
R3
!i10b 1
!s100 ze3DN^MCeZVc=6W683QG_1
R16
I=HkNRa9?LI:4UREjBWO961
S1
R0
R22
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_jsp_module_ahb3.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_jsp_module_ahb3.sv
!i122 0
L0 45 112
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_jsp_module_core
R1
R3
!i10b 1
!s100 0fP4YQR7OLXjVW=nD2nQV2
R16
IKM5121SAm;aT_P8ASjgVW3
S1
R0
R22
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_jsp_module_core.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_jsp_module_core.sv
!i122 0
L0 46 471
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_module
R1
R3
!i10b 1
!s100 ALS^HckeFcI4TJaea^RXS2
R16
I2l98bm7:NkHERlle3f<aa0
S1
R0
R22
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_module.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_module.sv
!i122 0
L0 46 660
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_module_ahb3
R1
R3
!i10b 1
!s100 W?dT[]FGUjMF1@J3XEIHJ2
R16
IGNnzhU]ZmmgEbHKRaN9Jc3
S1
R0
R22
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_module_ahb3.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_module_ahb3.sv
!i122 0
L0 44 126
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_status_reg
R1
R3
!i10b 1
!s100 [FIE>=3W5_>6Fm2^85f;B2
R16
IaZei2`3[]4?[^G6RGz:Ke2
S1
R0
R22
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_status_reg.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_status_reg.sv
!i122 0
L0 43 113
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_syncflop
R1
R3
!i10b 1
!s100 ;I^Y4M7hEmQieZ0`^MXno0
R16
IM[cNOZPEHzBFnPUmQ0a;P1
S1
R0
R22
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_syncflop.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_syncflop.sv
!i122 0
L0 44 73
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_syncreg
R1
R3
!i10b 1
!s100 gTo2Ek5^iA:n<1cmFE1250
R16
IGF@U^E4aWFFGEMNn^B2120
S1
R0
R22
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_syncreg.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/core/peripheral_dbg_pu_riscv_syncreg.sv
!i122 0
L0 44 88
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_dbg_pu_riscv_top_ahb3
R1
R3
!i10b 1
!s100 FOCo[Gi:EPoi3VUQYN@6_3
R16
I?JIz;Rfe1nRfklXeCB0Qo1
S1
R0
R22
8../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_top_ahb3.sv
F../../../../../../../../peripheral/dbg/rtl/pu/riscv/verilog/code/peripheral/ahb3/peripheral_dbg_pu_riscv_top_ahb3.sv
!i122 0
L0 45 238
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_error_ahb3
R1
R2
DXx4 work 29 peripheral_error_ahb3_sv_unit 0 22 Ec=7KDNb`:k@omIlAd@5E1
R3
R4
r1
!s85 0
!i10b 1
!s100 f2cCb=jKIAc`lZ_JY[P;V3
Ibo?IRJj6SIBcDDRTZJ22a3
!s105 peripheral_error_ahb3_sv_unit
S1
R0
Z23 w1741841870
Z24 8../../../../../../../../peripheral/bfm/rtl/verilog/code/error/ahb3/peripheral_error_ahb3.sv
Z25 F../../../../../../../../peripheral/bfm/rtl/verilog/code/error/ahb3/peripheral_error_ahb3.sv
!i122 0
L0 42 60
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xperipheral_error_ahb3_sv_unit
R1
R2
R3
VEc=7KDNb`:k@omIlAd@5E1
r1
!s85 0
!i10b 1
!s100 UM70F>kXOogdeKdci9n5A2
IEc=7KDNb`:k@omIlAd@5E1
!i103 1
S1
R0
R23
R24
R25
!i122 0
Z26 L0 40 0
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_error_apb4
R1
R3
!i10b 1
!s100 HVka^Qd^^e]VGjWU[CnFX0
R16
IzmC^YoL2g6cBfZl<=QCIa3
S1
R0
R23
8../../../../../../../../peripheral/bfm/rtl/verilog/code/error/apb4/peripheral_error_apb4.sv
F../../../../../../../../peripheral/bfm/rtl/verilog/code/error/apb4/peripheral_error_apb4.sv
!i122 0
L0 40 31
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_gpio_ahb3
R1
R3
!i10b 1
!s100 0gX@WNYWbG@3^iPRR36D;3
R16
IhIgJ4c[n@SR2fg9_DI;a41
S1
R0
R5
8../../../../../../../../peripheral/gpio/rtl/verilog/code/peripheral/ahb3/peripheral_gpio_ahb3.sv
F../../../../../../../../peripheral/gpio/rtl/verilog/code/peripheral/ahb3/peripheral_gpio_ahb3.sv
!i122 0
L0 41 283
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_mux_apb4
R1
Z27 DXx4 work 19 peripheral_apb4_pkg 0 22 :6TRFWDh_U?]L9F<ZYA502
DXx4 work 27 peripheral_mux_apb4_sv_unit 0 22 4lb1Nj2c4Q`7^[`BDW9Ym3
R3
R4
r1
!s85 0
!i10b 1
!s100 VL3>L=;c5gD[0@]lF`nA]1
ITL[:b[fdhTO8X1BN8GoN?2
!s105 peripheral_mux_apb4_sv_unit
S1
R0
R23
Z28 8../../../../../../../../peripheral/bfm/rtl/verilog/code/mux/apb4/peripheral_mux_apb4.sv
Z29 F../../../../../../../../peripheral/bfm/rtl/verilog/code/mux/apb4/peripheral_mux_apb4.sv
!i122 0
L0 42 104
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xperipheral_mux_apb4_sv_unit
R1
R27
R3
V4lb1Nj2c4Q`7^[`BDW9Ym3
r1
!s85 0
!i10b 1
!s100 9bVjZiGzIMi;CD]IR_>zH1
I4lb1Nj2c4Q`7^[`BDW9Ym3
!i103 1
S1
R0
R23
R28
R29
!i122 0
R26
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_plic_ahb3
R1
R2
DXx4 work 28 peripheral_plic_ahb3_sv_unit 0 22 afQ@EnCzzN^[E3C1ZBDTm0
R3
R4
r1
!s85 0
!i10b 1
!s100 4zg6O7G2HQhbHn_OQbaQ72
I3YD4S5nT3G;V6Tf3_SHPg2
!s105 peripheral_plic_ahb3_sv_unit
S1
R0
R23
Z30 8../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/interface/ahb3/peripheral_plic_ahb3.sv
Z31 F../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/interface/ahb3/peripheral_plic_ahb3.sv
!i122 0
L0 42 249
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xperipheral_plic_ahb3_sv_unit
R1
R2
R3
VafQ@EnCzzN^[E3C1ZBDTm0
r1
!s85 0
!i10b 1
!s100 ZP5mFQA:bjSUXSifQDz0=3
IafQ@EnCzzN^[E3C1ZBDTm0
!i103 1
S1
R0
R23
R30
R31
!i122 0
R26
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_plic_apb4
R1
R3
!i10b 1
!s100 m9X15YSMjTK2GUPPYQV]K1
R16
I[07zb4W9FdE>=EWgFYW[l2
S1
R0
R23
8../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/interface/apb4/peripheral_plic_apb4.sv
F../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/interface/apb4/peripheral_plic_apb4.sv
!i122 0
L0 40 142
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_plic_cell
R1
R3
!i10b 1
!s100 KBhTnVdI9>3g3^0EY6]_32
R16
IhWa6CV09Bh1U9?NK9_;7R3
S1
R0
R23
8../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_cell.sv
F../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_cell.sv
!i122 0
L0 40 46
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_plic_core
R1
R3
!i10b 1
!s100 JBUElFG:n:2OYoK[8Xi4S2
R16
I>6>54B4Bd^>lkW51Wm7912
S1
R0
R23
8../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_core.sv
F../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_core.sv
!i122 0
L0 40 126
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_plic_dynamic_registers
R1
R3
!i10b 1
!s100 H1jIWl]BekIPNeWdo6f>m2
R16
IN8JSdgRf`m:Rf[YU`H`YS3
S1
R0
w1741842585
8../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_dynamic_registers.sv
F../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_dynamic_registers.sv
!i122 0
L0 40 695
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_plic_gateway
R1
R3
!i10b 1
!s100 YeGK6l6CFb9:^YjNVnBmn0
R16
IRnCJ?[Fmb[Vj_DPdfHeV71
S1
R0
R23
8../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_gateway.sv
F../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_gateway.sv
!i122 0
L0 40 132
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_plic_priority_index
R1
R3
!i10b 1
!s100 U@I>>n3j5EZ]C^L2BSLDB2
R16
Ie0R6H:SGkE<VY`JaPi9kP3
S1
R0
R23
8../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_priority_index.sv
F../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_priority_index.sv
!i122 0
L0 40 66
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_plic_target
R1
R3
!i10b 1
!s100 RAlnZHTk<ZYRDQ9JVcFQT1
R16
I:1c=M4P[APdU;BHXe4Y0i0
S1
R0
R23
8../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_target.sv
F../../../../../../../../peripheral/bfm/rtl/verilog/code/plic/core/peripheral_plic_target.sv
!i122 0
L0 40 64
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_spram_1r1w
R1
R3
!i10b 1
!s100 GInXLTzfCf`g_Y6UliZnE2
R16
IlZcLBGjcQ;g=XOLn<;mR:0
S1
R0
Z32 w1741843278
8../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_1r1w.sv
F../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_1r1w.sv
!i122 0
L0 41 108
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_spram_1r1w_generic
R1
R3
!i10b 1
!s100 C2_>C=8oXZjn6K<d^IE9;3
R16
IE5>20?jZi^3JDP6TbFMnJ2
S1
R0
R32
8../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_1r1w_generic.sv
F../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_1r1w_generic.sv
!i122 0
Z33 L0 41 56
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_spram_ahb3
R1
R2
DXx4 work 29 peripheral_spram_ahb3_sv_unit 0 22 I1LYGfY^E6I@d_HKmkUO<1
R3
R4
r1
!s85 0
!i10b 1
!s100 bOg6TI0L]P]FXU:eK^AXR0
IIAAkUKzeVDCF03ILzf]L`2
!s105 peripheral_spram_ahb3_sv_unit
S1
R0
R32
Z34 8../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_ahb3.sv
Z35 F../../../../../../../../peripheral/spram/rtl/verilog/code/peripheral/ahb3/peripheral_spram_ahb3.sv
!i122 0
L0 43 186
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xperipheral_spram_ahb3_sv_unit
R1
R2
R3
VI1LYGfY^E6I@d_HKmkUO<1
r1
!s85 0
!i10b 1
!s100 z_g>QeNF0oGgW_W<Df8UL0
II1LYGfY^E6I@d_HKmkUO<1
!i103 1
S1
R0
R32
R34
R35
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_timer_ahb3
R1
R2
DXx4 work 29 peripheral_timer_ahb3_sv_unit 0 22 mb4ecFPg_L7fAP4zkYCJg1
R3
R4
r1
!s85 0
!i10b 1
!s100 LH?ODBSFnBA3XfE>PJRW31
Im5f=3VzO5Gk[0aCmXOifO3
!s105 peripheral_timer_ahb3_sv_unit
S1
R0
R23
Z36 8../../../../../../../../peripheral/bfm/rtl/verilog/code/timer/ahb3/peripheral_timer_ahb3.sv
Z37 F../../../../../../../../peripheral/bfm/rtl/verilog/code/timer/ahb3/peripheral_timer_ahb3.sv
!i122 0
L0 42 421
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xperipheral_timer_ahb3_sv_unit
R1
R2
R3
Vmb4ecFPg_L7fAP4zkYCJg1
r1
!s85 0
!i10b 1
!s100 @`EjAC8eD[H1@ci8OQCLk3
Imb4ecFPg_L7fAP4zkYCJg1
!i103 1
S1
R0
R23
R36
R37
!i122 0
R26
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_uart_ahb3
R1
R3
!i10b 1
!s100 @dAK9JSeWb]kR[k<`ZC7Q1
R16
IIfnnAZiXGc?z7>?2WFT=I0
S1
R0
R18
8../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_ahb3.sv
F../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_ahb3.sv
!i122 0
L0 41 286
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_uart_fifo
R1
R3
!i10b 1
!s100 _Q8m1=UzLDoVU]HKQULmd1
R16
IKmHAYG4CNiKLGd;>hkiT13
S1
R0
R18
8../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_fifo.sv
F../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_fifo.sv
!i122 0
L0 41 121
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_uart_interrupt
R1
R3
!i10b 1
!s100 XCoTY2fa2;7VoZ:99_J`T1
R16
I=TjfmgH8o?@PXe=OVJLQ41
S1
R0
R18
8../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_interrupt.sv
F../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_interrupt.sv
!i122 0
L0 41 95
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_uart_rx
R1
R3
!i10b 1
!s100 @jVBE[YgolK^_R7oSUc<S0
R16
I]mW6@OQT42XNo@GN5gJOM1
S1
R0
R18
8../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_rx.sv
F../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_rx.sv
!i122 0
L0 41 222
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vperipheral_uart_tx
R1
R3
!i10b 1
!s100 bN?BT_1BDCee[[S@l91L63
R16
I6IMo6;IDFK4m7]Mj>5T9:1
S1
R0
R18
8../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_tx.sv
F../../../../../../../../peripheral/uart/rtl/verilog/code/peripheral/ahb3/peripheral_uart_tx.sv
!i122 0
L0 41 178
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_ahb3
R1
R3
!i10b 1
!s100 KKRh7[Ug3g[YBjC6nImLi3
R16
IBA:YJWmI@B;>BkVbTTjJ=2
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_ahb3.sv
F../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_ahb3.sv
!i122 0
L0 41 445
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_alu
R1
Z38 DXx4 work 20 pu_riscv_verilog_pkg 0 22 <OImPRfKn1[LlRCG]@1J42
DXx4 work 20 pu_riscv_alu_sv_unit 0 22 ;129b]YDR:e84HW;VZ1]S1
R3
R4
r1
!s85 0
!i10b 1
!s100 M391LCJ:VWAn<Yj8KMda52
I78^KGjWL3EjH13KH]3Snn1
!s105 pu_riscv_alu_sv_unit
S1
R0
R17
Z39 8../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_alu.sv
Z40 F../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_alu.sv
!i122 0
L0 43 230
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_alu_sv_unit
R1
R38
R3
V;129b]YDR:e84HW;VZ1]S1
r1
!s85 0
!i10b 1
!s100 c:DIT@k8M5c1KGPMFMQXm0
I;129b]YDR:e84HW;VZ1]S1
!i103 1
S1
R0
R17
R39
R40
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_biu2ahb3
R1
Z41 DXx4 work 27 peripheral_ahb3_verilog_pkg 0 22 _[bWXIIO=M<1]GBcS:H530
Z42 DXx4 work 26 peripheral_biu_verilog_pkg 0 22 S]VbFX9<?NYJLVJfb9AfW3
DXx4 work 25 pu_riscv_biu2ahb3_sv_unit 0 22 YZjJS4Ue3GT=MR:OfelCE3
R3
R4
r1
!s85 0
!i10b 1
!s100 >TRW]9Dh3C3cDN9Z:^zbd3
I`^6Azf9_dB;[<bVkC4fG<1
!s105 pu_riscv_biu2ahb3_sv_unit
S1
R0
R17
Z43 8../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_biu2ahb3.sv
Z44 F../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_biu2ahb3.sv
!i122 0
L0 44 225
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_biu2ahb3_sv_unit
R1
R41
R42
R3
VYZjJS4Ue3GT=MR:OfelCE3
r1
!s85 0
!i10b 1
!s100 <[APl^VZ75beRaj=87=zF0
IYZjJS4Ue3GT=MR:OfelCE3
!i103 1
S1
R0
R17
R43
R44
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_bp
R1
R3
!i10b 1
!s100 J8LRo>i:[N>MY`;nEE9zF2
R16
IHK`59V3b46RBdZjYk@5^j3
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_bp.sv
F../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_bp.sv
!i122 0
L0 41 101
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_bu
R1
R38
DXx4 work 19 pu_riscv_bu_sv_unit 0 22 QZQ?M9]02N>DBE]E[I<L43
R3
R4
r1
!s85 0
!i10b 1
!s100 8g>CC@7_R_MgOf5kln4DS3
IeC9_1;Cm6;OMWb7H0Ai:R1
!s105 pu_riscv_bu_sv_unit
S1
R0
R17
Z45 8../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_bu.sv
Z46 F../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_bu.sv
!i122 0
L0 43 272
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_bu_sv_unit
R1
R38
R3
VQZQ?M9]02N>DBE]E[I<L43
r1
!s85 0
!i10b 1
!s100 UR]9eI:Y_MD5XG@N77DA93
IQZQ?M9]02N>DBE]E[I<L43
!i103 1
S1
R0
R17
R45
R46
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_core
R1
R3
!i10b 1
!s100 VUe@6c@g9mdW1cnIM:bEE3
R16
IdDGB;kGTB2DXoZY2zJ4i?2
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_core.sv
F../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_core.sv
!i122 0
L0 41 641
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_dcache_core
R1
R42
DXx4 work 28 pu_riscv_dcache_core_sv_unit 0 22 j@^X4:9<HlG=4eKmblPAd2
R3
R4
r1
!s85 0
!i10b 1
!s100 bH;NAGAP9>?SIUMR>Ua>S0
I]B=1OD[YX3`m<k]M64DGT3
!s105 pu_riscv_dcache_core_sv_unit
S1
R0
R17
Z47 8../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_dcache_core.sv
Z48 F../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_dcache_core.sv
!i122 0
L0 43 1002
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_dcache_core_sv_unit
R1
R42
R3
Vj@^X4:9<HlG=4eKmblPAd2
r1
!s85 0
!i10b 1
!s100 IF[co:`3[lN[ge;5^?FGP3
Ij@^X4:9<HlG=4eKmblPAd2
!i103 1
S1
R0
R17
R47
R48
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_dext
R1
R3
!i10b 1
!s100 9nT`oR03oBETIHDz1WkRj1
R16
I`bGKlYeIacRc0mL3`chhX1
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_dext.sv
F../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_dext.sv
!i122 0
L0 41 130
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_divider
R1
R38
DXx4 work 24 pu_riscv_divider_sv_unit 0 22 `k5ThBZ_K:<TLj@gW7<nV3
R3
R4
r1
!s85 0
!i10b 1
!s100 N>_B1k848cEeM7oPe?T]E3
IU@ek3X]aT2SH99=Tl36`U3
!s105 pu_riscv_divider_sv_unit
S1
R0
R17
Z49 8../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_divider.sv
Z50 F../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_divider.sv
!i122 0
L0 43 352
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_divider_sv_unit
R1
R38
R3
V`k5ThBZ_K:<TLj@gW7<nV3
r1
!s85 0
!i10b 1
!s100 BhYM^hG]HgZ_c5a8A<OZz2
I`k5ThBZ_K:<TLj@gW7<nV3
!i103 1
S1
R0
R17
R49
R50
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_dmem_ctrl
R1
R38
R42
DXx4 work 26 pu_riscv_dmem_ctrl_sv_unit 0 22 DC`jZg`]A7h0JPLO75ldn3
R3
R4
r1
!s85 0
!i10b 1
!s100 Wo]nNRQfQ[QoD=Y5W@5DR3
I]Yc<Y3lSFfLhY6XcULa?82
!s105 pu_riscv_dmem_ctrl_sv_unit
S1
R0
R17
Z51 8../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv
Z52 F../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv
!i122 0
L0 44 482
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_dmem_ctrl_sv_unit
R1
R38
R42
R3
VDC`jZg`]A7h0JPLO75ldn3
r1
!s85 0
!i10b 1
!s100 YPej[K9zmh;9Bkib@7?P_3
IDC`jZg`]A7h0JPLO75ldn3
!i103 1
S1
R0
R17
R51
R52
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_du
R1
R38
DXx4 work 19 pu_riscv_du_sv_unit 0 22 Qz:WCGK3HXVHUR42c4MF`1
R3
R4
r1
!s85 0
!i10b 1
!s100 l0Qi9R_Qoi_kChLE7@F3b3
IK<@>:Iien9km6mdoK4?>D3
!s105 pu_riscv_du_sv_unit
S1
R0
R17
Z53 8../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_du.sv
Z54 F../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_du.sv
!i122 0
L0 43 389
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_du_sv_unit
R1
R38
R3
VQz:WCGK3HXVHUR42c4MF`1
r1
!s85 0
!i10b 1
!s100 M_cNKZi?5:j0CJ1S4ISGJ3
IQz:WCGK3HXVHUR42c4MF`1
!i103 1
S1
R0
R17
R53
R54
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_execution
R1
R3
!i10b 1
!s100 `U37e?``mCVjKa97D:9MZ3
R16
IgK71aa^Toj<KI3kHQbcXZ2
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_execution.sv
F../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_execution.sv
!i122 0
L0 41 324
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_icache_core
R1
R42
DXx4 work 28 pu_riscv_icache_core_sv_unit 0 22 E3I_;ed]UMG>G:G7Tn?mF3
R3
R4
r1
!s85 0
!i10b 1
!s100 52bMTaAHK92aiKW87oDm:1
IDe:a1KJ7MM3;NSSDW1l]T3
!s105 pu_riscv_icache_core_sv_unit
S1
R0
R17
Z55 8../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_icache_core.sv
Z56 F../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_icache_core.sv
!i122 0
L0 43 718
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_icache_core_sv_unit
R1
R42
R3
VE3I_;ed]UMG>G:G7Tn?mF3
r1
!s85 0
!i10b 1
!s100 n5CLLYHM;NTWYC17nIzJi1
IE3I_;ed]UMG>G:G7Tn?mF3
!i103 1
S1
R0
R17
R55
R56
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_id
R1
R38
DXx4 work 19 pu_riscv_id_sv_unit 0 22 P[[ad2KFGOhS>F<44fVK_2
R3
R4
r1
!s85 0
!i10b 1
!s100 MeVIfnlD<aghN3h;ScG9n1
IBeWQ>PiW9hTFB`z6f4@Ko3
!s105 pu_riscv_id_sv_unit
S1
R0
R17
Z57 8../../../../../../../../pu/rtl/verilog/core/decode/pu_riscv_id.sv
Z58 F../../../../../../../../pu/rtl/verilog/core/decode/pu_riscv_id.sv
!i122 0
L0 43 936
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_id_sv_unit
R1
R38
R3
VP[[ad2KFGOhS>F<44fVK_2
r1
!s85 0
!i10b 1
!s100 DOR^zERX[L4L_4TmnV7EW2
IP[[ad2KFGOhS>F<44fVK_2
!i103 1
S1
R0
R17
R57
R58
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_if
R1
R38
DXx4 work 19 pu_riscv_if_sv_unit 0 22 MT?n`zXU^_j[@gfG]lnDI3
R3
R4
r1
!s85 0
!i10b 1
!s100 fQ9?D]P?:nV[GYTno26m13
IG65HM2D<`9`afIWMd594h0
!s105 pu_riscv_if_sv_unit
S1
R0
R17
Z59 8../../../../../../../../pu/rtl/verilog/core/fetch/pu_riscv_if.sv
Z60 F../../../../../../../../pu/rtl/verilog/core/fetch/pu_riscv_if.sv
!i122 0
L0 43 341
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_if_sv_unit
R1
R38
R3
VMT?n`zXU^_j[@gfG]lnDI3
r1
!s85 0
!i10b 1
!s100 XQoL6m[TS>kVR<g=Ke1YS1
IMT?n`zXU^_j[@gfG]lnDI3
!i103 1
S1
R0
R17
R59
R60
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_imem_ctrl
R1
R38
R42
DXx4 work 26 pu_riscv_imem_ctrl_sv_unit 0 22 [=^Jg7?jS]GRGBC4bO>5P3
R3
R4
r1
!s85 0
!i10b 1
!s100 1LO>U1zjQehH:hlnc:jIf3
IiZI`@;8C0K_DW;?VkzKc92
!s105 pu_riscv_imem_ctrl_sv_unit
S1
R0
R17
Z61 8../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv
Z62 F../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv
!i122 0
L0 44 569
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_imem_ctrl_sv_unit
R1
R38
R42
R3
V[=^Jg7?jS]GRGBC4bO>5P3
r1
!s85 0
!i10b 1
!s100 GM@gPLEXShFI7f^PC4XX12
I[=^Jg7?jS]GRGBC4bO>5P3
!i103 1
S1
R0
R17
R61
R62
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_lsu
R1
R38
R42
DXx4 work 20 pu_riscv_lsu_sv_unit 0 22 _M@=@C4PNB8]DjKG?jAN@1
R3
R4
r1
!s85 0
!i10b 1
!s100 nb1QBCQ2:Y5fmZR6KC9Q<0
IVNk7Wa>Nd8WF5XAi4bG:h3
!s105 pu_riscv_lsu_sv_unit
S1
R0
R17
Z63 8../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_lsu.sv
Z64 F../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_lsu.sv
!i122 0
L0 44 265
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_lsu_sv_unit
R1
R38
R42
R3
V_M@=@C4PNB8]DjKG?jAN@1
r1
!s85 0
!i10b 1
!s100 ld6@Ef>7QTZ[VJ]b@668Y1
I_M@=@C4PNB8]DjKG?jAN@1
!i103 1
S1
R0
R17
R63
R64
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_membuf
R1
R3
!i10b 1
!s100 G9<629PW1G9M1cimWNWfX2
R16
IR>4A<5B5AHPC^_ZW<bFkF1
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_membuf.sv
F../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_membuf.sv
!i122 0
L0 41 85
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_memmisaligned
R1
R42
DXx4 work 30 pu_riscv_memmisaligned_sv_unit 0 22 @KWV2Yz?ke9ecBmihniKQ0
R3
R4
r1
!s85 0
!i10b 1
!s100 FWHZ1`9JcVPA86;g8@DH82
Im1=`h^KadJ@EUlzNWSPAU1
!s105 pu_riscv_memmisaligned_sv_unit
S1
R0
R17
Z65 8../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv
Z66 F../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv
!i122 0
L0 43 44
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_memmisaligned_sv_unit
R1
R42
R3
V@KWV2Yz?ke9ecBmihniKQ0
r1
!s85 0
!i10b 1
!s100 Ra?X5?B5JezinoVS7IdgT2
I@KWV2Yz?ke9ecBmihniKQ0
!i103 1
S1
R0
R17
R65
R66
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_memory
R1
R3
!i10b 1
!s100 =KBYXT9HHbTfi0:G<Z]FN1
R16
IAFga=OXeYkacN<FInjcMU0
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_memory.sv
F../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_memory.sv
!i122 0
L0 41 88
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_mmu
R1
R3
!i10b 1
!s100 BgaA30IL0[Hh4z:LX0UCA1
R16
IFIF@=eSZeHBa48El7nGUN2
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_mmu.sv
F../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_mmu.sv
!i122 0
L0 41 73
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_module_ahb3
R1
R3
!i10b 1
!s100 Qm2z[H43lBJZF8l0P[<0;3
R16
IZR_][_;YFA:l;8H:jMA>R2
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_module_ahb3.sv
F../../../../../../../../pu/rtl/verilog/module/ahb3/pu_riscv_module_ahb3.sv
!i122 0
L0 41 215
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_multiplier
R1
R38
DXx4 work 27 pu_riscv_multiplier_sv_unit 0 22 G3XY][ifZ?R4LL?NZFb0b0
R3
R4
r1
!s85 0
!i10b 1
!s100 6eVXL4NLO>EUna[MXQOJP0
IWTOJYSQ_i1_^V9B3XF6CT2
!s105 pu_riscv_multiplier_sv_unit
S1
R0
R17
Z67 8../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_multiplier.sv
Z68 F../../../../../../../../pu/rtl/verilog/core/execute/pu_riscv_multiplier.sv
!i122 0
L0 43 299
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_multiplier_sv_unit
R1
R38
R3
VG3XY][ifZ?R4LL?NZFb0b0
r1
!s85 0
!i10b 1
!s100 3b56Lclb5o9afmn@@HfFn1
IG3XY][ifZ?R4LL?NZFb0b0
!i103 1
S1
R0
R17
R67
R68
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_mux
R1
R42
DXx4 work 20 pu_riscv_mux_sv_unit 0 22 Na6Cf`P[6iQIKf8=IYjdI2
R3
R4
r1
!s85 0
!i10b 1
!s100 P8Q5o;J9YDS_^Kf:[F@QS1
IAD9I_V66bK[HKLfimJ`al2
!s105 pu_riscv_mux_sv_unit
S1
R0
R17
Z69 8../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_mux.sv
Z70 F../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_mux.sv
!i122 0
L0 43 208
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_mux_sv_unit
R1
R42
R3
VNa6Cf`P[6iQIKf8=IYjdI2
r1
!s85 0
!i10b 1
!s100 LZLX1S?@Q0^8oHXGNLF4[0
INa6Cf`P[6iQIKf8=IYjdI2
!i103 1
S1
R0
R17
R69
R70
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_noicache_core
R1
R42
DXx4 work 30 pu_riscv_noicache_core_sv_unit 0 22 ]59e`;1Pg`:;kFAV<1ZnG2
R3
R4
r1
!s85 0
!i10b 1
!s100 Mc^]48=i73PEM;6Y[JKFh1
I8[j6=QA;6MF[BBU90lj4b2
!s105 pu_riscv_noicache_core_sv_unit
S1
R0
R17
Z71 8../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_noicache_core.sv
Z72 F../../../../../../../../pu/rtl/verilog/core/cache/pu_riscv_noicache_core.sv
!i122 0
L0 43 227
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_noicache_core_sv_unit
R1
R42
R3
V]59e`;1Pg`:;kFAV<1ZnG2
r1
!s85 0
!i10b 1
!s100 Ndi46JQ>G=Za2?DT@f9<l0
I]59e`;1Pg`:;kFAV<1ZnG2
!i103 1
S1
R0
R17
R71
R72
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_pmachk
R1
R38
R42
DXx4 work 23 pu_riscv_pmachk_sv_unit 0 22 9>k::U6`L^8g9[6n@^K9d1
R3
R4
r1
!s85 0
!i10b 1
!s100 0EO7?iog:2KV[jj:5M`7V2
ICdP0QFli@]_TQNa4UKFU52
!s105 pu_riscv_pmachk_sv_unit
S1
R0
R17
Z73 8../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_pmachk.sv
Z74 F../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_pmachk.sv
!i122 0
L0 44 252
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_pmachk_sv_unit
R1
R38
R42
R3
V9>k::U6`L^8g9[6n@^K9d1
r1
!s85 0
!i10b 1
!s100 >`i6eW_5hR`[Uec0O5>hf1
I9>k::U6`L^8g9[6n@^K9d1
!i103 1
S1
R0
R17
R73
R74
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_pmpchk
R1
R38
R42
DXx4 work 23 pu_riscv_pmpchk_sv_unit 0 22 V]bgSC=zMUbIe_JKgMQaJ0
R3
R4
r1
!s85 0
!i10b 1
!s100 ]hJ23Womc[__Wlf3R2U]i2
I<80Eco1iJJa`<MOJ6gFcb1
!s105 pu_riscv_pmpchk_sv_unit
S1
R0
R17
Z75 8../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_pmpchk.sv
Z76 F../../../../../../../../pu/rtl/verilog/core/memory/pu_riscv_pmpchk.sv
!i122 0
L0 44 228
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_pmpchk_sv_unit
R1
R38
R42
R3
VV]bgSC=zMUbIe_JKgMQaJ0
r1
!s85 0
!i10b 1
!s100 =k=@mLN=8c2A?J3nYmIKI0
IV]bgSC=zMUbIe_JKgMQaJ0
!i103 1
S1
R0
R17
R75
R76
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_ram_1r1w
R1
R3
!i10b 1
!s100 3:EmK<IEL0aW_I3Ub>KJ40
R16
Iac>=9XAnQ1FV4WO3d3c0I1
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1r1w.sv
F../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1r1w.sv
!i122 0
L0 41 109
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_ram_1r1w_generic
R1
R3
!i10b 1
!s100 mMzRD?jlR5LM[?i:4<;XO0
R16
IPK?WKoofJPjkC;?c;U:0G0
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv
F../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv
!i122 0
R33
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_ram_1rw
R1
R3
!i10b 1
!s100 9Rz@;UlhlIzAgiKmoolj71
R16
IY40XYKn96jh]N4k]S2Ql10
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1rw.sv
F../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1rw.sv
!i122 0
L0 41 60
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_ram_1rw_generic
R1
R3
!i10b 1
!s100 gkzz7EL@IGOUB]M8ZQDJ^2
R16
IW6I3]`IWRb;4I049cR_]l1
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv
F../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv
!i122 0
L0 41 52
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_ram_queue
R1
R3
!i10b 1
!s100 [J3:cLkoS_idE]8TQ`L2?0
R16
I1h<fGc[Y8697]GU7>MXzR3
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_queue.sv
F../../../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_queue.sv
!i122 0
L0 41 198
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_rf
R1
R3
!i10b 1
!s100 CEX;B9e4aKQFze[TmTCIl0
R16
IcjiRmNTKC2XgKAkYf>I3g2
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_rf.sv
F../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_rf.sv
!i122 0
L0 41 90
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_slaves_32b_apb4
R1
R3
!i10b 1
!s100 fhOS5?DmH?7:cE[ODJQ@^3
R16
I<]HRF_44h=LR=b`H[?nHf0
S1
R0
R21
8../../../../../../../../rtl/verilog/soc/standard/pu/pu_riscv_slaves_32b_apb4.sv
F../../../../../../../../rtl/verilog/soc/standard/pu/pu_riscv_slaves_32b_apb4.sv
!i122 0
L0 46 239
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_slaves_8b_apb4
R1
R3
!i10b 1
!s100 aD5F97V6[ZKf3WGZ:YcFc3
R16
I_Zz2ETDYK[dUPQMa6XLld3
S1
R0
R21
8../../../../../../../../rtl/verilog/soc/standard/pu/pu_riscv_slaves_8b_apb4.sv
F../../../../../../../../rtl/verilog/soc/standard/pu/pu_riscv_slaves_8b_apb4.sv
!i122 0
L0 49 322
R4
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_state
R1
R38
DXx4 work 22 pu_riscv_state_sv_unit 0 22 WPHZBkT;mOzjj@YK`]L=00
R3
R4
r1
!s85 0
!i10b 1
!s100 8IR@CDQ;gSNd;?A^cLU<L1
IC07GLl^MFVz7E=`d9k@P]3
!s105 pu_riscv_state_sv_unit
S1
R0
R17
Z77 8../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_state.sv
Z78 F../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_state.sv
!i122 0
L0 43 1388
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_state_sv_unit
R1
R38
R3
VWPHZBkT;mOzjj@YK`]L=00
r1
!s85 0
!i10b 1
!s100 MK8^V;nZO6i:J4SKa]^FQ2
IWPHZBkT;mOzjj@YK`]L=00
!i103 1
S1
R0
R17
R77
R78
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_system_ahb3
R1
R41
R38
DXx4 work 28 pu_riscv_system_ahb3_sv_unit 0 22 iN5hGT_K>:YFeK[7l]@V03
R3
R4
r1
!s85 0
!i10b 1
!s100 3C3QSgMzBgW4knnlUY1If0
I:6Oia]Q?2B_8?_c<e7jgN1
!s105 pu_riscv_system_ahb3_sv_unit
S1
R0
Z79 w1741842038
Z80 8../../../../../../../../rtl/verilog/soc/standard/pu/pu_riscv_system_ahb3.sv
Z81 F../../../../../../../../rtl/verilog/soc/standard/pu/pu_riscv_system_ahb3.sv
!i122 0
L0 45 359
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_system_ahb3_sv_unit
R1
R41
R38
R3
ViN5hGT_K>:YFeK[7l]@V03
r1
!s85 0
!i10b 1
!s100 @n`MWG[>^XfeFOj8zL8j`0
IiN5hGT_K>:YFeK[7l]@V03
!i103 1
S1
R0
R79
R80
R81
!i122 0
Z82 L0 42 0
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_verilog_pkg
R1
R3
!i10b 1
!s100 z^]SY[In_hb^zh@0[g`NY1
R16
I<OImPRfKn1[LlRCG]@1J42
S1
R0
R17
8../../../../../../../../pu/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv
F../../../../../../../../pu/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv
!i122 0
R14
V<OImPRfKn1[LlRCG]@1J42
R8
r1
!s85 0
31
R9
R15
R10
!i113 1
R11
R12
R13
vpu_riscv_writeback
R1
R38
R42
DXx4 work 26 pu_riscv_writeback_sv_unit 0 22 I5Rbo>EC;I2C:]]KldRgd2
R3
R4
r1
!s85 0
!i10b 1
!s100 lAg[;680R[@S^6]9O_@4@2
ILCD<`I_gfL28zX7nQERX]3
!s105 pu_riscv_writeback_sv_unit
S1
R0
R17
Z83 8../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_writeback.sv
Z84 F../../../../../../../../pu/rtl/verilog/core/main/pu_riscv_writeback.sv
!i122 0
L0 44 227
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xpu_riscv_writeback_sv_unit
R1
R38
R42
R3
VI5Rbo>EC;I2C:]]KldRgd2
r1
!s85 0
!i10b 1
!s100 G3nN]Ll3^eEPe0]mEZeiH1
II5Rbo>EC;I2C:]]KldRgd2
!i103 1
S1
R0
R17
R83
R84
!i122 0
R14
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
vsoc_riscv_ahb3
R1
!i10b 1
!s100 OS7^BOo?OT6E<^KgMYJ413
ISUFRJ@X4XZ[B51Ph6P:6[0
!s105 soc_riscv_ahb3_sv_unit
S1
R0
Z85 w1741842824
Z86 8../../../../../../../../rtl/verilog/soc/standard/top/soc_riscv_ahb3.sv
Z87 F../../../../../../../../rtl/verilog/soc/standard/top/soc_riscv_ahb3.sv
!i122 0
L0 45 1045
R4
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
Xsoc_riscv_ahb3_sv_unit
R1
R41
R38
R3
VG?BZ_l84=zhhNbS0HJUW92
r1
!s85 0
!i10b 1
!s100 TF8Bh23e]n4F[H:BcYol<0
IG?BZ_l84=zhhNbS0HJUW92
!i103 1
S1
R0
R85
R86
R87
!i122 0
R82
R8
31
R9
R15
R10
!i113 1
R11
R12
R13
