INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/workspace/VeSPAwPipeline/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'BUS_WIDTH' [/home/andre/workspace/VeSPAwPipeline/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'BUS_MSB' [/home/andre/workspace/VeSPAwPipeline/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/workspace/VeSPAwPipeline/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/sim/CodeMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CodeMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/workspace/VeSPAwPipeline/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/workspace/VeSPAwPipeline/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/workspace/VeSPAwPipeline/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/workspace/VeSPAwPipeline/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/FetchDecodeReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/workspace/VeSPAwPipeline/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/workspace/VeSPAwPipeline/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/workspace/VeSPAwPipeline/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/workspace/VeSPAwPipeline/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
