Timing Analyzer report for uk101
Sun Apr 28 11:59:45 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'clk'
 15. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'clk'
 19. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 0C Model Setup: 'clk'
 34. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Hold: 'clk'
 38. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 40. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 42. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 51. Fast 1200mV 0C Model Setup: 'clk'
 52. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 55. Fast 1200mV 0C Model Hold: 'clk'
 56. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 58. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 59. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 60. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Recovery Transfers
 71. Removal Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths Summary
 75. Clock Status Summary
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. Unconstrained Input Ports
 79. Unconstrained Output Ports
 80. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uk101                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.047   ; 25.61 MHz ; 0.000 ; 19.523  ; 50.00      ; 41        ; 21          ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+-----------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-----------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 32.87 MHz ; 32.87 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 87.87 MHz ; 87.87 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 90.68 MHz ; 90.68 MHz       ; pll|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 312.4 MHz ; 250.0 MHz       ; clk                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -7.711 ; -7.711        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.854 ; -1.621        ;
; clk                                             ; 4.684  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 6.075  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.118 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.394 ; 0.000         ;
; clk                                             ; 0.465 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.525 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.545 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 16.928 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.087 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.209 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.693   ; 0.000         ;
; clk                                             ; 9.741   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.241  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.621 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -7.711 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.540     ; 8.112      ;
; -7.569 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.540     ; 7.970      ;
; -7.454 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.540     ; 7.855      ;
; -7.384 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.540     ; 7.785      ;
; -7.344 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.540     ; 7.745      ;
; -7.306 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.540     ; 7.707      ;
; -3.418 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.540     ; 3.819      ;
; -3.162 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.540     ; 3.563      ;
; 27.667 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.074     ; 11.307     ;
; 27.804 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.074     ; 11.170     ;
; 28.286 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 10.680     ;
; 28.365 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.074     ; 10.609     ;
; 28.452 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 10.514     ;
; 29.076 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 9.890      ;
; 33.039 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.920      ;
; 33.039 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.920      ;
; 33.039 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.920      ;
; 33.039 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.920      ;
; 33.039 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.920      ;
; 33.039 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.920      ;
; 33.039 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.920      ;
; 33.039 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.920      ;
; 33.039 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.920      ;
; 33.039 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.920      ;
; 33.139 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.820      ;
; 33.139 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.820      ;
; 33.139 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.820      ;
; 33.139 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.820      ;
; 33.139 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.820      ;
; 33.139 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.820      ;
; 33.139 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.820      ;
; 33.139 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.820      ;
; 33.139 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.820      ;
; 33.139 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.820      ;
; 33.171 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.788      ;
; 33.171 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.788      ;
; 33.171 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.788      ;
; 33.171 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.788      ;
; 33.171 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.788      ;
; 33.171 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.788      ;
; 33.171 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.788      ;
; 33.171 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.788      ;
; 33.171 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.788      ;
; 33.171 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.788      ;
; 33.503 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.456      ;
; 33.503 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.456      ;
; 33.503 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.456      ;
; 33.503 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.456      ;
; 33.503 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.456      ;
; 33.503 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.456      ;
; 33.503 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.456      ;
; 33.503 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.456      ;
; 33.503 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.456      ;
; 33.503 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.089     ; 5.456      ;
; 33.867 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.099      ;
; 33.867 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.099      ;
; 33.867 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.099      ;
; 33.867 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.099      ;
; 33.867 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.099      ;
; 33.867 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.099      ;
; 33.867 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.099      ;
; 33.867 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.099      ;
; 33.867 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.099      ;
; 33.867 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.099      ;
; 33.961 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.005      ;
; 33.961 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.005      ;
; 33.961 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.005      ;
; 33.961 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.005      ;
; 33.961 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.005      ;
; 33.961 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.005      ;
; 33.961 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.005      ;
; 33.961 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.005      ;
; 33.961 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.005      ;
; 33.961 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 5.005      ;
; 33.995 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.971      ;
; 33.995 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.971      ;
; 33.995 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.971      ;
; 33.995 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.971      ;
; 33.995 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.971      ;
; 33.995 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.971      ;
; 33.995 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.971      ;
; 33.995 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.971      ;
; 33.995 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.971      ;
; 33.995 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.971      ;
; 34.242 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.724      ;
; 34.242 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.724      ;
; 34.242 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.724      ;
; 34.242 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.724      ;
; 34.242 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.724      ;
; 34.242 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.724      ;
; 34.242 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.724      ;
; 34.242 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.724      ;
; 34.242 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.724      ;
; 34.242 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.724      ;
; 34.541 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.425      ;
; 34.602 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.364      ;
; 34.991 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.976      ;
; 34.991 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.976      ;
; 34.991 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.976      ;
; 34.991 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.976      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.854 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.224      ; 2.079      ;
; -0.820 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.224      ; 2.045      ;
; -0.820 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.224      ; 2.045      ;
; -0.820 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.224      ; 2.045      ;
; -0.806 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 2.039      ;
; -0.796 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 2.029      ;
; -0.779 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 2.012      ;
; -0.779 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 2.012      ;
; -0.775 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.224      ; 2.000      ;
; -0.767 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 2.000      ;
; -0.766 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 1.999      ;
; -0.761 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 1.994      ;
; -0.755 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 1.988      ;
; -0.753 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.224      ; 1.978      ;
; -0.752 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 1.985      ;
; -0.750 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.224      ; 1.975      ;
; -0.749 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.224      ; 1.974      ;
; -0.749 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 1.982      ;
; -0.728 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.224      ; 1.953      ;
; -0.699 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.224      ; 1.924      ;
; -0.679 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.224      ; 1.904      ;
; -0.677 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.224      ; 1.902      ;
; 7.661  ; T65:u1|IR[4]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 12.186     ;
; 8.097  ; T65:u1|MCycle[1]                                                                                                 ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.159     ; 11.745     ;
; 8.426  ; T65:u1|MCycle[0]                                                                                                 ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.159     ; 11.416     ;
; 8.632  ; T65:u1|MCycle[2]                                                                                                 ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.159     ; 11.210     ;
; 8.671  ; T65:u1|IR[0]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 11.176     ;
; 8.793  ; T65:u1|IR[2]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 11.054     ;
; 8.972  ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 10.836     ;
; 8.972  ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 10.532     ;
; 9.106  ; T65:u1|DL[0]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.155     ; 10.740     ;
; 9.204  ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 10.605     ;
; 9.340  ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 10.471     ;
; 9.361  ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 10.447     ;
; 9.448  ; R9b:u3c|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.501     ; 10.052     ;
; 9.458  ; T65:u1|PC[1]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.155     ; 10.388     ;
; 9.474  ; T65:u1|IR[3]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 10.373     ;
; 9.482  ; T65:u1|DL[1]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.155     ; 10.364     ;
; 9.559  ; T65:u1|PC[0]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.155     ; 10.287     ;
; 9.593  ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 10.216     ;
; 9.594  ; R9b:u3c|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.486     ; 9.921      ;
; 9.618  ; T65:u1|BAH[3]                                                                                                    ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 10.191     ;
; 9.727  ; T65:u1|PC[11]                                                                                                    ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 10.084     ;
; 9.729  ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 10.082     ;
; 9.755  ; T65:u1|IR[1]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 10.092     ;
; 9.840  ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[6]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 9.985      ;
; 9.887  ; T65:u1|IR[4]                                                                                                     ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.240      ; 10.401     ;
; 9.919  ; T65:u1|IR[4]                                                                                                     ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.240      ; 10.369     ;
; 9.925  ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 9.883      ;
; 9.943  ; T65:u1|DL[2]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.155     ; 9.903      ;
; 9.962  ; T65:u1|BAH[3]                                                                                                    ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 9.847      ;
; 9.987  ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 10.300     ;
; 9.988  ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 10.294     ;
; 9.988  ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 9.837      ;
; 10.013 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 9.795      ;
; 10.029 ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.496     ; 9.476      ;
; 10.046 ; T65:u1|Set_Addr_To_r[1]                                                                                          ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 9.762      ;
; 10.060 ; T65:u1|PC[4]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 9.785      ;
; 10.071 ; T65:u1|PC[11]                                                                                                    ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 9.740      ;
; 10.072 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[6]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 9.754      ;
; 10.107 ; T65:u1|DL[4]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.155     ; 9.739      ;
; 10.126 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[4]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 9.682      ;
; 10.153 ; T65:u1|DL[3]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.155     ; 9.693      ;
; 10.157 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 9.652      ;
; 10.163 ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.501     ; 9.337      ;
; 10.195 ; T65:u1|PC[2]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.155     ; 9.651      ;
; 10.208 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[6]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 9.620      ;
; 10.219 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.245      ; 10.074     ;
; 10.219 ; T65:u1|Set_Addr_To_r[1]                                                                                          ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.193     ; 9.589      ;
; 10.220 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 9.606      ;
; 10.239 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.244      ; 10.053     ;
; 10.241 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.241      ; 10.048     ;
; 10.244 ; T65:u1|BAH[3]                                                                                                    ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 9.582      ;
; 10.245 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 9.564      ;
; 10.265 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 10.022     ;
; 10.293 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 9.518      ;
; 10.302 ; T65:u1|PC[3]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.155     ; 9.544      ;
; 10.323 ; T65:u1|IR[4]                                                                                                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 9.964      ;
; 10.323 ; T65:u1|MCycle[1]                                                                                                 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.235      ; 9.960      ;
; 10.330 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|rambit0datain[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 9.477      ;
; 10.330 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|rambit0datain[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 9.477      ;
; 10.330 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|rambit3datain[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 9.477      ;
; 10.330 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|rambit7datain[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 9.477      ;
; 10.330 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|rambit2datain[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 9.477      ;
; 10.347 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.240      ; 9.941      ;
; 10.353 ; T65:u1|PC[11]                                                                                                    ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 9.475      ;
; 10.355 ; T65:u1|MCycle[1]                                                                                                 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.235      ; 9.928      ;
; 10.356 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 9.472      ;
; 10.358 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[4]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 9.451      ;
; 10.381 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 9.430      ;
; 10.400 ; R9b:u3c|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[6]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.474     ; 9.127      ;
; 10.423 ; T65:u1|MCycle[1]                                                                                                 ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.859      ;
; 10.424 ; T65:u1|MCycle[1]                                                                                                 ; R9b:u3c|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 9.853      ;
; 10.435 ; T65:u1|BAH[3]                                                                                                    ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 9.374      ;
; 10.442 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.244      ; 9.850      ;
; 10.475 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|rambit6datain[8]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 9.344      ;
; 10.478 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit0datain[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 9.332      ;
; 10.478 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit0datain[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 9.332      ;
; 10.478 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit3datain[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 9.332      ;
; 10.478 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit7datain[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 9.332      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                               ;
+-------+-------------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 4.684 ; T65:u1|IR[4]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 17.403     ;
; 4.684 ; T65:u1|IR[4]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 17.403     ;
; 4.684 ; T65:u1|IR[4]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 17.403     ;
; 4.684 ; T65:u1|IR[4]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 17.403     ;
; 5.120 ; T65:u1|MCycle[1]        ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.161      ; 16.962     ;
; 5.120 ; T65:u1|MCycle[1]        ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.161      ; 16.962     ;
; 5.120 ; T65:u1|MCycle[1]        ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.161      ; 16.962     ;
; 5.120 ; T65:u1|MCycle[1]        ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.161      ; 16.962     ;
; 5.449 ; T65:u1|MCycle[0]        ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.161      ; 16.633     ;
; 5.449 ; T65:u1|MCycle[0]        ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.161      ; 16.633     ;
; 5.449 ; T65:u1|MCycle[0]        ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.161      ; 16.633     ;
; 5.449 ; T65:u1|MCycle[0]        ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.161      ; 16.633     ;
; 5.655 ; T65:u1|MCycle[2]        ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.161      ; 16.427     ;
; 5.655 ; T65:u1|MCycle[2]        ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.161      ; 16.427     ;
; 5.655 ; T65:u1|MCycle[2]        ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.161      ; 16.427     ;
; 5.655 ; T65:u1|MCycle[2]        ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.161      ; 16.427     ;
; 5.694 ; T65:u1|IR[0]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 16.393     ;
; 5.694 ; T65:u1|IR[0]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 16.393     ;
; 5.694 ; T65:u1|IR[0]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 16.393     ;
; 5.694 ; T65:u1|IR[0]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 16.393     ;
; 5.816 ; T65:u1|IR[2]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 16.271     ;
; 5.816 ; T65:u1|IR[2]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 16.271     ;
; 5.816 ; T65:u1|IR[2]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 16.271     ;
; 5.816 ; T65:u1|IR[2]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 16.271     ;
; 6.129 ; T65:u1|DL[0]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.957     ;
; 6.129 ; T65:u1|DL[0]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.957     ;
; 6.129 ; T65:u1|DL[0]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.957     ;
; 6.129 ; T65:u1|DL[0]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.957     ;
; 6.497 ; T65:u1|IR[3]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 15.590     ;
; 6.497 ; T65:u1|IR[3]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 15.590     ;
; 6.497 ; T65:u1|IR[3]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 15.590     ;
; 6.497 ; T65:u1|IR[3]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 15.590     ;
; 6.582 ; T65:u1|PC[0]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.504     ;
; 6.582 ; T65:u1|PC[0]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.504     ;
; 6.582 ; T65:u1|PC[0]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.504     ;
; 6.582 ; T65:u1|PC[0]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.504     ;
; 6.778 ; T65:u1|IR[1]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 15.309     ;
; 6.778 ; T65:u1|IR[1]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 15.309     ;
; 6.778 ; T65:u1|IR[1]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 15.309     ;
; 6.778 ; T65:u1|IR[1]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 15.309     ;
; 6.973 ; T65:u1|PC[1]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.113     ;
; 6.973 ; T65:u1|PC[1]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.113     ;
; 6.973 ; T65:u1|PC[1]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.113     ;
; 6.973 ; T65:u1|PC[1]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.113     ;
; 6.997 ; T65:u1|DL[1]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.089     ;
; 6.997 ; T65:u1|DL[1]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.089     ;
; 6.997 ; T65:u1|DL[1]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.089     ;
; 6.997 ; T65:u1|DL[1]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 15.089     ;
; 7.855 ; T65:u1|DL[3]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.231     ;
; 7.855 ; T65:u1|DL[3]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.231     ;
; 7.855 ; T65:u1|DL[3]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.231     ;
; 7.855 ; T65:u1|DL[3]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.231     ;
; 7.910 ; T65:u1|DL[2]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.176     ;
; 7.910 ; T65:u1|DL[2]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.176     ;
; 7.910 ; T65:u1|DL[2]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.176     ;
; 7.910 ; T65:u1|DL[2]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.176     ;
; 7.955 ; T65:u1|PC[5]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 14.130     ;
; 7.955 ; T65:u1|PC[5]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 14.130     ;
; 7.955 ; T65:u1|PC[5]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 14.130     ;
; 7.955 ; T65:u1|PC[5]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 14.130     ;
; 7.969 ; T65:u1|DL[5]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.117     ;
; 7.969 ; T65:u1|DL[5]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.117     ;
; 7.969 ; T65:u1|DL[5]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.117     ;
; 7.969 ; T65:u1|DL[5]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.117     ;
; 8.004 ; T65:u1|PC[3]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.082     ;
; 8.004 ; T65:u1|PC[3]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.082     ;
; 8.004 ; T65:u1|PC[3]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.082     ;
; 8.004 ; T65:u1|PC[3]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.082     ;
; 8.039 ; T65:u1|PC[4]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 14.046     ;
; 8.039 ; T65:u1|PC[4]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 14.046     ;
; 8.039 ; T65:u1|PC[4]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 14.046     ;
; 8.039 ; T65:u1|PC[4]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 14.046     ;
; 8.069 ; T65:u1|DL[4]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.017     ;
; 8.069 ; T65:u1|DL[4]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.017     ;
; 8.069 ; T65:u1|DL[4]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.017     ;
; 8.069 ; T65:u1|DL[4]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.017     ;
; 8.102 ; T65:u1|PC[2]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.984     ;
; 8.102 ; T65:u1|PC[2]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.984     ;
; 8.102 ; T65:u1|PC[2]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.984     ;
; 8.102 ; T65:u1|PC[2]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.984     ;
; 8.359 ; T65:u1|PC[6]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 13.726     ;
; 8.359 ; T65:u1|PC[6]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 13.726     ;
; 8.359 ; T65:u1|PC[6]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 13.726     ;
; 8.359 ; T65:u1|PC[6]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 13.726     ;
; 8.744 ; T65:u1|DL[6]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.342     ;
; 8.744 ; T65:u1|DL[6]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.342     ;
; 8.744 ; T65:u1|DL[6]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.342     ;
; 8.744 ; T65:u1|DL[6]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.342     ;
; 9.140 ; T65:u1|S[1]             ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.151      ; 12.932     ;
; 9.140 ; T65:u1|S[1]             ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.151      ; 12.932     ;
; 9.140 ; T65:u1|S[1]             ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.151      ; 12.932     ;
; 9.140 ; T65:u1|S[1]             ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.151      ; 12.932     ;
; 9.182 ; T65:u1|Set_Addr_To_r[0] ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.151      ; 12.890     ;
; 9.182 ; T65:u1|Set_Addr_To_r[0] ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.151      ; 12.890     ;
; 9.182 ; T65:u1|Set_Addr_To_r[0] ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.151      ; 12.890     ;
; 9.182 ; T65:u1|Set_Addr_To_r[0] ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.151      ; 12.890     ;
; 9.250 ; T65:u1|Set_Addr_To_r[1] ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.151      ; 12.822     ;
; 9.250 ; T65:u1|Set_Addr_To_r[1] ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.151      ; 12.822     ;
; 9.250 ; T65:u1|Set_Addr_To_r[1] ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.151      ; 12.822     ;
; 9.250 ; T65:u1|Set_Addr_To_r[1] ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.151      ; 12.822     ;
+-------+-------------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 6.075 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 13.347     ;
; 6.108 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.587     ; 13.306     ;
; 6.323 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.587     ; 13.091     ;
; 6.371 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 13.077     ;
; 6.449 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.999     ;
; 6.502 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 12.920     ;
; 6.529 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 12.881     ;
; 6.535 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.587     ; 12.879     ;
; 6.577 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 12.845     ;
; 6.586 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.862     ;
; 6.610 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.587     ; 12.804     ;
; 6.631 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 12.791     ;
; 6.664 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.784     ;
; 6.709 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.739     ;
; 6.744 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 13.086     ;
; 6.744 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 12.666     ;
; 6.798 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.650     ;
; 6.836 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.580     ; 12.585     ;
; 6.850 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 12.967     ;
; 6.869 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.588     ; 12.544     ;
; 6.873 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.575     ;
; 6.877 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 12.941     ;
; 6.934 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.514     ;
; 6.951 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.497     ;
; 6.956 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 12.454     ;
; 6.959 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.871     ;
; 6.996 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.834     ;
; 7.031 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 12.379     ;
; 7.065 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 12.752     ;
; 7.092 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 12.726     ;
; 7.108 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.587     ; 12.306     ;
; 7.115 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.333     ;
; 7.117 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.554     ; 12.330     ;
; 7.132 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.554     ; 12.315     ;
; 7.138 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 12.680     ;
; 7.149 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.299     ;
; 7.171 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.659     ;
; 7.183 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.265     ;
; 7.211 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.619     ;
; 7.246 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.584     ;
; 7.253 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 12.169     ;
; 7.277 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 12.540     ;
; 7.282 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.166     ;
; 7.290 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 12.119     ;
; 7.304 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 12.514     ;
; 7.318 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 12.092     ;
; 7.320 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.128     ;
; 7.352 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 12.465     ;
; 7.353 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 12.465     ;
; 7.361 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.087     ;
; 7.371 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.077     ;
; 7.379 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.587     ; 12.035     ;
; 7.379 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 12.439     ;
; 7.398 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.050     ;
; 7.416 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 12.006     ;
; 7.423 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.407     ;
; 7.427 ; UK101keyboard:u9|keys[4][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 12.390     ;
; 7.436 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.012     ;
; 7.443 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.005     ;
; 7.457 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 11.991     ;
; 7.498 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.332     ;
; 7.505 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 12.324     ;
; 7.529 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 11.881     ;
; 7.535 ; UK101keyboard:u9|keys[2][1]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 12.280     ;
; 7.535 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 11.913     ;
; 7.560 ; UK101keyboard:u9|keys[3][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 12.257     ;
; 7.565 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 12.253     ;
; 7.611 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 12.205     ;
; 7.638 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 12.179     ;
; 7.640 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 12.178     ;
; 7.642 ; UK101keyboard:u9|keys[4][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 12.175     ;
; 7.642 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 11.806     ;
; 7.685 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 11.763     ;
; 7.688 ; UK101keyboard:u9|keys[4][3]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 12.129     ;
; 7.695 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.554     ; 11.752     ;
; 7.744 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 12.086     ;
; 7.747 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 11.701     ;
; 7.750 ; UK101keyboard:u9|keys[2][1]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 12.065     ;
; 7.757 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 12.072     ;
; 7.762 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                          ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.533     ; 11.706     ;
; 7.775 ; UK101keyboard:u9|keys[3][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 12.042     ;
; 7.778 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                          ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.540     ; 11.683     ;
; 7.779 ; UK101keyboard:u9|keys[0][0]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 12.036     ;
; 7.784 ; UK101keyboard:u9|keys[6][3]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 12.031     ;
; 7.795 ; UK101keyboard:u9|keys[2][1]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 12.020     ;
; 7.822 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 11.626     ;
; 7.827 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 11.621     ;
; 7.841 ; UK101keyboard:u9|keys[7][4]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 11.976     ;
; 7.841 ; UK101keyboard:u9|keys[4][1]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 11.974     ;
; 7.849 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 11.599     ;
; 7.850 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 11.967     ;
; 7.851 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.554     ; 11.596     ;
; 7.854 ; UK101keyboard:u9|keys[4][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 11.963     ;
; 7.877 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 11.941     ;
; 7.884 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                      ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 11.564     ;
; 7.899 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 11.918     ;
; 7.919 ; UK101keyboard:u9|keys[0][1]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 11.898     ;
; 7.923 ; UK101keyboard:u9|keys[4][3]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 11.894     ;
; 7.929 ; UK101keyboard:u9|keys[4][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 11.888     ;
; 7.934 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 11.514     ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.118 ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.774      ; 4.104      ;
; 0.141 ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.774      ; 4.127      ;
; 0.262 ; T65:u1|PC[15]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.759      ; 4.233      ;
; 0.314 ; T65:u1|X[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.778      ; 4.304      ;
; 0.453 ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:u1|RstCycle                    ; T65:u1|RstCycle                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:u1|P[1]                        ; T65:u1|P[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; T65:u1|P[7]                        ; T65:u1|P[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.508 ; T65:u1|ABC[7]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.777      ; 4.497      ;
; 0.514 ; T65:u1|X[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.777      ; 4.503      ;
; 0.632 ; T65:u1|X[5]                        ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.778      ; 4.622      ;
; 0.706 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.998      ;
; 0.707 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.999      ;
; 0.710 ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.774      ; 4.696      ;
; 0.712 ; T65:u1|Write_Data_r[1]             ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.777      ; 4.701      ;
; 0.719 ; T65:u1|Y[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.775      ; 4.706      ;
; 0.724 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.016      ;
; 0.761 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.844 ; T65:u1|Write_Data_r[2]             ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.671      ; 4.515      ;
; 0.862 ; T65:u1|Write_Data_r[2]             ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.668      ; 4.530      ;
; 0.883 ; T65:u1|P[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.778      ; 4.873      ;
; 0.891 ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.184      ;
; 0.934 ; T65:u1|DL[5]                       ; T65:u1|PC[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.227      ;
; 0.972 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.864      ; 5.068      ;
; 0.981 ; T65:u1|X[5]                        ; kbRowSel[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.675      ; 4.656      ;
; 0.989 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.282      ;
; 1.006 ; T65:u1|PC[15]                      ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.653      ; 4.659      ;
; 1.012 ; T65:u1|DL[3]                       ; T65:u1|PC[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.304      ;
; 1.016 ; T65:u1|X[4]                        ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.675      ; 4.691      ;
; 1.023 ; T65:u1|DL[2]                       ; T65:u1|PC[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.315      ;
; 1.059 ; T65:u1|P[4]                        ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.777      ; 5.048      ;
; 1.059 ; T65:u1|Write_Data_r[2]             ; kbRowSel[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.671      ; 4.730      ;
; 1.071 ; T65:u1|ABC[6]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.777      ; 5.060      ;
; 1.073 ; T65:u1|X[0]                        ; T65:u1|BusA_r[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.365      ;
; 1.081 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.387      ; 4.700      ;
; 1.121 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.387      ; 4.740      ;
; 1.146 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.387      ; 4.765      ;
; 1.146 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.387      ; 4.765      ;
; 1.165 ; T65:u1|S[0]                        ; T65:u1|S[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.458      ;
; 1.183 ; T65:u1|X[3]                        ; kbRowSel[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.675      ; 4.858      ;
; 1.187 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.379      ; 4.798      ;
; 1.189 ; T65:u1|AD[0]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.772      ; 5.173      ;
; 1.189 ; T65:u1|AD[0]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.772      ; 5.173      ;
; 1.189 ; T65:u1|AD[0]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.772      ; 5.173      ;
; 1.212 ; T65:u1|X[1]                        ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.486      ; 4.698      ;
; 1.220 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.875      ;
; 1.220 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.379      ; 4.831      ;
; 1.222 ; T65:u1|DL[0]                       ; T65:u1|PC[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.514      ;
; 1.223 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.878      ;
; 1.233 ; T65:u1|DL[6]                       ; T65:u1|PC[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.526      ;
; 1.245 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.538      ;
; 1.246 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.539      ;
; 1.247 ; T65:u1|Y[5]                        ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.779      ; 5.238      ;
; 1.250 ; T65:u1|BusA_r[3]                   ; T65:u1|Y[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.543      ;
; 1.252 ; T65:u1|ABC[7]                      ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.671      ; 4.923      ;
; 1.254 ; T65:u1|DL[7]                       ; T65:u1|PC[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.547      ;
; 1.256 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.387      ; 4.875      ;
; 1.258 ; T65:u1|X[7]                        ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.671      ; 4.929      ;
; 1.262 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.379      ; 4.873      ;
; 1.302 ; T65:u1|BAH[2]                      ; T65:u1|BAH[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.595      ;
; 1.307 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.600      ;
; 1.309 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.602      ;
; 1.315 ; T65:u1|AD[0]                       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.789      ; 5.316      ;
; 1.316 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.609      ;
; 1.322 ; T65:u1|PC[6]                       ; T65:u1|PC[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.615      ;
; 1.325 ; T65:u1|PC[7]                       ; T65:u1|PC[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.618      ;
; 1.328 ; T65:u1|PC[5]                       ; T65:u1|PC[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.621      ;
; 1.337 ; T65:u1|P[6]                        ; T65:u1|P[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.629      ;
; 1.349 ; T65:u1|PC[4]                       ; T65:u1|PC[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.642      ;
; 1.352 ; T65:u1|X[5]                        ; T65:u1|BusA_r[5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.645      ;
; 1.355 ; T65:u1|BAH[3]                      ; T65:u1|BAH[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.648      ;
; 1.358 ; T65:u1|Write_Data_r[2]             ; kbRowSel[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.673      ; 5.031      ;
; 1.364 ; T65:u1|X[4]                        ; T65:u1|BusA_r[4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.657      ;
; 1.399 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.355      ; 4.986      ;
; 1.399 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.355      ; 4.986      ;
; 1.399 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.355      ; 4.986      ;
; 1.399 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.355      ; 4.986      ;
; 1.399 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.355      ; 4.986      ;
; 1.401 ; T65:u1|PC[11]                      ; T65:u1|PC[11]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.695      ;
; 1.408 ; T65:u1|P[4]                        ; kbRowSel[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.674      ; 5.082      ;
; 1.410 ; T65:u1|PC[2]                       ; T65:u1|PC[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.702      ;
; 1.413 ; T65:u1|IR[0]                       ; T65:u1|Write_Data_r[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.706      ;
; 1.425 ; T65:u1|PC[13]                      ; T65:u1|PC[13]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.719      ;
; 1.425 ; T65:u1|P[4]                        ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.674      ; 5.099      ;
; 1.430 ; T65:u1|ABC[5]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.777      ; 5.419      ;
; 1.430 ; T65:u1|PC[3]                       ; T65:u1|PC[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.722      ;
; 1.437 ; T65:u1|BAL[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.773      ; 5.422      ;
; 1.437 ; T65:u1|BAL[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.773      ; 5.422      ;
; 1.437 ; T65:u1|BAL[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.773      ; 5.422      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.394 ; R9:u3b|rambit0datain[4]                    ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.132      ;
; 0.395 ; R9:u3b|rambit0datain[1]                    ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.133      ;
; 0.397 ; R9b:u3c|rambit4datain[8]                   ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 1.138      ;
; 0.404 ; R9:u3b|rambit1datain[7]                    ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.142      ;
; 0.404 ; R9:u3b|rambit7datain[2]                    ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.141      ;
; 0.404 ; R9:u3b|rambit3datain[2]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.142      ;
; 0.404 ; R9b:u3c|rambit5datain[5]                   ; R9b:u3c|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.146      ;
; 0.407 ; R9:u3b|rambit1datain[3]                    ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.145      ;
; 0.407 ; R9:u3b|rambit4datain[3]                    ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.142      ;
; 0.408 ; R9:u3b|rambit7datain[6]                    ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.145      ;
; 0.408 ; R9:u3b|rambit6datain[5]                    ; R9:u3b|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.142      ;
; 0.408 ; R9b:u3c|rambit0datain[6]                   ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.143      ;
; 0.410 ; R9:u3b|rambit7datain[5]                    ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.147      ;
; 0.412 ; R9:u3b|rambit2datain[6]                    ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.152      ;
; 0.412 ; R9:u3b|rambit4datain[2]                    ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.147      ;
; 0.413 ; R9:u3b|rambit3datain[0]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.151      ;
; 0.413 ; R9b:u3c|rambit4datain[7]                   ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 1.154      ;
; 0.414 ; R9:u3b|rambit2datain[8]                    ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.154      ;
; 0.415 ; R9:u3b|rambit3datain[3]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.153      ;
; 0.416 ; R9:u3b|rambit7datain[8]                    ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.153      ;
; 0.417 ; R9:u3b|rambit2datain[2]                    ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.157      ;
; 0.418 ; R9:u3b|rambit3datain[8]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.153      ;
; 0.419 ; R9:u3b|rambit3datain[7]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.154      ;
; 0.420 ; R9b:u3c|rambit1datain[6]                   ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.158      ;
; 0.421 ; R9:u3b|rambit4datain[5]                    ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.156      ;
; 0.421 ; R9:u3b|rambit3datain[5]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.156      ;
; 0.424 ; R9:u3b|rambit1datain[8]                    ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.162      ;
; 0.425 ; R9:u3b|rambit7datain[7]                    ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.162      ;
; 0.425 ; R9:u3b|rambit0datain[0]                    ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.163      ;
; 0.426 ; R9:u3b|rambit4datain[8]                    ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.161      ;
; 0.427 ; R9:u3b|rambit2datain[3]                    ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.167      ;
; 0.427 ; R9b:u3c|rambit4datain[4]                   ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.162      ;
; 0.429 ; R9:u3b|rambit4datain[0]                    ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.499      ; 1.182      ;
; 0.429 ; R9b:u3c|rambit4datain[5]                   ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 1.170      ;
; 0.435 ; R9:u3b|rambit2datain[7]                    ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.175      ;
; 0.435 ; R9b:u3c|rambit6datain[8]                   ; R9b:u3c|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 1.176      ;
; 0.437 ; R9:u3b|rambit3datain[1]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.175      ;
; 0.439 ; R9:u3b|rambit4datain[6]                    ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.174      ;
; 0.439 ; R9b:u3c|rambit4datain[2]                   ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 1.180      ;
; 0.441 ; R9:u3b|rambit7datain[0]                    ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.177      ;
; 0.443 ; R9:u3b|rambit2datain[5]                    ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.183      ;
; 0.444 ; R9:u3b|rambit3datain[6]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.179      ;
; 0.445 ; R9b:u3c|rambit0datain[4]                   ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.180      ;
; 0.446 ; R9b:u3c|rambit3datain[4]                   ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.182      ;
; 0.449 ; R9:u3b|rambit1datain[6]                    ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.187      ;
; 0.452 ; bufferedUART:UART|rxBitCount[2]            ; bufferedUART:UART|rxBitCount[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|rxBitCount[1]            ; bufferedUART:UART|rxBitCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|txByteSent                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[3]            ; bufferedUART:UART|txBitCount[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[2]            ; bufferedUART:UART|txBitCount[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[1]            ; bufferedUART:UART|txBitCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[0]            ; bufferedUART:UART|txBitCount[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][2]                ; UK101keyboard:u9|keys[1][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][2]                ; UK101keyboard:u9|keys[6][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][2]                ; UK101keyboard:u9|keys[0][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][2]                ; UK101keyboard:u9|keys[4][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][2]                ; UK101keyboard:u9|keys[3][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][5]                ; UK101keyboard:u9|keys[1][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][5]                ; UK101keyboard:u9|keys[5][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][5]                ; UK101keyboard:u9|keys[4][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][5]                ; UK101keyboard:u9|keys[6][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][5]                ; UK101keyboard:u9|keys[3][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][1]                ; UK101keyboard:u9|keys[1][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][1]                ; UK101keyboard:u9|keys[7][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][1]                ; UK101keyboard:u9|keys[6][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][1]                ; UK101keyboard:u9|keys[0][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][1]                ; UK101keyboard:u9|keys[3][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][7]                ; UK101keyboard:u9|keys[4][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][7]                ; UK101keyboard:u9|keys[3][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][7]                ; UK101keyboard:u9|keys[1][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][7]                ; UK101keyboard:u9|keys[7][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][4]                ; UK101keyboard:u9|keys[1][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][4]                ; UK101keyboard:u9|keys[7][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][4]                ; UK101keyboard:u9|keys[6][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][4]                ; UK101keyboard:u9|keys[3][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][6]                ; UK101keyboard:u9|keys[0][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][6]                ; UK101keyboard:u9|keys[1][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][6]                ; UK101keyboard:u9|keys[7][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][6]                ; UK101keyboard:u9|keys[6][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][6]                ; UK101keyboard:u9|keys[2][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][6]                ; UK101keyboard:u9|keys[3][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][3]                ; UK101keyboard:u9|keys[1][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][3]                ; UK101keyboard:u9|keys[4][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][3]                ; UK101keyboard:u9|keys[5][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][3]                ; UK101keyboard:u9|keys[3][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][3]                ; UK101keyboard:u9|keys[2][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|release                   ; UK101keyboard:u9|release                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|parity       ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3] ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0] ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2] ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1] ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxdFiltered              ; bufferedUART:UART|rxdFiltered                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][2]                ; UK101keyboard:u9|keys[2][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[7][2]                ; UK101keyboard:u9|keys[7][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[7][5]                ; UK101keyboard:u9|keys[7][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][5]                ; UK101keyboard:u9|keys[2][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][1]                ; UK101keyboard:u9|keys[2][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][1]                ; UK101keyboard:u9|keys[4][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[5][7]                ; UK101keyboard:u9|keys[5][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
+-------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                       ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.465 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[0]  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.736 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.739 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.034      ;
; 0.756 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[1]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.049      ;
; 0.762 ; counter:myCounter|Pre_Q[14] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; counter:myCounter|Pre_Q[16] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; counter:myCounter|Pre_Q[15] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; counter:myCounter|Pre_Q[13] ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.993 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[1]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.286      ;
; 1.091 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.385      ;
; 1.093 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.386      ;
; 1.093 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.386      ;
; 1.099 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.102 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.395      ;
; 1.108 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.403      ;
; 1.111 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.404      ;
; 1.111 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.404      ;
; 1.117 ; counter:myCounter|Pre_Q[14] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.126 ; counter:myCounter|Pre_Q[15] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; counter:myCounter|Pre_Q[13] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.420      ;
; 1.136 ; counter:myCounter|Pre_Q[13] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.429      ;
; 1.222 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.515      ;
; 1.223 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.516      ;
; 1.224 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.517      ;
; 1.224 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.517      ;
; 1.231 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.525      ;
; 1.233 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.526      ;
; 1.233 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.526      ;
; 1.239 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.534      ;
; 1.242 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.535      ;
; 1.242 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.535      ;
; 1.248 ; counter:myCounter|Pre_Q[14] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.543      ;
; 1.251 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.544      ;
; 1.251 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.544      ;
; 1.267 ; counter:myCounter|Pre_Q[13] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.560      ;
; 1.326 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.619      ;
; 1.362 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.655      ;
; 1.362 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.655      ;
; 1.362 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.655      ;
; 1.363 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.656      ;
; 1.364 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.657      ;
; 1.364 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.657      ;
; 1.371 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.664      ;
; 1.371 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.664      ;
; 1.372 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.665      ;
; 1.373 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.666      ;
; 1.373 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.666      ;
; 1.373 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.666      ;
; 1.379 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.672      ;
; 1.380 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.673      ;
; 1.380 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.673      ;
; 1.381 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.674      ;
; 1.382 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.675      ;
; 1.382 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.675      ;
; 1.388 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.681      ;
; 1.389 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.682      ;
; 1.389 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.682      ;
; 1.390 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.391 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.684      ;
; 1.466 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.759      ;
; 1.502 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.795      ;
; 1.502 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.795      ;
; 1.502 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.795      ;
; 1.504 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.797      ;
; 1.504 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.797      ;
; 1.511 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.804      ;
; 1.511 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.804      ;
; 1.512 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.805      ;
; 1.513 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.806      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.525 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.685 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.978      ;
; 0.765 ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.769 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.770 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.778 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.071      ;
; 0.780 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.781 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.783 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.783 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.804 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.098      ;
; 0.804 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.098      ;
; 0.805 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.099      ;
; 0.812 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.106      ;
; 0.840 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.134      ;
; 0.895 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.189      ;
; 0.965 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.258      ;
; 1.005 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.299      ;
; 1.108 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.117 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.124 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.133 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.141 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.436      ;
; 1.144 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.144 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.150 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.151 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.153 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.446      ;
; 1.158 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.452      ;
; 1.165 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.459      ;
; 1.166 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.460      ;
; 1.166 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.460      ;
; 1.175 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.469      ;
; 1.220 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.514      ;
; 1.244 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.537      ;
; 1.246 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.248 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.254 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.547      ;
; 1.255 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.264 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.558      ;
; 1.265 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.559      ;
; 1.265 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.273 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.567      ;
; 1.274 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.281 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.282 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.282 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.576      ;
; 1.284 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.577      ;
; 1.289 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.583      ;
; 1.290 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.583      ;
; 1.291 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.584      ;
; 1.297 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.591      ;
; 1.302 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.595      ;
; 1.306 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.600      ;
; 1.306 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.600      ;
; 1.315 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.609      ;
; 1.320 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.613      ;
; 1.347 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.640      ;
; 1.347 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.640      ;
; 1.347 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.640      ;
; 1.347 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.640      ;
; 1.347 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.640      ;
; 1.347 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.640      ;
; 1.347 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.640      ;
; 1.347 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.640      ;
; 1.350 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.643      ;
; 1.363 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.657      ;
; 1.366 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.660      ;
; 1.375 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.669      ;
; 1.388 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.395 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.689      ;
; 1.396 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.690      ;
; 1.397 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.398 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.692      ;
; 1.398 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.692      ;
; 1.398 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.692      ;
; 1.398 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.692      ;
; 1.398 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.692      ;
; 1.398 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.692      ;
; 1.398 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.692      ;
; 1.404 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.404 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.698      ;
; 1.405 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.699      ;
; 1.405 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.413 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.706      ;
; 1.413 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.707      ;
; 1.416 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.709      ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.545 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.368      ;
; 14.545 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.368      ;
; 14.545 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.368      ;
; 14.545 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.368      ;
; 14.545 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.368      ;
; 14.545 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.368      ;
; 15.621 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.302      ;
; 15.621 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.302      ;
; 15.621 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.302      ;
; 15.621 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.302      ;
; 15.621 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.302      ;
; 15.621 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.302      ;
; 15.621 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.302      ;
; 15.621 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.302      ;
; 15.621 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.302      ;
; 15.621 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.302      ;
; 17.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 2.474      ;
; 17.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 2.474      ;
; 17.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 2.474      ;
; 17.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 2.474      ;
; 17.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 2.474      ;
; 17.437 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 2.474      ;
; 18.120 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 1.799      ;
; 18.120 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 1.799      ;
; 18.120 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 1.799      ;
; 18.120 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 1.799      ;
; 18.120 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 1.799      ;
; 18.120 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 1.799      ;
; 18.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.512      ;
; 18.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.512      ;
; 18.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.512      ;
; 18.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.512      ;
; 18.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.512      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 16.928 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.817      ; 5.890      ;
; 17.428 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.836      ; 5.409      ;
; 17.428 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.836      ; 5.409      ;
; 17.428 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.836      ; 5.409      ;
; 17.428 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.836      ; 5.409      ;
; 17.428 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.836      ; 5.409      ;
; 17.428 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.836      ; 5.409      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.087 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.380      ;
; 1.087 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.380      ;
; 1.087 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.380      ;
; 1.087 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.380      ;
; 1.087 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.380      ;
; 1.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.676      ;
; 1.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.676      ;
; 1.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.676      ;
; 1.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.676      ;
; 1.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.676      ;
; 1.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.676      ;
; 2.057 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.341      ;
; 2.057 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.341      ;
; 2.057 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.341      ;
; 2.057 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.341      ;
; 2.057 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.341      ;
; 2.057 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.341      ;
; 3.562 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.859      ;
; 3.562 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.859      ;
; 3.562 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.859      ;
; 3.562 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.859      ;
; 3.562 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.859      ;
; 3.562 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.859      ;
; 3.562 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.859      ;
; 3.562 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.859      ;
; 3.562 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.859      ;
; 3.562 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.859      ;
; 4.485 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.771      ;
; 4.485 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.771      ;
; 4.485 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.771      ;
; 4.485 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.771      ;
; 4.485 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.771      ;
; 4.485 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.771      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.209 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.367      ; 4.808      ;
; 1.209 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.367      ; 4.808      ;
; 1.209 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.367      ; 4.808      ;
; 1.209 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.367      ; 4.808      ;
; 1.209 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.367      ; 4.808      ;
; 1.209 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.367      ; 4.808      ;
; 1.661 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.347      ; 5.240      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 34.6 MHz   ; 34.6 MHz        ; pll|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 92.16 MHz  ; 92.16 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 96.54 MHz  ; 96.54 MHz       ; pll|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 345.18 MHz ; 250.0 MHz       ; clk                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -7.103 ; -7.103        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.792 ; -1.499        ;
; clk                                             ; 5.310  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 6.940  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; -0.017 ; -0.017        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.377  ; 0.000         ;
; clk                                             ; 0.417  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.485  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.785 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 16.958 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.986 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.020 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.676   ; 0.000         ;
; clk                                             ; 9.752   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.241  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.560 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -7.103 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.477     ; 7.568      ;
; -7.022 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.477     ; 7.487      ;
; -6.987 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.477     ; 7.452      ;
; -6.919 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.477     ; 7.384      ;
; -6.852 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.477     ; 7.317      ;
; -6.743 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.477     ; 7.208      ;
; -3.166 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.477     ; 3.631      ;
; -2.923 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.477     ; 3.388      ;
; 28.196 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.064     ; 10.789     ;
; 28.417 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.064     ; 10.568     ;
; 28.797 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 10.181     ;
; 28.953 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.064     ; 10.032     ;
; 29.035 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 9.943      ;
; 29.537 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 9.441      ;
; 33.460 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.510      ;
; 33.460 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.510      ;
; 33.460 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.510      ;
; 33.460 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.510      ;
; 33.460 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.510      ;
; 33.460 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.510      ;
; 33.460 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.510      ;
; 33.460 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.510      ;
; 33.460 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.510      ;
; 33.460 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.510      ;
; 33.561 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.409      ;
; 33.561 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.409      ;
; 33.561 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.409      ;
; 33.561 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.409      ;
; 33.561 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.409      ;
; 33.561 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.409      ;
; 33.561 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.409      ;
; 33.561 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.409      ;
; 33.561 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.409      ;
; 33.561 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.409      ;
; 33.572 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.398      ;
; 33.572 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.398      ;
; 33.572 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.398      ;
; 33.572 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.398      ;
; 33.572 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.398      ;
; 33.572 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.398      ;
; 33.572 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.398      ;
; 33.572 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.398      ;
; 33.572 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.398      ;
; 33.572 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.398      ;
; 33.904 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.066      ;
; 33.904 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.066      ;
; 33.904 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.066      ;
; 33.904 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.066      ;
; 33.904 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.066      ;
; 33.904 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.066      ;
; 33.904 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.066      ;
; 33.904 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.066      ;
; 33.904 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.066      ;
; 33.904 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 5.066      ;
; 34.260 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.716      ;
; 34.260 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.716      ;
; 34.260 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.716      ;
; 34.260 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.716      ;
; 34.260 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.716      ;
; 34.260 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.716      ;
; 34.260 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.716      ;
; 34.260 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.716      ;
; 34.260 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.716      ;
; 34.260 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.716      ;
; 34.350 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.626      ;
; 34.350 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.626      ;
; 34.350 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.626      ;
; 34.350 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.626      ;
; 34.350 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.626      ;
; 34.350 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.626      ;
; 34.350 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.626      ;
; 34.350 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.626      ;
; 34.350 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.626      ;
; 34.350 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.626      ;
; 34.372 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.604      ;
; 34.372 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.604      ;
; 34.372 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.604      ;
; 34.372 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.604      ;
; 34.372 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.604      ;
; 34.372 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.604      ;
; 34.372 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.604      ;
; 34.372 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.604      ;
; 34.372 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.604      ;
; 34.372 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.604      ;
; 34.597 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.379      ;
; 34.597 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.379      ;
; 34.597 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.379      ;
; 34.597 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.379      ;
; 34.597 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.379      ;
; 34.597 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.379      ;
; 34.597 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.379      ;
; 34.597 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.379      ;
; 34.597 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.379      ;
; 34.597 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.379      ;
; 34.757 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.219      ;
; 34.835 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.141      ;
; 35.218 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.758      ;
; 35.241 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.736      ;
; 35.241 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.736      ;
; 35.241 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.736      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.792 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.985      ;
; -0.761 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.954      ;
; -0.760 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.953      ;
; -0.755 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.948      ;
; -0.749 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.949      ;
; -0.737 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.937      ;
; -0.719 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.919      ;
; -0.715 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.915      ;
; -0.707 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.907      ;
; -0.707 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.907      ;
; -0.703 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.903      ;
; -0.702 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.895      ;
; -0.701 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.901      ;
; -0.700 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.900      ;
; -0.698 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.891      ;
; -0.695 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.888      ;
; -0.687 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.887      ;
; -0.687 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.880      ;
; -0.678 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.871      ;
; -0.647 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.840      ;
; -0.631 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.824      ;
; -0.629 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.822      ;
; 8.331  ; T65:u1|IR[4]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 11.534     ;
; 8.778  ; T65:u1|MCycle[1]                                                                                                 ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 11.081     ;
; 9.067  ; T65:u1|MCycle[0]                                                                                                 ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 10.792     ;
; 9.251  ; T65:u1|MCycle[2]                                                                                                 ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 10.608     ;
; 9.299  ; T65:u1|IR[0]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 10.566     ;
; 9.413  ; T65:u1|IR[2]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 10.452     ;
; 9.443  ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 10.387     ;
; 9.642  ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 9.921      ;
; 9.657  ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 10.173     ;
; 9.671  ; T65:u1|DL[0]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 10.192     ;
; 9.791  ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 10.044     ;
; 9.824  ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 10.006     ;
; 9.990  ; T65:u1|IR[3]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 9.875      ;
; 10.038 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 9.792      ;
; 10.062 ; T65:u1|BAH[3]                                                                                                    ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 9.768      ;
; 10.080 ; T65:u1|PC[1]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 9.783      ;
; 10.100 ; R9b:u3c|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.440     ; 9.462      ;
; 10.104 ; T65:u1|DL[1]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 9.759      ;
; 10.119 ; T65:u1|PC[0]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 9.744      ;
; 10.162 ; T65:u1|PC[11]                                                                                                    ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 9.673      ;
; 10.172 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 9.663      ;
; 10.225 ; R9b:u3c|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.429     ; 9.348      ;
; 10.244 ; T65:u1|IR[1]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 9.621      ;
; 10.300 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[6]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 9.544      ;
; 10.350 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 9.480      ;
; 10.389 ; T65:u1|BAH[3]                                                                                                    ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 9.441      ;
; 10.392 ; T65:u1|IR[4]                                                                                                     ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 9.860      ;
; 10.419 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 9.425      ;
; 10.424 ; T65:u1|IR[4]                                                                                                     ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 9.828      ;
; 10.457 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 9.373      ;
; 10.478 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.210      ; 9.771      ;
; 10.478 ; T65:u1|DL[2]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 9.385      ;
; 10.489 ; T65:u1|PC[11]                                                                                                    ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 9.346      ;
; 10.502 ; T65:u1|Set_Addr_To_r[1]                                                                                          ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 9.328      ;
; 10.514 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[6]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 9.330      ;
; 10.527 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.208      ; 9.720      ;
; 10.552 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[4]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 9.278      ;
; 10.564 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 9.266      ;
; 10.581 ; T65:u1|PC[4]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 9.281      ;
; 10.625 ; T65:u1|DL[4]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 9.238      ;
; 10.633 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 9.211      ;
; 10.648 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[6]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 9.201      ;
; 10.658 ; T65:u1|BAH[3]                                                                                                    ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 9.186      ;
; 10.671 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 9.159      ;
; 10.685 ; T65:u1|Set_Addr_To_r[1]                                                                                          ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 9.145      ;
; 10.690 ; T65:u1|DL[3]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 9.173      ;
; 10.694 ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.436     ; 8.872      ;
; 10.698 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 9.137      ;
; 10.719 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.216      ; 9.536      ;
; 10.741 ; T65:u1|PC[2]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 9.122      ;
; 10.751 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.214      ; 9.502      ;
; 10.755 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 9.497      ;
; 10.758 ; T65:u1|PC[11]                                                                                                    ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 9.091      ;
; 10.766 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[4]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 9.064      ;
; 10.767 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 9.082      ;
; 10.768 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.211      ; 9.482      ;
; 10.773 ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.440     ; 8.789      ;
; 10.805 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 9.030      ;
; 10.808 ; T65:u1|IR[4]                                                                                                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.211      ; 9.442      ;
; 10.839 ; T65:u1|MCycle[1]                                                                                                 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.207      ; 9.407      ;
; 10.850 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 9.402      ;
; 10.859 ; T65:u1|PC[3]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 9.004      ;
; 10.871 ; T65:u1|BAH[3]                                                                                                    ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 8.959      ;
; 10.871 ; T65:u1|MCycle[1]                                                                                                 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.207      ; 9.375      ;
; 10.900 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[4]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 8.935      ;
; 10.925 ; T65:u1|MCycle[1]                                                                                                 ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.204      ; 9.318      ;
; 10.944 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.214      ; 9.309      ;
; 10.953 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit0datain[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 8.878      ;
; 10.953 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit0datain[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 8.878      ;
; 10.953 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit3datain[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 8.878      ;
; 10.953 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit7datain[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 8.878      ;
; 10.953 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit2datain[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 8.878      ;
; 10.962 ; T65:u1|MCycle[1]                                                                                                 ; R9b:u3c|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.202      ; 9.279      ;
; 10.971 ; T65:u1|PC[11]                                                                                                    ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 8.864      ;
; 11.024 ; R9b:u3c|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[6]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.420     ; 8.558      ;
; 11.027 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|rambit0datain[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 8.799      ;
; 11.027 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|rambit0datain[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 8.799      ;
; 11.027 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|rambit3datain[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 8.799      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                ;
+-------+-------------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 5.310 ; T65:u1|IR[4]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 16.484     ;
; 5.310 ; T65:u1|IR[4]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 16.484     ;
; 5.310 ; T65:u1|IR[4]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 16.484     ;
; 5.310 ; T65:u1|IR[4]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 16.484     ;
; 5.757 ; T65:u1|MCycle[1]        ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.866      ; 16.031     ;
; 5.757 ; T65:u1|MCycle[1]        ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.866      ; 16.031     ;
; 5.757 ; T65:u1|MCycle[1]        ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.866      ; 16.031     ;
; 5.757 ; T65:u1|MCycle[1]        ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.866      ; 16.031     ;
; 6.046 ; T65:u1|MCycle[0]        ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.866      ; 15.742     ;
; 6.046 ; T65:u1|MCycle[0]        ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.866      ; 15.742     ;
; 6.046 ; T65:u1|MCycle[0]        ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.866      ; 15.742     ;
; 6.046 ; T65:u1|MCycle[0]        ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.866      ; 15.742     ;
; 6.230 ; T65:u1|MCycle[2]        ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.866      ; 15.558     ;
; 6.230 ; T65:u1|MCycle[2]        ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.866      ; 15.558     ;
; 6.230 ; T65:u1|MCycle[2]        ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.866      ; 15.558     ;
; 6.230 ; T65:u1|MCycle[2]        ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.866      ; 15.558     ;
; 6.278 ; T65:u1|IR[0]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 15.516     ;
; 6.278 ; T65:u1|IR[0]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 15.516     ;
; 6.278 ; T65:u1|IR[0]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 15.516     ;
; 6.278 ; T65:u1|IR[0]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 15.516     ;
; 6.392 ; T65:u1|IR[2]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 15.402     ;
; 6.392 ; T65:u1|IR[2]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 15.402     ;
; 6.392 ; T65:u1|IR[2]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 15.402     ;
; 6.392 ; T65:u1|IR[2]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 15.402     ;
; 6.650 ; T65:u1|DL[0]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 15.142     ;
; 6.650 ; T65:u1|DL[0]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 15.142     ;
; 6.650 ; T65:u1|DL[0]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 15.142     ;
; 6.650 ; T65:u1|DL[0]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 15.142     ;
; 6.969 ; T65:u1|IR[3]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 14.825     ;
; 6.969 ; T65:u1|IR[3]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 14.825     ;
; 6.969 ; T65:u1|IR[3]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 14.825     ;
; 6.969 ; T65:u1|IR[3]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 14.825     ;
; 7.098 ; T65:u1|PC[0]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 14.694     ;
; 7.098 ; T65:u1|PC[0]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 14.694     ;
; 7.098 ; T65:u1|PC[0]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 14.694     ;
; 7.098 ; T65:u1|PC[0]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 14.694     ;
; 7.223 ; T65:u1|IR[1]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 14.571     ;
; 7.223 ; T65:u1|IR[1]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 14.571     ;
; 7.223 ; T65:u1|IR[1]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 14.571     ;
; 7.223 ; T65:u1|IR[1]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.872      ; 14.571     ;
; 7.475 ; T65:u1|PC[1]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 14.317     ;
; 7.475 ; T65:u1|PC[1]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 14.317     ;
; 7.475 ; T65:u1|PC[1]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 14.317     ;
; 7.475 ; T65:u1|PC[1]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 14.317     ;
; 7.500 ; T65:u1|DL[1]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 14.292     ;
; 7.500 ; T65:u1|DL[1]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 14.292     ;
; 7.500 ; T65:u1|DL[1]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 14.292     ;
; 7.500 ; T65:u1|DL[1]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 14.292     ;
; 8.255 ; T65:u1|DL[3]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.537     ;
; 8.255 ; T65:u1|DL[3]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.537     ;
; 8.255 ; T65:u1|DL[3]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.537     ;
; 8.255 ; T65:u1|DL[3]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.537     ;
; 8.274 ; T65:u1|DL[2]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.518     ;
; 8.274 ; T65:u1|DL[2]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.518     ;
; 8.274 ; T65:u1|DL[2]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.518     ;
; 8.274 ; T65:u1|DL[2]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.518     ;
; 8.339 ; T65:u1|PC[5]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.869      ; 13.452     ;
; 8.339 ; T65:u1|PC[5]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.869      ; 13.452     ;
; 8.339 ; T65:u1|PC[5]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.869      ; 13.452     ;
; 8.339 ; T65:u1|PC[5]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.869      ; 13.452     ;
; 8.355 ; T65:u1|DL[5]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.437     ;
; 8.355 ; T65:u1|DL[5]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.437     ;
; 8.355 ; T65:u1|DL[5]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.437     ;
; 8.355 ; T65:u1|DL[5]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.437     ;
; 8.377 ; T65:u1|PC[4]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.869      ; 13.414     ;
; 8.377 ; T65:u1|PC[4]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.869      ; 13.414     ;
; 8.377 ; T65:u1|PC[4]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.869      ; 13.414     ;
; 8.377 ; T65:u1|PC[4]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.869      ; 13.414     ;
; 8.383 ; T65:u1|PC[3]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.409     ;
; 8.383 ; T65:u1|PC[3]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.409     ;
; 8.383 ; T65:u1|PC[3]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.409     ;
; 8.383 ; T65:u1|PC[3]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.409     ;
; 8.421 ; T65:u1|DL[4]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.371     ;
; 8.421 ; T65:u1|DL[4]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.371     ;
; 8.421 ; T65:u1|DL[4]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.371     ;
; 8.421 ; T65:u1|DL[4]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.371     ;
; 8.473 ; T65:u1|PC[2]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.319     ;
; 8.473 ; T65:u1|PC[2]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.319     ;
; 8.473 ; T65:u1|PC[2]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.319     ;
; 8.473 ; T65:u1|PC[2]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.319     ;
; 8.605 ; T65:u1|PC[6]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.869      ; 13.186     ;
; 8.605 ; T65:u1|PC[6]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.869      ; 13.186     ;
; 8.605 ; T65:u1|PC[6]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.869      ; 13.186     ;
; 8.605 ; T65:u1|PC[6]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.869      ; 13.186     ;
; 8.985 ; T65:u1|DL[6]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 12.807     ;
; 8.985 ; T65:u1|DL[6]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 12.807     ;
; 8.985 ; T65:u1|DL[6]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 12.807     ;
; 8.985 ; T65:u1|DL[6]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 12.807     ;
; 9.515 ; T65:u1|S[1]             ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.857      ; 12.264     ;
; 9.515 ; T65:u1|S[1]             ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.857      ; 12.264     ;
; 9.515 ; T65:u1|S[1]             ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.857      ; 12.264     ;
; 9.515 ; T65:u1|S[1]             ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.857      ; 12.264     ;
; 9.623 ; T65:u1|Set_Addr_To_r[0] ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.857      ; 12.156     ;
; 9.623 ; T65:u1|Set_Addr_To_r[0] ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.857      ; 12.156     ;
; 9.623 ; T65:u1|Set_Addr_To_r[0] ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.857      ; 12.156     ;
; 9.623 ; T65:u1|Set_Addr_To_r[0] ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.857      ; 12.156     ;
; 9.686 ; T65:u1|Set_Addr_To_r[1] ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.857      ; 12.093     ;
; 9.686 ; T65:u1|Set_Addr_To_r[1] ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.857      ; 12.093     ;
; 9.686 ; T65:u1|Set_Addr_To_r[1] ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.857      ; 12.093     ;
; 9.686 ; T65:u1|Set_Addr_To_r[1] ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.857      ; 12.093     ;
+-------+-------------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 6.940 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.551     ;
; 7.013 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.471     ;
; 7.100 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.485     ; 12.417     ;
; 7.174 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 12.341     ;
; 7.187 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.297     ;
; 7.274 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.485     ; 12.243     ;
; 7.335 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.156     ;
; 7.348 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 12.167     ;
; 7.408 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.076     ;
; 7.411 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 12.072     ;
; 7.413 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.078     ;
; 7.462 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.029     ;
; 7.484 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 12.370     ;
; 7.486 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.998     ;
; 7.495 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.485     ; 12.022     ;
; 7.534 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.981     ;
; 7.573 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.485     ; 11.944     ;
; 7.585 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 11.898     ;
; 7.586 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 12.256     ;
; 7.605 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 12.236     ;
; 7.636 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.879     ;
; 7.647 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.868     ;
; 7.658 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 12.196     ;
; 7.689 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.802     ;
; 7.744 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 12.110     ;
; 7.760 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 12.082     ;
; 7.762 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.722     ;
; 7.779 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 12.062     ;
; 7.806 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 11.677     ;
; 7.810 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.705     ;
; 7.825 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 12.018     ;
; 7.849 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.485     ; 11.668     ;
; 7.879 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 11.975     ;
; 7.884 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 11.599     ;
; 7.890 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.625     ;
; 7.917 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.598     ;
; 7.918 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 11.936     ;
; 7.923 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.592     ;
; 7.927 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.557     ;
; 7.957 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 11.897     ;
; 7.981 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 11.861     ;
; 7.999 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 11.844     ;
; 8.000 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.841     ;
; 8.014 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.485     ; 11.503     ;
; 8.031 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.484     ;
; 8.035 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.480     ;
; 8.053 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.462     ;
; 8.059 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 11.783     ;
; 8.064 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.451     ;
; 8.078 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.763     ;
; 8.096 ; UK101keyboard:u9|keys[4][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.745     ;
; 8.109 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.406     ;
; 8.134 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.381     ;
; 8.139 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 11.715     ;
; 8.160 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 11.323     ;
; 8.177 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.307     ;
; 8.189 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.302     ;
; 8.189 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 11.294     ;
; 8.202 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.289     ;
; 8.209 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.306     ;
; 8.217 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 11.637     ;
; 8.220 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 11.623     ;
; 8.221 ; UK101keyboard:u9|keys[3][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.620     ;
; 8.233 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 11.621     ;
; 8.250 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.265     ;
; 8.261 ; UK101keyboard:u9|keys[2][1]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.575     ;
; 8.264 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.485     ; 11.253     ;
; 8.270 ; UK101keyboard:u9|keys[4][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.571     ;
; 8.298 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 11.545     ;
; 8.325 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 11.158     ;
; 8.335 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 11.507     ;
; 8.354 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.487     ;
; 8.363 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.152     ;
; 8.385 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.130     ;
; 8.391 ; UK101keyboard:u9|keys[4][3]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.450     ;
; 8.395 ; UK101keyboard:u9|keys[3][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.446     ;
; 8.398 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 11.456     ;
; 8.421 ; UK101keyboard:u9|keys[0][0]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.415     ;
; 8.430 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.085     ;
; 8.435 ; UK101keyboard:u9|keys[2][1]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.401     ;
; 8.439 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                          ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 11.092     ;
; 8.457 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                          ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.477     ; 11.068     ;
; 8.478 ; UK101keyboard:u9|keys[6][3]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.358     ;
; 8.489 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.026     ;
; 8.491 ; UK101keyboard:u9|keys[4][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.350     ;
; 8.493 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 11.361     ;
; 8.500 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 11.342     ;
; 8.508 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.007     ;
; 8.519 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.322     ;
; 8.529 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                      ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 10.986     ;
; 8.541 ; UK101keyboard:u9|keys[7][4]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.300     ;
; 8.550 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 10.965     ;
; 8.569 ; UK101keyboard:u9|keys[4][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.272     ;
; 8.572 ; UK101keyboard:u9|keys[4][1]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.264     ;
; 8.574 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 11.269     ;
; 8.595 ; UK101keyboard:u9|keys[0][0]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.241     ;
; 8.604 ; UK101keyboard:u9|keys[0][1]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.237     ;
; 8.607 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                      ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 10.908     ;
; 8.613 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                          ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 10.918     ;
; 8.616 ; UK101keyboard:u9|keys[3][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.225     ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.017 ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.477      ; 3.655      ;
; 0.016  ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.477      ; 3.688      ;
; 0.119  ; T65:u1|PC[15]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.461      ; 3.775      ;
; 0.165  ; T65:u1|X[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.481      ; 3.841      ;
; 0.333  ; T65:u1|ABC[7]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.481      ; 4.009      ;
; 0.334  ; T65:u1|X[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.481      ; 4.010      ;
; 0.401  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T65:u1|RstCycle                    ; T65:u1|RstCycle                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T65:u1|P[7]                        ; T65:u1|P[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T65:u1|P[1]                        ; T65:u1|P[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.449  ; T65:u1|X[5]                        ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.481      ; 4.125      ;
; 0.506  ; T65:u1|Write_Data_r[1]             ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.481      ; 4.182      ;
; 0.519  ; T65:u1|Y[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.479      ; 4.193      ;
; 0.534  ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.477      ; 4.206      ;
; 0.653  ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.920      ;
; 0.654  ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.921      ;
; 0.667  ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.674  ; T65:u1|P[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.482      ; 4.351      ;
; 0.692  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.960      ;
; 0.694  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.750  ; T65:u1|Write_Data_r[2]             ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.292      ; 4.042      ;
; 0.753  ; T65:u1|Write_Data_r[2]             ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.295      ; 4.048      ;
; 0.830  ; T65:u1|DL[5]                       ; T65:u1|PC[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.098      ;
; 0.831  ; T65:u1|ABC[6]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.480      ; 4.506      ;
; 0.831  ; T65:u1|P[4]                        ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.480      ; 4.506      ;
; 0.834  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.102      ;
; 0.859  ; T65:u1|X[5]                        ; kbRowSel[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.298      ; 4.157      ;
; 0.886  ; T65:u1|PC[15]                      ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.276      ; 4.162      ;
; 0.896  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.163      ;
; 0.901  ; T65:u1|X[4]                        ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.299      ; 4.200      ;
; 0.907  ; T65:u1|DL[2]                       ; T65:u1|PC[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.174      ;
; 0.909  ; T65:u1|DL[3]                       ; T65:u1|PC[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.176      ;
; 0.935  ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.086      ; 4.236      ;
; 0.944  ; T65:u1|Write_Data_r[2]             ; kbRowSel[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.294      ; 4.238      ;
; 0.963  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.556      ; 4.734      ;
; 0.972  ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.086      ; 4.273      ;
; 0.993  ; T65:u1|AD[0]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 4.662      ;
; 0.993  ; T65:u1|AD[0]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 4.662      ;
; 0.993  ; T65:u1|AD[0]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 4.662      ;
; 0.998  ; T65:u1|Y[5]                        ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.483      ; 4.676      ;
; 1.000  ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.086      ; 4.301      ;
; 1.002  ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.086      ; 4.303      ;
; 1.006  ; T65:u1|X[0]                        ; T65:u1|BusA_r[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.273      ;
; 1.026  ; T65:u1|X[3]                        ; kbRowSel[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.295      ; 4.321      ;
; 1.028  ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.078      ; 4.321      ;
; 1.060  ; T65:u1|X[1]                        ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.126      ; 4.186      ;
; 1.069  ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.078      ; 4.362      ;
; 1.074  ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.078      ; 4.367      ;
; 1.076  ; T65:u1|S[0]                        ; T65:u1|S[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.343      ;
; 1.087  ; T65:u1|DL[0]                       ; T65:u1|PC[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.354      ;
; 1.094  ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.086      ; 4.395      ;
; 1.100  ; T65:u1|DL[6]                       ; T65:u1|PC[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.368      ;
; 1.100  ; T65:u1|ABC[7]                      ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.296      ; 4.396      ;
; 1.101  ; T65:u1|X[7]                        ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.296      ; 4.397      ;
; 1.111  ; T65:u1|BusA_r[3]                   ; T65:u1|Y[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.378      ;
; 1.113  ; T65:u1|AD[0]                       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.489      ; 4.797      ;
; 1.115  ; T65:u1|DL[7]                       ; T65:u1|PC[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.383      ;
; 1.125  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.392      ;
; 1.126  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.393      ;
; 1.127  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.353      ; 1.710      ;
; 1.129  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.396      ;
; 1.130  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.353      ; 1.713      ;
; 1.162  ; T65:u1|ABC[5]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.480      ; 4.837      ;
; 1.180  ; T65:u1|Write_Data_r[2]             ; kbRowSel[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.292      ; 4.472      ;
; 1.191  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.458      ;
; 1.197  ; T65:u1|PC[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 4.866      ;
; 1.203  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.059      ; 4.477      ;
; 1.203  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.059      ; 4.477      ;
; 1.203  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.059      ; 4.477      ;
; 1.203  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.059      ; 4.477      ;
; 1.203  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.059      ; 4.477      ;
; 1.205  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.472      ;
; 1.207  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.474      ;
; 1.209  ; T65:u1|BAL[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 4.879      ;
; 1.209  ; T65:u1|BAL[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 4.879      ;
; 1.209  ; T65:u1|BAL[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 4.879      ;
; 1.214  ; T65:u1|BAH[2]                      ; T65:u1|BAH[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.216  ; T65:u1|BAH[3]                      ; T65:u1|BAH[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.484      ;
; 1.231  ; T65:u1|PC[6]                       ; T65:u1|PC[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.499      ;
; 1.234  ; T65:u1|PC[7]                       ; T65:u1|PC[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.502      ;
; 1.236  ; T65:u1|PC[5]                       ; T65:u1|PC[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.504      ;
; 1.241  ; T65:u1|P[4]                        ; kbRowSel[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.297      ; 4.538      ;
; 1.245  ; T65:u1|PC[2]                       ; T65:u1|PC[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.512      ;
; 1.249  ; T65:u1|Write_Data_r[0]             ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 4.918      ;
; 1.251  ; T65:u1|P[6]                        ; T65:u1|P[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.518      ;
; 1.255  ; T65:u1|PC[4]                       ; T65:u1|PC[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.523      ;
; 1.260  ; T65:u1|X[5]                        ; T65:u1|BusA_r[5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.527      ;
; 1.262  ; T65:u1|IR[0]                       ; T65:u1|Write_Data_r[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.529      ;
; 1.266  ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.462      ; 4.923      ;
; 1.266  ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.462      ; 4.923      ;
; 1.266  ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.462      ; 4.923      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.377 ; R9:u3b|rambit0datain[4]                    ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.036      ;
; 0.378 ; R9:u3b|rambit0datain[1]                    ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.037      ;
; 0.381 ; R9b:u3c|rambit4datain[8]                   ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.431      ; 1.042      ;
; 0.386 ; R9:u3b|rambit7datain[2]                    ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.045      ;
; 0.387 ; R9:u3b|rambit1datain[7]                    ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.046      ;
; 0.388 ; R9:u3b|rambit7datain[6]                    ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.047      ;
; 0.388 ; R9:u3b|rambit3datain[2]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.046      ;
; 0.389 ; R9b:u3c|rambit5datain[5]                   ; R9b:u3c|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.049      ;
; 0.390 ; R9:u3b|rambit1datain[3]                    ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.049      ;
; 0.392 ; R9b:u3c|rambit0datain[6]                   ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.047      ;
; 0.392 ; R9:u3b|rambit7datain[5]                    ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.051      ;
; 0.394 ; R9:u3b|rambit4datain[3]                    ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.048      ;
; 0.395 ; R9:u3b|rambit6datain[5]                    ; R9:u3b|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.049      ;
; 0.395 ; R9:u3b|rambit3datain[0]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.053      ;
; 0.396 ; R9:u3b|rambit7datain[8]                    ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.055      ;
; 0.397 ; R9:u3b|rambit2datain[6]                    ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.055      ;
; 0.397 ; R9:u3b|rambit3datain[3]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.055      ;
; 0.398 ; R9b:u3c|rambit4datain[7]                   ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.058      ;
; 0.398 ; R9:u3b|rambit2datain[8]                    ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.056      ;
; 0.398 ; R9:u3b|rambit4datain[2]                    ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.052      ;
; 0.400 ; bufferedUART:UART|rxBitCount[2]            ; bufferedUART:UART|rxBitCount[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; bufferedUART:UART|rxBitCount[1]            ; bufferedUART:UART|rxBitCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|txByteSent                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[3]            ; bufferedUART:UART|txBitCount[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[2]            ; bufferedUART:UART|txBitCount[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[1]            ; bufferedUART:UART|txBitCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[0]            ; bufferedUART:UART|txBitCount[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][2]                ; UK101keyboard:u9|keys[6][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][2]                ; UK101keyboard:u9|keys[4][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][2]                ; UK101keyboard:u9|keys[3][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; R9:u3b|rambit2datain[2]                    ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.059      ;
; 0.401 ; UK101keyboard:u9|keys[4][5]                ; UK101keyboard:u9|keys[4][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][5]                ; UK101keyboard:u9|keys[3][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][1]                ; UK101keyboard:u9|keys[2][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][1]                ; UK101keyboard:u9|keys[7][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][1]                ; UK101keyboard:u9|keys[0][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][1]                ; UK101keyboard:u9|keys[4][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][7]                ; UK101keyboard:u9|keys[5][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][4]                ; UK101keyboard:u9|keys[5][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][4]                ; UK101keyboard:u9|keys[7][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][4]                ; UK101keyboard:u9|keys[3][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][0]                ; UK101keyboard:u9|keys[0][0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][6]                ; UK101keyboard:u9|keys[5][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][6]                ; UK101keyboard:u9|keys[3][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][3]                ; UK101keyboard:u9|keys[4][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][3]                ; UK101keyboard:u9|keys[6][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][3]                ; UK101keyboard:u9|keys[3][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][3]                ; UK101keyboard:u9|keys[2][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|parity       ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3] ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0] ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2] ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1] ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxdFiltered              ; bufferedUART:UART|rxdFiltered                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][2]                ; UK101keyboard:u9|keys[1][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][2]                ; UK101keyboard:u9|keys[2][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][2]                ; UK101keyboard:u9|keys[7][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][2]                ; UK101keyboard:u9|keys[0][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][5]                ; UK101keyboard:u9|keys[1][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][5]                ; UK101keyboard:u9|keys[5][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][5]                ; UK101keyboard:u9|keys[7][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][5]                ; UK101keyboard:u9|keys[6][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][5]                ; UK101keyboard:u9|keys[2][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R9:u3b|rambit1datain[8]                    ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.061      ;
; 0.402 ; UK101keyboard:u9|keys[1][1]                ; UK101keyboard:u9|keys[1][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][1]                ; UK101keyboard:u9|keys[6][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][1]                ; UK101keyboard:u9|keys[3][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][7]                ; UK101keyboard:u9|keys[4][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][7]                ; UK101keyboard:u9|keys[2][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][7]                ; UK101keyboard:u9|keys[3][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][7]                ; UK101keyboard:u9|keys[1][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][7]                ; UK101keyboard:u9|keys[6][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][7]                ; UK101keyboard:u9|keys[7][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][4]                ; UK101keyboard:u9|keys[1][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][4]                ; UK101keyboard:u9|keys[4][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][4]                ; UK101keyboard:u9|keys[6][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][4]                ; UK101keyboard:u9|keys[2][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][6]                ; UK101keyboard:u9|keys[4][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][6]                ; UK101keyboard:u9|keys[0][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][6]                ; UK101keyboard:u9|keys[1][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][6]                ; UK101keyboard:u9|keys[7][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][6]                ; UK101keyboard:u9|keys[6][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][6]                ; UK101keyboard:u9|keys[2][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; R9:u3b|rambit3datain[8]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.056      ;
; 0.402 ; UK101keyboard:u9|keys[1][3]                ; UK101keyboard:u9|keys[1][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][3]                ; UK101keyboard:u9|keys[5][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][3]                ; UK101keyboard:u9|keys[7][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|release                   ; UK101keyboard:u9|release                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; R9:u3b|rambit3datain[7]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.058      ;
; 0.405 ; R9b:u3c|rambit1datain[6]                   ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.060      ;
; 0.405 ; R9:u3b|rambit7datain[7]                    ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.064      ;
; 0.405 ; R9:u3b|rambit4datain[0]                    ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.442      ; 1.077      ;
; 0.406 ; R9:u3b|rambit0datain[0]                    ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.065      ;
; 0.406 ; R9:u3b|rambit3datain[5]                    ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.060      ;
; 0.408 ; R9:u3b|rambit2datain[3]                    ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.066      ;
; 0.409 ; R9b:u3c|rambit4datain[4]                   ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.064      ;
; 0.409 ; R9:u3b|rambit4datain[5]                    ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.063      ;
; 0.410 ; R9:u3b|rambit4datain[8]                    ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.064      ;
; 0.411 ; R9:u3b|rambit7datain[0]                    ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.071      ;
; 0.415 ; R9b:u3c|rambit4datain[5]                   ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.075      ;
+-------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                        ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.417 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[0]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.684 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[2]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.955      ;
; 0.689 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[3]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.958      ;
; 0.705 ; counter:myCounter|Pre_Q[14] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; counter:myCounter|Pre_Q[16] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[1]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.711 ; counter:myCounter|Pre_Q[15] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; counter:myCounter|Pre_Q[13] ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.885 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[1]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.152      ;
; 1.005 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[2]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.274      ;
; 1.007 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.275      ;
; 1.008 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.276      ;
; 1.009 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[3]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.277      ;
; 1.011 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.279      ;
; 1.011 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.279      ;
; 1.020 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.288      ;
; 1.022 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[3]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.290      ;
; 1.023 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.291      ;
; 1.024 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.292      ;
; 1.024 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.292      ;
; 1.024 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.292      ;
; 1.027 ; counter:myCounter|Pre_Q[14] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.295      ;
; 1.029 ; counter:myCounter|Pre_Q[13] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; counter:myCounter|Pre_Q[15] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.297      ;
; 1.045 ; counter:myCounter|Pre_Q[13] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.313      ;
; 1.098 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.366      ;
; 1.099 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.367      ;
; 1.099 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.367      ;
; 1.103 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.371      ;
; 1.105 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.373      ;
; 1.105 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.373      ;
; 1.121 ; counter:myCounter|Pre_Q[14] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.389      ;
; 1.127 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.396      ;
; 1.129 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.397      ;
; 1.130 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.398      ;
; 1.131 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.399      ;
; 1.133 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.401      ;
; 1.133 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.401      ;
; 1.142 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.410      ;
; 1.144 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.412      ;
; 1.145 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.413      ;
; 1.146 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.414      ;
; 1.146 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.414      ;
; 1.146 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.414      ;
; 1.151 ; counter:myCounter|Pre_Q[13] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.419      ;
; 1.189 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.456      ;
; 1.220 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.488      ;
; 1.221 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.489      ;
; 1.221 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.489      ;
; 1.225 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.493      ;
; 1.227 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.495      ;
; 1.227 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.495      ;
; 1.249 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.517      ;
; 1.249 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.517      ;
; 1.250 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.518      ;
; 1.250 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.518      ;
; 1.250 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.518      ;
; 1.250 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.518      ;
; 1.251 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.519      ;
; 1.252 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.520      ;
; 1.253 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.521      ;
; 1.255 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.523      ;
; 1.255 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.523      ;
; 1.264 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.532      ;
; 1.266 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.534      ;
; 1.267 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.535      ;
; 1.268 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.536      ;
; 1.268 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.536      ;
; 1.289 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.556      ;
; 1.311 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.578      ;
; 1.342 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.610      ;
; 1.343 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.611      ;
; 1.347 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.615      ;
; 1.349 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.617      ;
; 1.349 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.617      ;
; 1.371 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.639      ;
; 1.371 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.639      ;
; 1.372 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.640      ;
; 1.372 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.640      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.485 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.638 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.905      ;
; 0.710 ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.715 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.720 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.724 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.991      ;
; 0.726 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.727 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.727 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.727 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.727 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.746 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.014      ;
; 0.747 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.015      ;
; 0.750 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.018      ;
; 0.754 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.022      ;
; 0.784 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.052      ;
; 0.835 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.103      ;
; 0.894 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.161      ;
; 0.921 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.189      ;
; 1.016 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.031 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.034 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.037 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.305      ;
; 1.040 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.042 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.046 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.049 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.050 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.061 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.061 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.061 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.066 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.334      ;
; 1.069 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.337      ;
; 1.070 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.338      ;
; 1.078 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.084 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.352      ;
; 1.106 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.374      ;
; 1.133 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.400      ;
; 1.134 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.402      ;
; 1.138 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.138 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.141 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.408      ;
; 1.147 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.415      ;
; 1.151 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.153 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.156 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.424      ;
; 1.159 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.427      ;
; 1.161 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.428      ;
; 1.162 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.429      ;
; 1.162 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.430      ;
; 1.164 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.431      ;
; 1.168 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.168 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.168 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.170 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.438      ;
; 1.171 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.439      ;
; 1.172 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.180 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.448      ;
; 1.183 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.450      ;
; 1.183 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.450      ;
; 1.191 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.459      ;
; 1.200 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.468      ;
; 1.206 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.474      ;
; 1.225 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.493      ;
; 1.234 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.501      ;
; 1.236 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.503      ;
; 1.256 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.524      ;
; 1.260 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.527      ;
; 1.260 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.528      ;
; 1.263 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.530      ;
; 1.266 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.533      ;
; 1.266 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.533      ;
; 1.266 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.533      ;
; 1.266 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.533      ;
; 1.266 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.533      ;
; 1.266 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.533      ;
; 1.266 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.533      ;
; 1.266 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.533      ;
; 1.269 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.536      ;
; 1.273 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.540      ;
; 1.275 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.542      ;
; 1.278 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.546      ;
; 1.278 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.546      ;
; 1.281 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.549      ;
; 1.282 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.550      ;
; 1.284 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.552      ;
; 1.286 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.553      ;
; 1.290 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.557      ;
; 1.290 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.557      ;
; 1.293 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.561      ;
; 1.302 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.570      ;
; 1.305 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.572      ;
; 1.313 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.581      ;
; 1.313 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.581      ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.785 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.138      ;
; 14.785 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.138      ;
; 14.785 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.138      ;
; 14.785 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.138      ;
; 14.785 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.138      ;
; 14.785 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.138      ;
; 15.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.116      ;
; 15.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.116      ;
; 15.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.116      ;
; 15.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.116      ;
; 15.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.116      ;
; 15.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.116      ;
; 15.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.116      ;
; 15.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.116      ;
; 15.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.116      ;
; 15.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.116      ;
; 17.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.310      ;
; 17.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.310      ;
; 17.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.310      ;
; 17.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.310      ;
; 17.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.310      ;
; 17.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.310      ;
; 18.306 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 1.622      ;
; 18.306 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 1.622      ;
; 18.306 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 1.622      ;
; 18.306 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 1.622      ;
; 18.306 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 1.622      ;
; 18.306 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 1.622      ;
; 18.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.371      ;
; 18.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.371      ;
; 18.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.371      ;
; 18.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.371      ;
; 18.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.371      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 16.958 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.582      ; 5.626      ;
; 17.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.598      ; 5.180      ;
; 17.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.598      ; 5.180      ;
; 17.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.598      ; 5.180      ;
; 17.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.598      ; 5.180      ;
; 17.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.598      ; 5.180      ;
; 17.420 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.598      ; 5.180      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.986 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.254      ;
; 0.986 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.254      ;
; 0.986 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.254      ;
; 0.986 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.254      ;
; 0.986 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.254      ;
; 1.283 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.550      ;
; 1.283 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.550      ;
; 1.283 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.550      ;
; 1.283 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.550      ;
; 1.283 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.550      ;
; 1.283 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.550      ;
; 1.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.110      ;
; 1.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.110      ;
; 1.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.110      ;
; 1.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.110      ;
; 1.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.110      ;
; 1.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.110      ;
; 3.178 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.452      ;
; 3.178 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.452      ;
; 3.178 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.452      ;
; 3.178 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.452      ;
; 3.178 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.452      ;
; 3.178 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.452      ;
; 3.178 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.452      ;
; 3.178 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.452      ;
; 3.178 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.452      ;
; 3.178 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.452      ;
; 4.010 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 4.272      ;
; 4.010 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 4.272      ;
; 4.010 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 4.272      ;
; 4.010 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 4.272      ;
; 4.010 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 4.272      ;
; 4.010 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 4.272      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.020 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.067      ; 4.302      ;
; 1.020 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.067      ; 4.302      ;
; 1.020 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.067      ; 4.302      ;
; 1.020 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.067      ; 4.302      ;
; 1.020 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.067      ; 4.302      ;
; 1.020 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.067      ; 4.302      ;
; 1.434 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.051      ; 4.700      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -2.884 ; -2.884        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.084  ; 0.000         ;
; clk                                             ; 13.264 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 14.058 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.006 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.130 ; 0.000         ;
; clk                                             ; 0.193 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.216 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 17.514 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 18.551 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.477 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.493 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.262   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.733   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.321  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.747 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.884 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.256     ; 3.555      ;
; -2.847 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.256     ; 3.518      ;
; -2.800 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.256     ; 3.471      ;
; -2.789 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.256     ; 3.460      ;
; -2.776 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.256     ; 3.447      ;
; -2.774 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.256     ; 3.445      ;
; -1.061 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.256     ; 1.732      ;
; -0.923 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.256     ; 1.594      ;
; 33.962 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.028     ; 5.044      ;
; 34.119 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.028     ; 4.887      ;
; 34.295 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 4.704      ;
; 34.376 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 4.623      ;
; 34.403 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.028     ; 4.603      ;
; 34.653 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 4.346      ;
; 36.437 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.553      ;
; 36.437 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.553      ;
; 36.437 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.553      ;
; 36.437 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.553      ;
; 36.437 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.553      ;
; 36.437 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.553      ;
; 36.437 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.553      ;
; 36.437 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.553      ;
; 36.437 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.553      ;
; 36.437 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.553      ;
; 36.458 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.532      ;
; 36.458 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.532      ;
; 36.458 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.532      ;
; 36.458 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.532      ;
; 36.458 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.532      ;
; 36.458 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.532      ;
; 36.458 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.532      ;
; 36.458 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.532      ;
; 36.458 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.532      ;
; 36.458 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.532      ;
; 36.475 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.515      ;
; 36.475 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.515      ;
; 36.475 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.515      ;
; 36.475 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.515      ;
; 36.475 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.515      ;
; 36.475 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.515      ;
; 36.475 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.515      ;
; 36.475 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.515      ;
; 36.475 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.515      ;
; 36.475 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.515      ;
; 36.599 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.391      ;
; 36.599 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.391      ;
; 36.599 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.391      ;
; 36.599 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.391      ;
; 36.599 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.391      ;
; 36.599 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.391      ;
; 36.599 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.391      ;
; 36.599 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.391      ;
; 36.599 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.391      ;
; 36.599 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.391      ;
; 36.839 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.158      ;
; 36.839 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.158      ;
; 36.839 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.158      ;
; 36.839 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.158      ;
; 36.839 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.158      ;
; 36.839 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.158      ;
; 36.839 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.158      ;
; 36.839 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.158      ;
; 36.839 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.158      ;
; 36.839 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.158      ;
; 36.860 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.137      ;
; 36.860 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.137      ;
; 36.860 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.137      ;
; 36.860 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.137      ;
; 36.860 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.137      ;
; 36.860 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.137      ;
; 36.860 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.137      ;
; 36.860 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.137      ;
; 36.860 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.137      ;
; 36.860 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.137      ;
; 36.877 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.120      ;
; 36.877 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.120      ;
; 36.877 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.120      ;
; 36.877 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.120      ;
; 36.877 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.120      ;
; 36.877 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.120      ;
; 36.877 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.120      ;
; 36.877 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.120      ;
; 36.877 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.120      ;
; 36.877 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.120      ;
; 36.995 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 2.002      ;
; 37.001 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.996      ;
; 37.001 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.996      ;
; 37.001 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.996      ;
; 37.001 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.996      ;
; 37.001 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.996      ;
; 37.001 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.996      ;
; 37.001 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.996      ;
; 37.001 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.996      ;
; 37.001 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.996      ;
; 37.001 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]                                        ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.996      ;
; 37.025 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]                                        ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.972      ;
; 37.186 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                        ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.811      ;
; 37.269 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]                                        ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.728      ;
; 37.296 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.701      ;
; 37.296 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                     ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.701      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.084  ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.975      ;
; 0.111  ; UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.948      ;
; 0.113  ; UK101TextDisplay_svga_800x600:u6|horizCount[7]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.946      ;
; 0.116  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.950      ;
; 0.123  ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.936      ;
; 0.129  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.937      ;
; 0.135  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.931      ;
; 0.142  ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.917      ;
; 0.143  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.923      ;
; 0.149  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.917      ;
; 0.150  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.916      ;
; 0.151  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.908      ;
; 0.154  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.912      ;
; 0.159  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.907      ;
; 0.163  ; UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.896      ;
; 0.163  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.903      ;
; 0.165  ; UK101TextDisplay_svga_800x600:u6|horizCount[7]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.894      ;
; 0.168  ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5]                                                                ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.898      ;
; 0.169  ; UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.890      ;
; 0.188  ; UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.871      ;
; 0.195  ; UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.864      ;
; 0.208  ; UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                                   ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.851      ;
; 14.596 ; T65:u1|IR[4]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.319      ;
; 14.836 ; T65:u1|MCycle[1]                                                                                                 ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 5.073      ;
; 14.991 ; T65:u1|MCycle[0]                                                                                                 ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.918      ;
; 15.013 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.876      ;
; 15.058 ; T65:u1|MCycle[2]                                                                                                 ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.851      ;
; 15.095 ; T65:u1|IR[0]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 4.821      ;
; 15.135 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.754      ;
; 15.140 ; T65:u1|IR[2]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 4.776      ;
; 15.150 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.739      ;
; 15.184 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 4.709      ;
; 15.272 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.617      ;
; 15.289 ; T65:u1|DL[0]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.624      ;
; 15.299 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.099      ; 4.809      ;
; 15.306 ; T65:u1|BAH[3]                                                                                                    ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.583      ;
; 15.318 ; T65:u1|IR[4]                                                                                                     ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 4.794      ;
; 15.321 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 4.572      ;
; 15.332 ; T65:u1|IR[4]                                                                                                     ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 4.780      ;
; 15.335 ; T65:u1|PC[1]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.577      ;
; 15.342 ; T65:u1|DL[1]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.571      ;
; 15.370 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.101      ; 4.740      ;
; 15.370 ; T65:u1|PC[11]                                                                                                    ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 4.523      ;
; 15.371 ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 4.381      ;
; 15.383 ; T65:u1|IR[3]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 4.533      ;
; 15.412 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 4.700      ;
; 15.418 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 4.694      ;
; 15.419 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[6]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.478      ;
; 15.459 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.430      ;
; 15.463 ; T65:u1|PC[0]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.449      ;
; 15.465 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.102      ; 4.646      ;
; 15.473 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.424      ;
; 15.485 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.102      ; 4.626      ;
; 15.490 ; T65:u1|Set_Addr_To_r[1]                                                                                          ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.399      ;
; 15.490 ; T65:u1|BAH[3]                                                                                                    ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.399      ;
; 15.492 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.101      ; 4.618      ;
; 15.501 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.388      ;
; 15.518 ; T65:u1|IR[1]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 4.398      ;
; 15.537 ; T65:u1|IR[4]                                                                                                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.101      ; 4.573      ;
; 15.539 ; T65:u1|MCycle[1]                                                                                                 ; R9b:u3c|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.093      ; 4.563      ;
; 15.541 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[6]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.356      ;
; 15.544 ; T65:u1|Set_Addr_To_r[0]                                                                                          ; R9b:u3c|q[4]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.345      ;
; 15.554 ; T65:u1|PC[11]                                                                                                    ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 4.339      ;
; 15.558 ; T65:u1|MCycle[1]                                                                                                 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.548      ;
; 15.561 ; T65:u1|IR[4]                                                                                                     ; R9b:u3c|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 4.551      ;
; 15.570 ; T65:u1|Set_Addr_To_r[1]                                                                                          ; R9b:u3c|q[3]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.319      ;
; 15.572 ; T65:u1|MCycle[1]                                                                                                 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.534      ;
; 15.581 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.308      ;
; 15.590 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[6]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 4.311      ;
; 15.590 ; R9b:u3c|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.236     ; 4.161      ;
; 15.595 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.302      ;
; 15.610 ; T65:u1|MCycle[1]                                                                                                 ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.095      ; 4.494      ;
; 15.620 ; T65:u1|DL[2]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.293      ;
; 15.623 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.266      ;
; 15.630 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 4.263      ;
; 15.639 ; T65:u1|BAH[3]                                                                                                    ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.258      ;
; 15.644 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 4.257      ;
; 15.652 ; T65:u1|MCycle[1]                                                                                                 ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.454      ;
; 15.658 ; T65:u1|MCycle[1]                                                                                                 ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.448      ;
; 15.659 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit0datain[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 4.232      ;
; 15.659 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit0datain[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 4.232      ;
; 15.659 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit3datain[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 4.232      ;
; 15.659 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit7datain[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 4.232      ;
; 15.659 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit2datain[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 4.232      ;
; 15.666 ; T65:u1|IR[4]                                                                                                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 4.446      ;
; 15.666 ; T65:u1|BAH[2]                                                                                                    ; R9b:u3c|q[4]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.223      ;
; 15.672 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 4.221      ;
; 15.690 ; R9b:u3c|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_we_reg ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 4.070      ;
; 15.694 ; T65:u1|MCycle[0]                                                                                                 ; R9b:u3c|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.093      ; 4.408      ;
; 15.694 ; T65:u1|DL[3]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.219      ;
; 15.703 ; T65:u1|PC[11]                                                                                                    ; R9b:u3c|q[5]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 4.198      ;
; 15.704 ; T65:u1|PC[14]                                                                                                    ; R9b:u3c|rambit6datain[8]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.195      ;
; 15.705 ; T65:u1|MCycle[1]                                                                                                 ; R9b:u3c|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.096      ; 4.400      ;
; 15.710 ; T65:u1|PC[2]                                                                                                     ; bufferedUART:UART|func_reset                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.202      ;
; 15.713 ; T65:u1|MCycle[0]                                                                                                 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.393      ;
; 15.714 ; T65:u1|BAH[3]                                                                                                    ; R9b:u3c|q[7]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.175      ;
; 15.715 ; T65:u1|PC[10]                                                                                                    ; R9b:u3c|q[4]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 4.178      ;
; 15.725 ; T65:u1|MCycle[1]                                                                                                 ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.096      ; 4.380      ;
; 15.727 ; T65:u1|MCycle[0]                                                                                                 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.379      ;
; 15.732 ; T65:u1|MCycle[1]                                                                                                 ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.095      ; 4.372      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                 ;
+--------+-------------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 13.264 ; T65:u1|IR[4]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.103      ; 7.746      ;
; 13.264 ; T65:u1|IR[4]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.103      ; 7.746      ;
; 13.264 ; T65:u1|IR[4]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.103      ; 7.746      ;
; 13.264 ; T65:u1|IR[4]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.103      ; 7.746      ;
; 13.504 ; T65:u1|MCycle[1]        ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 7.500      ;
; 13.504 ; T65:u1|MCycle[1]        ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 7.500      ;
; 13.504 ; T65:u1|MCycle[1]        ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 7.500      ;
; 13.504 ; T65:u1|MCycle[1]        ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 7.500      ;
; 13.659 ; T65:u1|MCycle[0]        ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 7.345      ;
; 13.659 ; T65:u1|MCycle[0]        ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 7.345      ;
; 13.659 ; T65:u1|MCycle[0]        ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 7.345      ;
; 13.659 ; T65:u1|MCycle[0]        ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 7.345      ;
; 13.726 ; T65:u1|MCycle[2]        ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 7.278      ;
; 13.726 ; T65:u1|MCycle[2]        ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 7.278      ;
; 13.726 ; T65:u1|MCycle[2]        ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 7.278      ;
; 13.726 ; T65:u1|MCycle[2]        ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 7.278      ;
; 13.763 ; T65:u1|IR[0]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 7.248      ;
; 13.763 ; T65:u1|IR[0]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 7.248      ;
; 13.763 ; T65:u1|IR[0]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 7.248      ;
; 13.763 ; T65:u1|IR[0]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 7.248      ;
; 13.808 ; T65:u1|IR[2]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 7.203      ;
; 13.808 ; T65:u1|IR[2]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 7.203      ;
; 13.808 ; T65:u1|IR[2]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 7.203      ;
; 13.808 ; T65:u1|IR[2]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 7.203      ;
; 14.029 ; T65:u1|DL[0]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.979      ;
; 14.029 ; T65:u1|DL[0]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.979      ;
; 14.029 ; T65:u1|DL[0]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.979      ;
; 14.029 ; T65:u1|DL[0]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.979      ;
; 14.051 ; T65:u1|IR[3]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.960      ;
; 14.051 ; T65:u1|IR[3]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.960      ;
; 14.051 ; T65:u1|IR[3]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.960      ;
; 14.051 ; T65:u1|IR[3]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.960      ;
; 14.186 ; T65:u1|IR[1]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.825      ;
; 14.186 ; T65:u1|IR[1]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.825      ;
; 14.186 ; T65:u1|IR[1]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.825      ;
; 14.186 ; T65:u1|IR[1]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.104      ; 6.825      ;
; 14.188 ; T65:u1|PC[0]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.819      ;
; 14.188 ; T65:u1|PC[0]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.819      ;
; 14.188 ; T65:u1|PC[0]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.819      ;
; 14.188 ; T65:u1|PC[0]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.819      ;
; 14.341 ; T65:u1|PC[1]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.666      ;
; 14.341 ; T65:u1|PC[1]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.666      ;
; 14.341 ; T65:u1|PC[1]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.666      ;
; 14.341 ; T65:u1|PC[1]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.666      ;
; 14.354 ; T65:u1|DL[1]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.654      ;
; 14.354 ; T65:u1|DL[1]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.654      ;
; 14.354 ; T65:u1|DL[1]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.654      ;
; 14.354 ; T65:u1|DL[1]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.654      ;
; 14.656 ; T65:u1|DL[3]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.352      ;
; 14.656 ; T65:u1|DL[3]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.352      ;
; 14.656 ; T65:u1|DL[3]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.352      ;
; 14.656 ; T65:u1|DL[3]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.352      ;
; 14.690 ; T65:u1|DL[2]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.318      ;
; 14.690 ; T65:u1|DL[2]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.318      ;
; 14.690 ; T65:u1|DL[2]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.318      ;
; 14.690 ; T65:u1|DL[2]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.318      ;
; 14.705 ; T65:u1|PC[5]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.302      ;
; 14.705 ; T65:u1|PC[5]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.302      ;
; 14.705 ; T65:u1|PC[5]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.302      ;
; 14.705 ; T65:u1|PC[5]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.302      ;
; 14.710 ; T65:u1|DL[5]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.298      ;
; 14.710 ; T65:u1|DL[5]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.298      ;
; 14.710 ; T65:u1|DL[5]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.298      ;
; 14.710 ; T65:u1|DL[5]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.298      ;
; 14.728 ; T65:u1|PC[3]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.279      ;
; 14.728 ; T65:u1|PC[3]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.279      ;
; 14.728 ; T65:u1|PC[3]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.279      ;
; 14.728 ; T65:u1|PC[3]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.279      ;
; 14.744 ; T65:u1|PC[4]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.263      ;
; 14.744 ; T65:u1|PC[4]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.263      ;
; 14.744 ; T65:u1|PC[4]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.263      ;
; 14.744 ; T65:u1|PC[4]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.263      ;
; 14.762 ; T65:u1|DL[4]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.246      ;
; 14.762 ; T65:u1|DL[4]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.246      ;
; 14.762 ; T65:u1|DL[4]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.246      ;
; 14.762 ; T65:u1|DL[4]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 6.246      ;
; 14.776 ; T65:u1|PC[2]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.231      ;
; 14.776 ; T65:u1|PC[2]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.231      ;
; 14.776 ; T65:u1|PC[2]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.231      ;
; 14.776 ; T65:u1|PC[2]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.231      ;
; 14.876 ; T65:u1|PC[6]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.131      ;
; 14.876 ; T65:u1|PC[6]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.131      ;
; 14.876 ; T65:u1|PC[6]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.131      ;
; 14.876 ; T65:u1|PC[6]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.100      ; 6.131      ;
; 15.028 ; T65:u1|DL[6]            ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 5.980      ;
; 15.028 ; T65:u1|DL[6]            ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 5.980      ;
; 15.028 ; T65:u1|DL[6]            ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 5.980      ;
; 15.028 ; T65:u1|DL[6]            ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.101      ; 5.980      ;
; 15.219 ; T65:u1|Set_Addr_To_r[0] ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.093      ; 5.781      ;
; 15.219 ; T65:u1|Set_Addr_To_r[0] ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.093      ; 5.781      ;
; 15.219 ; T65:u1|Set_Addr_To_r[0] ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.093      ; 5.781      ;
; 15.219 ; T65:u1|Set_Addr_To_r[0] ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.093      ; 5.781      ;
; 15.220 ; T65:u1|S[1]             ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.093      ; 5.780      ;
; 15.220 ; T65:u1|S[1]             ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.093      ; 5.780      ;
; 15.220 ; T65:u1|S[1]             ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.093      ; 5.780      ;
; 15.220 ; T65:u1|S[1]             ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.093      ; 5.780      ;
; 15.270 ; T65:u1|Set_Addr_To_r[1] ; OutLatch:io3|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.093      ; 5.730      ;
; 15.270 ; T65:u1|Set_Addr_To_r[1] ; OutLatch:io3|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.093      ; 5.730      ;
; 15.270 ; T65:u1|Set_Addr_To_r[1] ; OutLatch:io3|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.093      ; 5.730      ;
; 15.270 ; T65:u1|Set_Addr_To_r[1] ; OutLatch:io3|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.093      ; 5.730      ;
+--------+-------------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.058 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.666      ;
; 14.152 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.574      ;
; 14.154 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.570      ;
; 14.178 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.546      ;
; 14.251 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.473      ;
; 14.259 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.465      ;
; 14.262 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.464      ;
; 14.272 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.454      ;
; 14.273 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.451      ;
; 14.289 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.422      ;
; 14.330 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 5.384      ;
; 14.359 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.367      ;
; 14.367 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.359      ;
; 14.381 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                          ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.343      ;
; 14.399 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.312      ;
; 14.407 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.317      ;
; 14.409 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.302      ;
; 14.426 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 5.288      ;
; 14.430 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.294      ;
; 14.434 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.474      ;
; 14.457 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.443      ;
; 14.482 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.419      ;
; 14.489 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.237      ;
; 14.496 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.215      ;
; 14.503 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.221      ;
; 14.504 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.207      ;
; 14.522 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.189      ;
; 14.523 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 5.191      ;
; 14.524 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.384      ;
; 14.527 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.197      ;
; 14.530 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 5.184      ;
; 14.540 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.184      ;
; 14.544 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.364      ;
; 14.545 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 5.169      ;
; 14.549 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                          ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.177      ;
; 14.550 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.174      ;
; 14.554 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.354      ;
; 14.567 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.333      ;
; 14.577 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.323      ;
; 14.589 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.135      ;
; 14.592 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.309      ;
; 14.600 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.124      ;
; 14.601 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.300      ;
; 14.602 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.299      ;
; 14.608 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.116      ;
; 14.611 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 5.103      ;
; 14.622 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.102      ;
; 14.624 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.087      ;
; 14.625 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.099      ;
; 14.626 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.085      ;
; 14.634 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.274      ;
; 14.637 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.087      ;
; 14.641 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.267      ;
; 14.642 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.069      ;
; 14.644 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.264      ;
; 14.645 ; UK101keyboard:u9|keys[2][1]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.251      ;
; 14.645 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.079      ;
; 14.645 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                      ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.079      ;
; 14.649 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.259      ;
; 14.664 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.236      ;
; 14.672 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.228      ;
; 14.681 ; UK101keyboard:u9|keys[4][3]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.219      ;
; 14.686 ; InternalRam1K:u3d|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.025      ;
; 14.689 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.212      ;
; 14.691 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.033      ;
; 14.697 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.204      ;
; 14.709 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.015      ;
; 14.711 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.190      ;
; 14.721 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 4.990      ;
; 14.721 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                      ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.003      ;
; 14.721 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.180      ;
; 14.729 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 4.982      ;
; 14.729 ; UK101keyboard:u9|keys[6][3]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.167      ;
; 14.730 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                      ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.994      ;
; 14.731 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.177      ;
; 14.733 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a1~porta_we_reg ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 4.981      ;
; 14.733 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                          ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.257     ; 4.997      ;
; 14.737 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 4.974      ;
; 14.739 ; UK101keyboard:u9|keys[7][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.169      ;
; 14.740 ; UK101keyboard:u9|keys[4][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.160      ;
; 14.741 ; UK101keyboard:u9|keys[2][1]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.155      ;
; 14.741 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                      ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.983      ;
; 14.765 ; UK101keyboard:u9|keys[2][1]                                                                                ; T65:u1|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.131      ;
; 14.767 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.957      ;
; 14.771 ; UK101keyboard:u9|keys[2][2]                                                                                ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.137      ;
; 14.777 ; UK101keyboard:u9|keys[4][3]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.123      ;
; 14.788 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.936      ;
; 14.790 ; UK101keyboard:u9|keys[4][1]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.106      ;
; 14.794 ; UK101keyboard:u9|keys[0][0]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.102      ;
; 14.794 ; UK101keyboard:u9|keys[6][2]                                                                                ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.106      ;
; 14.796 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.928      ;
; 14.797 ; UK101keyboard:u9|keys[3][2]                                                                                ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.103      ;
; 14.804 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                      ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.920      ;
; 14.808 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.093      ;
; 14.812 ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                          ; T65:u1|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.255     ; 4.920      ;
; 14.816 ; UK101keyboard:u9|keys[1][2]                                                                                ; T65:u1|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.085      ;
; 14.818 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                      ; T65:u1|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.906      ;
; 14.819 ; UK101keyboard:u9|keys[0][2]                                                                                ; T65:u1|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.082      ;
; 14.825 ; UK101keyboard:u9|keys[6][3]                                                                                ; T65:u1|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.071      ;
; 14.827 ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                      ; T65:u1|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.897      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.006 ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.646      ; 1.736      ;
; 0.036 ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.646      ; 1.766      ;
; 0.058 ; T65:u1|PC[15]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.635      ; 1.777      ;
; 0.102 ; T65:u1|X[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.649      ; 1.835      ;
; 0.140 ; T65:u1|X[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.648      ; 1.872      ;
; 0.154 ; T65:u1|ABC[7]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.648      ; 1.886      ;
; 0.186 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:u1|RstCycle                    ; T65:u1|RstCycle                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:u1|P[7]                        ; T65:u1|P[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:u1|P[1]                        ; T65:u1|P[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.225 ; T65:u1|Write_Data_r[1]             ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.650      ; 1.959      ;
; 0.238 ; T65:u1|Write_Data_r[2]             ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.692      ; 1.930      ;
; 0.254 ; T65:u1|Y[7]                        ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.647      ; 1.985      ;
; 0.267 ; T65:u1|X[5]                        ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.649      ; 2.000      ;
; 0.270 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.277 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.398      ;
; 0.282 ; T65:u1|Write_Data_r[2]             ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.695      ; 1.977      ;
; 0.290 ; T65:u1|PC[15]                      ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.681      ; 1.971      ;
; 0.300 ; T65:u1|P[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.650      ; 2.034      ;
; 0.300 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.646      ; 2.034      ;
; 0.310 ; T65:u1|X[5]                        ; kbRowSel[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.698      ; 2.008      ;
; 0.344 ; T65:u1|X[4]                        ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.698      ; 2.042      ;
; 0.347 ; T65:u1|Write_Data_r[2]             ; kbRowSel[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.695      ; 2.042      ;
; 0.365 ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.485      ;
; 0.372 ; T65:u1|X[7]                        ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.694      ; 2.066      ;
; 0.374 ; T65:u1|DL[5]                       ; T65:u1|PC[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.495      ;
; 0.377 ; T65:u1|X[3]                        ; kbRowSel[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.695      ; 2.072      ;
; 0.380 ; T65:u1|X[1]                        ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.619      ; 1.999      ;
; 0.386 ; T65:u1|ABC[7]                      ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.694      ; 2.080      ;
; 0.393 ; T65:u1|DL[3]                       ; T65:u1|PC[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.514      ;
; 0.399 ; T65:u1|DL[2]                       ; T65:u1|PC[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.520      ;
; 0.411 ; T65:u1|P[4]                        ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.648      ; 2.143      ;
; 0.421 ; T65:u1|X[0]                        ; T65:u1|BusA_r[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.541      ;
; 0.421 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.692      ; 2.217      ;
; 0.423 ; T65:u1|ABC[6]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.648      ; 2.155      ;
; 0.425 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.546      ;
; 0.430 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.533      ; 2.067      ;
; 0.444 ; T65:u1|AD[0]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.642      ; 2.170      ;
; 0.444 ; T65:u1|AD[0]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.642      ; 2.170      ;
; 0.444 ; T65:u1|AD[0]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.642      ; 2.170      ;
; 0.452 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.533      ; 2.089      ;
; 0.454 ; T65:u1|P[4]                        ; kbRowSel[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.697      ; 2.151      ;
; 0.457 ; T65:u1|Write_Data_r[1]             ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.696      ; 2.153      ;
; 0.460 ; T65:u1|Write_Data_r[2]             ; kbRowSel[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.694      ; 2.154      ;
; 0.480 ; T65:u1|DL[0]                       ; T65:u1|PC[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.601      ;
; 0.481 ; T65:u1|P[4]                        ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.697      ; 2.178      ;
; 0.483 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.530      ; 2.117      ;
; 0.484 ; T65:u1|S[0]                        ; T65:u1|S[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.533      ; 2.121      ;
; 0.486 ; T65:u1|Y[7]                        ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.693      ; 2.179      ;
; 0.487 ; T65:u1|DL[6]                       ; T65:u1|PC[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.608      ;
; 0.487 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.533      ; 2.124      ;
; 0.491 ; T65:u1|X[2]                        ; kbRowSel[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 2.113      ;
; 0.497 ; T65:u1|DL[7]                       ; T65:u1|PC[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.618      ;
; 0.506 ; T65:u1|Y[5]                        ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.651      ; 2.241      ;
; 0.511 ; T65:u1|AD[0]                       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.653      ; 2.248      ;
; 0.516 ; T65:u1|BusA_r[3]                   ; T65:u1|Y[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.634      ;
; 0.517 ; T65:u1|BAH[2]                      ; T65:u1|BAH[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.638      ;
; 0.523 ; T65:u1|BAH[3]                      ; T65:u1|BAH[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.525 ; T65:u1|PC[6]                       ; T65:u1|PC[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.527 ; T65:u1|PC[7]                       ; T65:u1|PC[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.648      ;
; 0.530 ; T65:u1|P[6]                        ; T65:u1|P[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; T65:u1|PC[5]                       ; T65:u1|PC[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.652      ;
; 0.533 ; T65:u1|ABC[1]                      ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.619      ; 2.152      ;
; 0.533 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.533      ; 2.170      ;
; 0.535 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; T65:u1|Write_Data_r[2]             ; kbRowSel[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.620      ; 2.156      ;
; 0.537 ; T65:u1|X[5]                        ; T65:u1|BusA_r[5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.659      ;
; 0.540 ; T65:u1|PC[4]                       ; T65:u1|PC[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.661      ;
; 0.542 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.530      ; 2.176      ;
; 0.545 ; T65:u1|X[4]                        ; T65:u1|BusA_r[4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.665      ;
; 0.546 ; T65:u1|X[0]                        ; kbRowSel[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 2.168      ;
; 0.548 ; T65:u1|PC[2]                       ; T65:u1|PC[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.669      ;
; 0.548 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.838      ;
; 0.549 ; T65:u1|Y[5]                        ; kbRowSel[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.700      ; 2.249      ;
; 0.549 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.839      ;
; 0.551 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.672      ;
; 0.553 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.674      ;
; 0.560 ; T65:u1|BAL[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.644      ; 2.288      ;
; 0.560 ; T65:u1|BAL[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.644      ; 2.288      ;
; 0.560 ; T65:u1|BAL[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.644      ; 2.288      ;
; 0.561 ; T65:u1|PC[11]                      ; T65:u1|PC[11]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.682      ;
; 0.563 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.514      ; 2.181      ;
; 0.563 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.514      ; 2.181      ;
; 0.563 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.514      ; 2.181      ;
; 0.563 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.514      ; 2.181      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                          ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.130 ; R9b:u3c|rambit4datain[8]                 ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.462      ;
; 0.137 ; R9:u3b|rambit7datain[2]                  ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.465      ;
; 0.138 ; R9:u3b|rambit4datain[3]                  ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.463      ;
; 0.138 ; R9:u3b|rambit6datain[5]                  ; R9:u3b|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.463      ;
; 0.138 ; R9:u3b|rambit3datain[2]                  ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.466      ;
; 0.139 ; R9:u3b|rambit0datain[4]                  ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.467      ;
; 0.140 ; R9:u3b|rambit7datain[5]                  ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.468      ;
; 0.140 ; R9:u3b|rambit0datain[1]                  ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.468      ;
; 0.141 ; R9:u3b|rambit7datain[0]                  ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.471      ;
; 0.142 ; R9:u3b|rambit2datain[6]                  ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.470      ;
; 0.143 ; R9:u3b|rambit2datain[8]                  ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; R9:u3b|rambit7datain[8]                  ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; R9:u3b|rambit3datain[3]                  ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.471      ;
; 0.144 ; R9b:u3c|rambit4datain[7]                 ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.475      ;
; 0.144 ; R9b:u3c|rambit6datain[8]                 ; R9b:u3c|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.476      ;
; 0.144 ; R9:u3b|rambit4datain[0]                  ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.480      ;
; 0.144 ; R9:u3b|rambit3datain[0]                  ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.472      ;
; 0.144 ; R9:u3b|rambit3datain[5]                  ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.469      ;
; 0.145 ; R9:u3b|rambit1datain[7]                  ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; R9:u3b|rambit4datain[2]                  ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.471      ;
; 0.147 ; R9:u3b|rambit7datain[6]                  ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; R9:u3b|rambit4datain[8]                  ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; R9b:u3c|rambit4datain[2]                 ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; R9b:u3c|rambit4datain[5]                 ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; R9b:u3c|rambit0datain[6]                 ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; R9:u3b|rambit1datain[3]                  ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; R9:u3b|rambit1datain[8]                  ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; R9:u3b|rambit4datain[1]                  ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.484      ;
; 0.149 ; R9b:u3c|rambit5datain[5]                 ; R9b:u3c|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.475      ;
; 0.149 ; R9:u3b|rambit7datain[7]                  ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; R9:u3b|rambit0datain[0]                  ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; R9:u3b|rambit3datain[8]                  ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; R9:u3b|rambit2datain[2]                  ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; R9:u3b|rambit4datain[5]                  ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; R9:u3b|rambit3datain[7]                  ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; R9:u3b|rambit3datain[6]                  ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; R9b:u3c|rambit3datain[4]                 ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; R9:u3b|rambit2datain[3]                  ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; R9:u3b|rambit4datain[4]                  ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.489      ;
; 0.154 ; R9b:u3c|rambit1datain[6]                 ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; R9:u3b|rambit1datain[1]                  ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.482      ;
; 0.157 ; R9b:u3c|rambit5datain[4]                 ; R9b:u3c|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.483      ;
; 0.157 ; R9b:u3c|rambit0datain[4]                 ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; R9:u3b|rambit1datain[4]                  ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.484      ;
; 0.158 ; R9:u3b|rambit2datain[7]                  ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; R9:u3b|rambit4datain[6]                  ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; R9:u3b|rambit3datain[1]                  ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.486      ;
; 0.159 ; R9b:u3c|rambit5datain[3]                 ; R9b:u3c|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; R9b:u3c|rambit1datain[3]                 ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; R9b:u3c|rambit4datain[4]                 ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; R9:u3b|rambit0datain[2]                  ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.217      ; 0.481      ;
; 0.161 ; R9:u3b|rambit4datain[7]                  ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; R9b:u3c|rambit1datain[4]                 ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; R9:u3b|rambit2datain[5]                  ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.490      ;
; 0.162 ; R9:u3b|rambit5datain[2]                  ; R9:u3b|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; R9:u3b|rambit7datain[3]                  ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.490      ;
; 0.163 ; R9b:u3c|rambit2datain[3]                 ; R9b:u3c|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; R9b:u3c|rambit5datain[6]                 ; R9b:u3c|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; R9b:u3c|rambit0datain[3]                 ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; R9b:u3c|rambit4datain[0]                 ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; R9b:u3c|rambit3datain[3]                 ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.491      ;
; 0.165 ; R9:u3b|rambit1datain[6]                  ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.493      ;
; 0.166 ; R9b:u3c|rambit1datain[5]                 ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; R9:u3b|rambit7datain[1]                  ; R9:u3b|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 0.503      ;
; 0.168 ; R9b:u3c|rambit7datain[3]                 ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.493      ;
; 0.168 ; R9b:u3c|rambit7datain[6]                 ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.492      ;
; 0.168 ; R9:u3b|rambit1datain[5]                  ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.496      ;
; 0.169 ; R9:u3b|rambit5datain[1]                  ; R9:u3b|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.495      ;
; 0.170 ; R9b:u3c|rambit4datain[6]                 ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.494      ;
; 0.171 ; R9b:u3c|rambit7datain[0]                 ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.495      ;
; 0.173 ; R9:u3b|rambit2datain[0]                  ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.498      ;
; 0.173 ; R9:u3b|rambit5datain[0]                  ; R9:u3b|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.499      ;
; 0.175 ; bufferedUART:UART|rxInPointer[3]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.503      ;
; 0.178 ; R9b:u3c|rambit7datain[4]                 ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.502      ;
; 0.179 ; R9b:u3c|rambit2datain[4]                 ; R9b:u3c|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.504      ;
; 0.183 ; R9b:u3c|rambit0datain[8]                 ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 0.525      ;
; 0.183 ; bufferedUART:UART|rxCurrentByteBuffer[1] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.526      ;
; 0.183 ; R9:u3b|rambit5datain[3]                  ; R9:u3b|rambit5:rambit5|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.509      ;
; 0.185 ; R9b:u3c|rambit4datain[3]                 ; R9b:u3c|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.509      ;
; 0.185 ; bufferedUART:UART|rxInPointer[0]         ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.513      ;
; 0.186 ; bufferedUART:UART|rxBitCount[2]          ; bufferedUART:UART|rxBitCount[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxBitCount[1]          ; bufferedUART:UART|rxBitCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txByteSent             ; bufferedUART:UART|txByteSent                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[3]          ; bufferedUART:UART|txBitCount[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[2]          ; bufferedUART:UART|txBitCount[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[1]          ; bufferedUART:UART|txBitCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[0]          ; bufferedUART:UART|txBitCount[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][2]              ; UK101keyboard:u9|keys[1][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][5]              ; UK101keyboard:u9|keys[5][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][5]              ; UK101keyboard:u9|keys[6][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][1]              ; UK101keyboard:u9|keys[2][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][1]              ; UK101keyboard:u9|keys[1][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][1]              ; UK101keyboard:u9|keys[4][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][7]              ; UK101keyboard:u9|keys[5][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][7]              ; UK101keyboard:u9|keys[4][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][7]              ; UK101keyboard:u9|keys[1][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][4]              ; UK101keyboard:u9|keys[5][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][0]              ; UK101keyboard:u9|keys[0][0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][6]              ; UK101keyboard:u9|keys[5][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][6]              ; UK101keyboard:u9|keys[0][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                        ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.193 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[0]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.292 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[2]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[3]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.298 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[1]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.303 ; counter:myCounter|Pre_Q[16] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; counter:myCounter|Pre_Q[14] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.306 ; counter:myCounter|Pre_Q[15] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; counter:myCounter|Pre_Q[13] ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.385 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[1]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.506      ;
; 0.441 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[3]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.564      ;
; 0.451 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[2]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; counter:myCounter|Pre_Q[14] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[3]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.464 ; counter:myCounter|Pre_Q[15] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; counter:myCounter|Pre_Q[13] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.586      ;
; 0.468 ; counter:myCounter|Pre_Q[13] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.589      ;
; 0.504 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.627      ;
; 0.507 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.630      ;
; 0.516 ; counter:myCounter|Pre_Q[14] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.643      ;
; 0.531 ; counter:myCounter|Pre_Q[13] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.652      ;
; 0.537 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[2]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.658      ;
; 0.540 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[3]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.661      ;
; 0.570 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.571 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; counter:myCounter|Pre_Q[12] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.692      ;
; 0.572 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.693      ;
; 0.572 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.693      ;
; 0.573 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.694      ;
; 0.574 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.695      ;
; 0.575 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.696      ;
; 0.575 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.696      ;
; 0.583 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.704      ;
; 0.584 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.705      ;
; 0.585 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; counter:myCounter|Pre_Q[11] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; counter:myCounter|Pre_Q[1]  ; counter:myCounter|Pre_Q[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.707      ;
; 0.587 ; counter:myCounter|Pre_Q[3]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; counter:myCounter|Pre_Q[7]  ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.708      ;
; 0.588 ; counter:myCounter|Pre_Q[5]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; counter:myCounter|Pre_Q[9]  ; counter:myCounter|Pre_Q[15] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.709      ;
; 0.603 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[4]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.724      ;
; 0.606 ; counter:myCounter|Pre_Q[0]  ; counter:myCounter|Pre_Q[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.727      ;
; 0.636 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.757      ;
; 0.637 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.758      ;
; 0.637 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[12] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.758      ;
; 0.638 ; counter:myCounter|Pre_Q[10] ; counter:myCounter|Pre_Q[16] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.759      ;
; 0.638 ; counter:myCounter|Pre_Q[8]  ; counter:myCounter|Pre_Q[14] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.759      ;
; 0.639 ; counter:myCounter|Pre_Q[4]  ; counter:myCounter|Pre_Q[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.760      ;
; 0.640 ; counter:myCounter|Pre_Q[2]  ; counter:myCounter|Pre_Q[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.761      ;
; 0.640 ; counter:myCounter|Pre_Q[6]  ; counter:myCounter|Pre_Q[13] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.761      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.216 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.272 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.306 ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.309 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.314 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.326 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.327 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.327 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.330 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.451      ;
; 0.344 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.465      ;
; 0.354 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.475      ;
; 0.375 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.496      ;
; 0.395 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.516      ;
; 0.457 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.463 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.467 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.470 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.472 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.473 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.473 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.475 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.479 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.600      ;
; 0.485 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
; 0.488 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.609      ;
; 0.489 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.490 ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.611      ;
; 0.497 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.618      ;
; 0.497 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.618      ;
; 0.500 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.621      ;
; 0.521 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.529 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.533 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.536 ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.538 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.539 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.539 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.541 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.662      ;
; 0.542 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.542 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.542 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.545 ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.666      ;
; 0.549 ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.670      ;
; 0.551 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.551 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.551 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.551 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.551 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.551 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.551 ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.551 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.553 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.674      ;
; 0.554 ; UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.675      ;
; 0.556 ; UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.677      ;
; 0.587 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.514 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.043     ; 2.430      ;
; 17.514 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.043     ; 2.430      ;
; 17.514 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.043     ; 2.430      ;
; 17.514 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.043     ; 2.430      ;
; 17.514 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.043     ; 2.430      ;
; 17.514 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.043     ; 2.430      ;
; 18.022 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 1.931      ;
; 18.022 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 1.931      ;
; 18.022 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 1.931      ;
; 18.022 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 1.931      ;
; 18.022 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 1.931      ;
; 18.022 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 1.931      ;
; 18.022 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 1.931      ;
; 18.022 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 1.931      ;
; 18.022 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 1.931      ;
; 18.022 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 1.931      ;
; 18.795 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.146      ;
; 18.795 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.146      ;
; 18.795 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.146      ;
; 18.795 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.146      ;
; 18.795 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.146      ;
; 18.795 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.146      ;
; 19.148 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 0.801      ;
; 19.148 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 0.801      ;
; 19.148 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 0.801      ;
; 19.148 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 0.801      ;
; 19.148 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 0.801      ;
; 19.148 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 0.801      ;
; 19.290 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.660      ;
; 19.290 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.660      ;
; 19.290 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.660      ;
; 19.290 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.660      ;
; 19.290 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.660      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.551 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.258      ; 2.694      ;
; 18.805 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.264      ; 2.446      ;
; 18.805 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.264      ; 2.446      ;
; 18.805 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.264      ; 2.446      ;
; 18.805 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.264      ; 2.446      ;
; 18.805 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.264      ; 2.446      ;
; 18.805 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.264      ; 2.446      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.477 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.598      ;
; 0.477 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.598      ;
; 0.477 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.598      ;
; 0.477 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.598      ;
; 0.477 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.598      ;
; 0.582 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.702      ;
; 0.582 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.702      ;
; 0.582 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.702      ;
; 0.582 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.702      ;
; 0.582 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.702      ;
; 0.582 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.702      ;
; 0.896 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.027      ; 1.007      ;
; 0.896 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.027      ; 1.007      ;
; 0.896 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.027      ; 1.007      ;
; 0.896 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.027      ; 1.007      ;
; 0.896 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.027      ; 1.007      ;
; 0.896 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.027      ; 1.007      ;
; 1.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.682      ;
; 1.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.682      ;
; 1.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.682      ;
; 1.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.682      ;
; 1.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.682      ;
; 1.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.682      ;
; 1.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.682      ;
; 1.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.682      ;
; 1.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.682      ;
; 1.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.682      ;
; 1.989 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.104      ;
; 1.989 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.104      ;
; 1.989 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.104      ;
; 1.989 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.104      ;
; 1.989 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.104      ;
; 1.989 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 2.104      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.493 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.517      ; 2.114      ;
; 0.493 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.517      ; 2.114      ;
; 0.493 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.517      ; 2.114      ;
; 0.493 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.517      ; 2.114      ;
; 0.493 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.517      ; 2.114      ;
; 0.493 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.517      ; 2.114      ;
; 0.722 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.511      ; 2.337      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+--------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                 ; -7.711 ; -0.017 ; 14.545   ; 0.477   ; 9.262               ;
;  clk                                             ; 4.684  ; 0.193  ; N/A      ; N/A     ; 9.262               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -7.711 ; 0.216  ; N/A      ; N/A     ; 19.241              ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 6.075  ; -0.017 ; 16.928   ; 0.493   ; 499.560             ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -0.854 ; 0.130  ; 14.545   ; 0.477   ; 9.676               ;
; Design-wide TNS                                  ; -9.332 ; -0.017 ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -7.711 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; -0.017 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -1.621 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+--------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[7]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[8]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[9]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[10]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[11]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[12]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[13]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[14]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[15]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[16]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[17]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUZZER            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_reset                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch2                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch1                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch0                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rxd                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2Data                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2Clk                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[16]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[17]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[16]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[17]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VoutVect[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; VoutVect[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VoutVect[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; VoutVect[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; VoutVect[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VoutVect[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; VoutVect[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[16]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[17]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clk                                             ; clk                                             ; 153      ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; clk                                             ; 996      ; 4        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1704     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1135     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1606479  ; 249      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1314     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 19608    ; 84       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 3551     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clk                                             ; clk                                             ; 153      ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; clk                                             ; 996      ; 4        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1704     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1135     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1606479  ; 249      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1314     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 19608    ; 84       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 3551     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 259   ; 259  ;
; Unconstrained Output Ports      ; 23    ; 23   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch0    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch1    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch2    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUZZER            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[16]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[17]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch0    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch1    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch2    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUZZER            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[16]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[17]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Apr 28 11:59:38 2019
Info: Command: quartus_sta uk101 -c uk101
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uk101.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 41 -multiply_by 21 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.711
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.711              -7.711 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.854              -1.621 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.684               0.000 clk 
    Info (332119):     6.075               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.118
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.118               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.394               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.465               0.000 clk 
    Info (332119):     0.525               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.545
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.545               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    16.928               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.087
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.087               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.209               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.693               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.741               0.000 clk 
    Info (332119):    19.241               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.621               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.103              -7.103 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.792              -1.499 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     5.310               0.000 clk 
    Info (332119):     6.940               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.017
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.017              -0.017 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.377               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.417               0.000 clk 
    Info (332119):     0.485               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.785               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    16.958               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.986               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.020               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.676
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.676               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.752               0.000 clk 
    Info (332119):    19.241               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.560               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.884              -2.884 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.084               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    13.264               0.000 clk 
    Info (332119):    14.058               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.006               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.130               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.193               0.000 clk 
    Info (332119):     0.216               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.514
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.514               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.551               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.477
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.477               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.493               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.262               0.000 clk 
    Info (332119):     9.733               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.321               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.747               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 652 megabytes
    Info: Processing ended: Sun Apr 28 11:59:45 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


