WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000000 cycles: 251173 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 05 sec)
Warmup complete CPU 0 instructions: 1000000 cycles: 251173 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 05 sec)
Simulation finished CPU 0 instructions: 1000002 cycles: 16185514 cumulative IPC: 0.06178 (Simulation time: 00 hr 01 min 30 sec)
Simulation complete CPU 0 instructions: 1000002 cycles: 16185514 cumulative IPC: 0.06178 (Simulation time: 00 hr 01 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_158B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06178 instructions: 1000002 cycles: 16185514
CPU 0 Branch Prediction Accuracy: 89.72% MPKI: 31.36 Average ROB Occupancy at Mispredict: 13.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.259
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.1
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     150903 HIT:      61426 MISS:      89477
LLC LOAD         ACCESS:     144450 HIT:      57057 MISS:      87393
LLC RFO          ACCESS:        133 HIT:         95 MISS:         38
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1843 HIT:       1843 MISS:          0
LLC TRANSLATION  ACCESS:       4477 HIT:       2431 MISS:       2046
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 513.5 cycles
cpu0_DTLB TOTAL        ACCESS:     283795 HIT:      30945 MISS:     252850
cpu0_DTLB LOAD         ACCESS:     283795 HIT:      30945 MISS:     252850
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.66 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     315866 HIT:      31098 MISS:     284768
cpu0_L1D LOAD         ACCESS:     301377 HIT:      22210 MISS:     279167
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:       9131 HIT:       8736 MISS:        395
cpu0_L1D TRANSLATION  ACCESS:       5358 HIT:        152 MISS:       5206
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 179.2 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     191771 HIT:      42711 MISS:     149060
cpu0_L2C LOAD         ACCESS:     183842 HIT:      39392 MISS:     144450
cpu0_L2C RFO          ACCESS:        222 HIT:         89 MISS:        133
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       2510 HIT:       2510 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       5197 HIT:        720 MISS:       4477
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 328.9 cycles
cpu0_STLB TOTAL        ACCESS:     176874 HIT:     172713 MISS:       4161
cpu0_STLB LOAD         ACCESS:     176874 HIT:     172713 MISS:       4161
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 405.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        531
  ROW_BUFFER_MISS:      88937
 AVG DBUS CONGESTED CYCLE: 3.986
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        291
  FULL:        430
