Timing Analyzer report for DFBF
Thu Nov 19 22:06:59 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Recovery: 'RX'
 15. Slow 1200mV 85C Model Recovery: 'clock'
 16. Slow 1200mV 85C Model Removal: 'clock'
 17. Slow 1200mV 85C Model Removal: 'RX'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clock'
 26. Slow 1200mV 0C Model Hold: 'clock'
 27. Slow 1200mV 0C Model Recovery: 'RX'
 28. Slow 1200mV 0C Model Recovery: 'clock'
 29. Slow 1200mV 0C Model Removal: 'clock'
 30. Slow 1200mV 0C Model Removal: 'RX'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clock'
 38. Fast 1200mV 0C Model Hold: 'clock'
 39. Fast 1200mV 0C Model Recovery: 'RX'
 40. Fast 1200mV 0C Model Recovery: 'clock'
 41. Fast 1200mV 0C Model Removal: 'clock'
 42. Fast 1200mV 0C Model Removal: 'RX'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DFBF                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
; RX         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RX }    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 437.45 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -1.470 ; -32.593            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.358 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; RX    ; -0.804 ; -0.804                ;
; clock ; -0.503 ; -6.611                ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clock ; 0.708 ; 0.000                 ;
; RX    ; 1.303 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -59.000                          ;
; RX    ; -3.000 ; -4.000                           ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                      ;
+--------+-------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.470 ; RX                                        ; UART_RX:uart|RX_data_temp[7]                   ; RX           ; clock       ; 0.500        ; 2.104      ; 4.059      ;
; -1.286 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.219      ;
; -1.279 ; UART_RX:uart|COUNTER:freq_count|count[12] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.429     ; 1.845      ;
; -1.264 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.429     ; 1.830      ;
; -1.238 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.171      ;
; -1.232 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.165      ;
; -1.211 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.144      ;
; -1.208 ; UART_RX:uart|COUNTER:freq_count|count[13] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.141      ;
; -1.194 ; UART_RX:uart|COUNTER:freq_count|count[11] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.127      ;
; -1.181 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.429     ; 1.747      ;
; -1.162 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.062     ; 2.095      ;
; -1.158 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.062     ; 2.091      ;
; -1.129 ; UART_RX:uart|COUNTER:freq_count|count[10] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.062      ;
; -1.079 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.429     ; 1.645      ;
; -1.071 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.429     ; 1.637      ;
; -1.065 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.429     ; 1.631      ;
; -1.065 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.429     ; 1.631      ;
; -1.048 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.981      ;
; -1.047 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.980      ;
; -1.046 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.979      ;
; -1.045 ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.978      ;
; -1.042 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.975      ;
; -1.040 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.973      ;
; -1.030 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.963      ;
; -0.988 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.921      ;
; -0.969 ; UART_RX:uart|COUNTER:freq_count|count[15] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.429     ; 1.535      ;
; -0.965 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.898      ;
; -0.955 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.429     ; 1.521      ;
; -0.955 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.429     ; 1.521      ;
; -0.951 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.884      ;
; -0.950 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; -0.076     ; 1.869      ;
; -0.949 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.429     ; 1.515      ;
; -0.944 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; -0.076     ; 1.863      ;
; -0.932 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.865      ;
; -0.932 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.865      ;
; -0.931 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.864      ;
; -0.930 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.863      ;
; -0.927 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.291      ; 2.213      ;
; -0.926 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.859      ;
; -0.925 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.291      ; 2.211      ;
; -0.924 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.857      ;
; -0.921 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.291      ; 2.207      ;
; -0.904 ; UART_RX:uart|X2                           ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.063     ; 1.836      ;
; -0.889 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|n_data_bits[2]                    ; clock        ; clock       ; 1.000        ; -0.060     ; 1.824      ;
; -0.862 ; UART_RX:uart|n_data_bits[0]               ; UART_RX:uart|present_State.stop_State          ; clock        ; clock       ; 1.000        ; -0.062     ; 1.795      ;
; -0.850 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.783      ;
; -0.849 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.782      ;
; -0.844 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.291      ; 2.130      ;
; -0.839 ; UART_RX:uart|reset_counter                ; UART_RX:uart|reset_counter                     ; clock        ; clock       ; 1.000        ; -0.062     ; 1.772      ;
; -0.835 ; UART_RX:uart|COUNTER:freq_count|count[12] ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.429     ; 1.401      ;
; -0.834 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; -0.076     ; 1.753      ;
; -0.834 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; -0.076     ; 1.753      ;
; -0.828 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; -0.076     ; 1.747      ;
; -0.827 ; UART_RX:uart|n_data_bits[0]               ; UART_RX:uart|present_State.bit_read_prep_State ; clock        ; clock       ; 1.000        ; -0.062     ; 1.760      ;
; -0.816 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.749      ;
; -0.816 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.749      ;
; -0.816 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.749      ;
; -0.814 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.747      ;
; -0.813 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.746      ;
; -0.811 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; 0.291      ; 2.097      ;
; -0.810 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.743      ;
; -0.810 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.291      ; 2.096      ;
; -0.809 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.291      ; 2.095      ;
; -0.803 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.291      ; 2.089      ;
; -0.772 ; UART_RX:uart|n_data_bits[0]               ; UART_RX:uart|n_data_bits[3]                    ; clock        ; clock       ; 1.000        ; -0.062     ; 1.705      ;
; -0.744 ; UART_RX:uart|n_data_bits[1]               ; UART_RX:uart|present_State.stop_State          ; clock        ; clock       ; 1.000        ; -0.062     ; 1.677      ;
; -0.735 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.668      ;
; -0.734 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.667      ;
; -0.733 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.666      ;
; -0.729 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.291      ; 2.015      ;
; -0.728 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; 0.291      ; 2.014      ;
; -0.718 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; -0.076     ; 1.637      ;
; -0.709 ; UART_RX:uart|n_data_bits[1]               ; UART_RX:uart|present_State.bit_read_prep_State ; clock        ; clock       ; 1.000        ; -0.062     ; 1.642      ;
; -0.703 ; UART_RX:uart|COUNTER:freq_count|count[14] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.429     ; 1.269      ;
; -0.701 ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.634      ;
; -0.700 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.633      ;
; -0.700 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.633      ;
; -0.700 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|reset_counter                     ; clock        ; clock       ; 1.000        ; -0.061     ; 1.634      ;
; -0.698 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.631      ;
; -0.698 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.631      ;
; -0.697 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.630      ;
; -0.695 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.291      ; 1.981      ;
; -0.695 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.291      ; 1.981      ;
; -0.694 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.627      ;
; -0.693 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; 0.291      ; 1.979      ;
; -0.689 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.291      ; 1.975      ;
; -0.688 ; UART_RX:uart|present_State.IDLE_State     ; UART_RX:uart|reset_counter                     ; clock        ; clock       ; 1.000        ; -0.063     ; 1.620      ;
; -0.658 ; UART_RX:uart|present_State.IDLE_State     ; UART_RX:uart|reset_start_bit                   ; clock        ; clock       ; 1.000        ; -0.062     ; 1.591      ;
; -0.654 ; UART_RX:uart|n_data_bits[1]               ; UART_RX:uart|n_data_bits[3]                    ; clock        ; clock       ; 1.000        ; -0.062     ; 1.587      ;
; -0.623 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.062     ; 1.556      ;
; -0.620 ; RX                                        ; UART_RX:uart|RX_data_temp[7]                   ; RX           ; clock       ; 1.000        ; 2.104      ; 3.709      ;
; -0.619 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.552      ;
; -0.619 ; UART_RX:uart|n_data_bits[2]               ; UART_RX:uart|n_data_bits[2]                    ; clock        ; clock       ; 1.000        ; -0.062     ; 1.552      ;
; -0.618 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.551      ;
; -0.617 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock        ; clock       ; 1.000        ; -0.062     ; 1.550      ;
; -0.614 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.291      ; 1.900      ;
; -0.613 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; 0.291      ; 1.899      ;
; -0.608 ; UART_RX:uart|n_data_bits[0]               ; UART_RX:uart|n_data_bits[2]                    ; clock        ; clock       ; 1.000        ; -0.062     ; 1.541      ;
; -0.608 ; UART_RX:uart|n_data_bits[2]               ; UART_RX:uart|present_State.stop_State          ; clock        ; clock       ; 1.000        ; -0.062     ; 1.541      ;
; -0.598 ; UART_RX:uart|COUNTER:freq_count|count[12] ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; -0.076     ; 1.517      ;
+--------+-------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                           ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; UART_RX:uart|RX_data_valid                     ; UART_RX:uart|RX_data_valid                     ; clock        ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_RX:uart|n_data_bits[3]                    ; UART_RX:uart|n_data_bits[3]                    ; clock        ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[0]                    ; clock        ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_RX:uart|n_data_bits[1]                    ; UART_RX:uart|n_data_bits[1]                    ; clock        ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_RX:uart|n_data_bits[2]                    ; UART_RX:uart|n_data_bits[2]                    ; clock        ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|present_State.start_State         ; clock        ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_RX:uart|X2                                ; UART_RX:uart|X2                                ; clock        ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_RX:uart|present_State.IDLE_State          ; UART_RX:uart|present_State.IDLE_State          ; clock        ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.374 ; UART_RX:uart|RX_data[5]                        ; freq_out[5]~reg0                               ; clock        ; clock       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; UART_RX:uart|RX_data[2]                        ; freq_out[2]~reg0                               ; clock        ; clock       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; UART_RX:uart|RX_data[1]                        ; freq_out[1]~reg0                               ; clock        ; clock       ; 0.000        ; 0.062      ; 0.593      ;
; 0.393 ; UART_RX:uart|RX_data_temp[1]                   ; UART_RX:uart|RX_data_temp[0]                   ; clock        ; clock       ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; UART_RX:uart|RX_data_temp[5]                   ; UART_RX:uart|RX_data_temp[4]                   ; clock        ; clock       ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; UART_RX:uart|RX_data_temp[6]                   ; UART_RX:uart|RX_data_temp[5]                   ; clock        ; clock       ; 0.000        ; 0.062      ; 0.613      ;
; 0.410 ; UART_RX:uart|present_State.stop_State          ; UART_RX:uart|present_State.reset_State         ; clock        ; clock       ; 0.000        ; 0.062      ; 0.629      ;
; 0.477 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.063      ;
; 0.478 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.064      ;
; 0.492 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.429      ; 1.078      ;
; 0.494 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.429      ; 1.080      ;
; 0.496 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.082      ;
; 0.498 ; UART_RX:uart|RX_data_temp[2]                   ; UART_RX:uart|RX_data_temp[1]                   ; clock        ; clock       ; 0.000        ; 0.062      ; 0.717      ;
; 0.499 ; UART_RX:uart|RX_data_temp[7]                   ; UART_RX:uart|RX_data_temp[6]                   ; clock        ; clock       ; 0.000        ; 0.062      ; 0.718      ;
; 0.516 ; UART_RX:uart|RX_data[4]                        ; freq_out[4]~reg0                               ; clock        ; clock       ; 0.000        ; 0.061      ; 0.734      ;
; 0.519 ; UART_RX:uart|RX_data_temp[3]                   ; UART_RX:uart|RX_data_temp[2]                   ; clock        ; clock       ; 0.000        ; 0.062      ; 0.738      ;
; 0.527 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|X2                                ; clock        ; clock       ; 0.000        ; 0.062      ; 0.746      ;
; 0.537 ; UART_RX:uart|RX_data[3]                        ; freq_out[3]~reg0                               ; clock        ; clock       ; 0.000        ; 0.061      ; 0.755      ;
; 0.537 ; UART_RX:uart|RX_data[0]                        ; freq_out[0]~reg0                               ; clock        ; clock       ; 0.000        ; 0.061      ; 0.755      ;
; 0.538 ; UART_RX:uart|RX_data_temp[4]                   ; UART_RX:uart|RX_data_temp[3]                   ; clock        ; clock       ; 0.000        ; 0.062      ; 0.757      ;
; 0.556 ; UART_RX:uart|COUNTER:freq_count|count[15]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.076      ; 0.789      ;
; 0.558 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.076      ; 0.791      ;
; 0.558 ; UART_RX:uart|COUNTER:freq_count|count[9]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.076      ; 0.791      ;
; 0.559 ; UART_RX:uart|COUNTER:freq_count|count[14]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.076      ; 0.792      ;
; 0.560 ; UART_RX:uart|COUNTER:freq_count|count[12]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.076      ; 0.793      ;
; 0.562 ; UART_RX:uart|present_State.stop_State          ; UART_RX:uart|RX_data_valid                     ; clock        ; clock       ; 0.000        ; 0.062      ; 0.781      ;
; 0.567 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[1]                    ; clock        ; clock       ; 0.000        ; 0.062      ; 0.786      ;
; 0.569 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock        ; clock       ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock        ; clock       ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock        ; clock       ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock        ; clock       ; 0.000        ; 0.062      ; 0.791      ;
; 0.574 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock        ; clock       ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|present_State.Rx_State            ; clock        ; clock       ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; UART_RX:uart|present_State.IDLE_State          ; UART_RX:uart|present_State.start_State         ; clock        ; clock       ; 0.000        ; 0.062      ; 0.794      ;
; 0.587 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.173      ;
; 0.588 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.429      ; 1.174      ;
; 0.590 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.176      ;
; 0.591 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[0]       ; clock        ; clock       ; 0.000        ; 0.062      ; 0.810      ;
; 0.604 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.429      ; 1.190      ;
; 0.606 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.429      ; 1.192      ;
; 0.608 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.194      ;
; 0.608 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.194      ;
; 0.609 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|present_State.IDLE_State          ; clock        ; clock       ; 0.000        ; 0.062      ; 0.828      ;
; 0.647 ; UART_RX:uart|RX_data[7]                        ; freq_out[7]~reg0                               ; clock        ; clock       ; 0.000        ; 0.061      ; 0.865      ;
; 0.684 ; UART_RX:uart|RX_data[6]                        ; freq_out[6]~reg0                               ; clock        ; clock       ; 0.000        ; 0.061      ; 0.902      ;
; 0.687 ; UART_RX:uart|present_State.bit_read_prep_State ; UART_RX:uart|present_State.bit_read_prep_State ; clock        ; clock       ; 0.000        ; 0.062      ; 0.906      ;
; 0.699 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.429      ; 1.285      ;
; 0.700 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.286      ;
; 0.700 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.429      ; 1.286      ;
; 0.716 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.429      ; 1.302      ;
; 0.718 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.304      ;
; 0.718 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.304      ;
; 0.718 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.429      ; 1.304      ;
; 0.720 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.306      ;
; 0.774 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|RX_data_valid                     ; clock        ; clock       ; 0.000        ; 0.062      ; 0.993      ;
; 0.782 ; UART_RX:uart|RX_data_temp[1]                   ; UART_RX:uart|RX_data[1]                        ; clock        ; clock       ; 0.000        ; 0.064      ; 1.003      ;
; 0.791 ; UART_RX:uart|RX_data_temp[3]                   ; UART_RX:uart|RX_data[3]                        ; clock        ; clock       ; 0.000        ; 0.064      ; 1.012      ;
; 0.801 ; UART_RX:uart|RX_data_temp[0]                   ; UART_RX:uart|RX_data[0]                        ; clock        ; clock       ; 0.000        ; 0.064      ; 1.022      ;
; 0.804 ; UART_RX:uart|RX_data_temp[4]                   ; UART_RX:uart|RX_data[4]                        ; clock        ; clock       ; 0.000        ; 0.064      ; 1.025      ;
; 0.808 ; UART_RX:uart|RX_data_temp[6]                   ; UART_RX:uart|RX_data[6]                        ; clock        ; clock       ; 0.000        ; 0.064      ; 1.029      ;
; 0.809 ; UART_RX:uart|present_State.Rx_State            ; UART_RX:uart|X2                                ; clock        ; clock       ; 0.000        ; 0.062      ; 1.028      ;
; 0.810 ; UART_RX:uart|RX_data_temp[7]                   ; UART_RX:uart|RX_data[7]                        ; clock        ; clock       ; 0.000        ; 0.064      ; 1.031      ;
; 0.811 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.429      ; 1.397      ;
; 0.811 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.429      ; 1.397      ;
; 0.814 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.400      ;
; 0.817 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|present_State.stop_State          ; clock        ; clock       ; 0.000        ; 0.064      ; 1.038      ;
; 0.822 ; UART_RX:uart|present_State.bit_read_prep_State ; UART_RX:uart|present_State.bit_read_State      ; clock        ; clock       ; 0.000        ; 0.060      ; 1.039      ;
; 0.822 ; UART_RX:uart|read_data_signal                  ; UART_RX:uart|present_State.Rx_State            ; clock        ; clock       ; 0.000        ; 0.063      ; 1.042      ;
; 0.827 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.429      ; 1.413      ;
; 0.828 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.429      ; 1.414      ;
; 0.830 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.416      ;
; 0.830 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.416      ;
; 0.832 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.429      ; 1.418      ;
; 0.844 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock        ; clock       ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock        ; clock       ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; UART_RX:uart|COUNTER:freq_count|count[14]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.076      ; 1.079      ;
; 0.849 ; UART_RX:uart|COUNTER:freq_count|count[12]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.076      ; 1.082      ;
; 0.858 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock        ; clock       ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock        ; clock       ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock        ; clock       ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock        ; clock       ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock        ; clock       ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; UART_RX:uart|start_bit                         ; UART_RX:uart|present_State.IDLE_State          ; RX           ; clock       ; -0.500       ; 0.048      ; 0.596      ;
; 0.863 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 0.000        ; 0.062      ; 1.082      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'RX'                                                                                                 ;
+--------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -0.804 ; UART_RX:uart|reset_start_bit ; UART_RX:uart|start_bit ; clock        ; RX          ; 0.500        ; -0.048     ; 1.241      ;
+--------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock'                                                                                                               ;
+--------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.503 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 1.436      ;
; -0.503 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock        ; clock       ; 1.000        ; -0.062     ; 1.436      ;
; -0.503 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock        ; clock       ; 1.000        ; -0.062     ; 1.436      ;
; -0.503 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.436      ;
; -0.503 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[6]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.436      ;
; -0.503 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[5]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.436      ;
; -0.503 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[4]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.436      ;
; -0.503 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[3]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.436      ;
; -0.503 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[2]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.436      ;
; -0.503 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[1]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.436      ;
; -0.503 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[0]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.436      ;
; -0.328 ; UART_RX:uart|reset_counter ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.062     ; 1.261      ;
; -0.150 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; 0.291      ; 1.436      ;
; -0.150 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; 0.291      ; 1.436      ;
; -0.150 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 1.000        ; 0.291      ; 1.436      ;
; -0.150 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock        ; clock       ; 1.000        ; 0.291      ; 1.436      ;
; -0.150 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; 0.291      ; 1.436      ;
+--------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock'                                                                                                               ;
+-------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.708 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 0.000        ; 0.429      ; 1.294      ;
; 0.708 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 0.000        ; 0.429      ; 1.294      ;
; 0.708 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 0.000        ; 0.429      ; 1.294      ;
; 0.708 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock        ; clock       ; 0.000        ; 0.429      ; 1.294      ;
; 0.708 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 0.000        ; 0.429      ; 1.294      ;
; 0.908 ; UART_RX:uart|reset_counter ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 0.000        ; 0.062      ; 1.127      ;
; 1.075 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.294      ;
; 1.075 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.294      ;
; 1.075 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.294      ;
; 1.075 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.294      ;
; 1.075 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[6]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.294      ;
; 1.075 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[5]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.294      ;
; 1.075 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[4]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.294      ;
; 1.075 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[3]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.294      ;
; 1.075 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[2]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.294      ;
; 1.075 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[1]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.294      ;
; 1.075 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[0]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.294      ;
+-------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'RX'                                                                                                 ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 1.303 ; UART_RX:uart|reset_start_bit ; UART_RX:uart|start_bit ; clock        ; RX          ; -0.500       ; 0.118      ; 1.108      ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 483.79 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -1.261 ; -23.556           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.312 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; RX    ; -0.645 ; -0.645               ;
; clock ; -0.334 ; -3.948               ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clock ; 0.651 ; 0.000                ;
; RX    ; 1.205 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -59.000                         ;
; RX    ; -3.000 ; -4.000                          ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                       ;
+--------+-------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.261 ; RX                                        ; UART_RX:uart|RX_data_temp[7]                   ; RX           ; clock       ; 0.500        ; 1.905      ; 3.651      ;
; -1.067 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.055     ; 2.007      ;
; -1.051 ; UART_RX:uart|COUNTER:freq_count|count[12] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.384     ; 1.662      ;
; -1.047 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.384     ; 1.658      ;
; -1.018 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.958      ;
; -1.007 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.947      ;
; -0.998 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.938      ;
; -0.987 ; UART_RX:uart|COUNTER:freq_count|count[13] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.927      ;
; -0.984 ; UART_RX:uart|COUNTER:freq_count|count[11] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.924      ;
; -0.922 ; UART_RX:uart|COUNTER:freq_count|count[10] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.862      ;
; -0.921 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.384     ; 1.532      ;
; -0.906 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.846      ;
; -0.889 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.829      ;
; -0.861 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.384     ; 1.472      ;
; -0.839 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.384     ; 1.450      ;
; -0.835 ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.775      ;
; -0.833 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.773      ;
; -0.821 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.384     ; 1.432      ;
; -0.821 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.384     ; 1.432      ;
; -0.808 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.748      ;
; -0.807 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.747      ;
; -0.806 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.746      ;
; -0.790 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.730      ;
; -0.789 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.729      ;
; -0.786 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.726      ;
; -0.759 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.699      ;
; -0.758 ; UART_RX:uart|COUNTER:freq_count|count[15] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.384     ; 1.369      ;
; -0.739 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.384     ; 1.350      ;
; -0.739 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.384     ; 1.350      ;
; -0.736 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.676      ;
; -0.735 ; UART_RX:uart|X2                           ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.056     ; 1.674      ;
; -0.723 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; -0.068     ; 1.650      ;
; -0.721 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.384     ; 1.332      ;
; -0.709 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.649      ;
; -0.708 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.648      ;
; -0.707 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.647      ;
; -0.705 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; -0.068     ; 1.632      ;
; -0.704 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.644      ;
; -0.691 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.947      ;
; -0.690 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.946      ;
; -0.688 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.628      ;
; -0.686 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.626      ;
; -0.673 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.929      ;
; -0.668 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|n_data_bits[2]                    ; clock        ; clock       ; 1.000        ; -0.053     ; 1.610      ;
; -0.659 ; UART_RX:uart|n_data_bits[0]               ; UART_RX:uart|present_State.stop_State          ; clock        ; clock       ; 1.000        ; -0.055     ; 1.599      ;
; -0.651 ; UART_RX:uart|reset_counter                ; UART_RX:uart|reset_counter                     ; clock        ; clock       ; 1.000        ; -0.055     ; 1.591      ;
; -0.638 ; UART_RX:uart|COUNTER:freq_count|count[12] ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.384     ; 1.249      ;
; -0.637 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.577      ;
; -0.636 ; UART_RX:uart|n_data_bits[0]               ; UART_RX:uart|present_State.bit_read_prep_State ; clock        ; clock       ; 1.000        ; -0.055     ; 1.576      ;
; -0.636 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.576      ;
; -0.623 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; -0.068     ; 1.550      ;
; -0.623 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; -0.068     ; 1.550      ;
; -0.620 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.876      ;
; -0.609 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.549      ;
; -0.607 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.547      ;
; -0.606 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.546      ;
; -0.605 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.545      ;
; -0.605 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; -0.068     ; 1.532      ;
; -0.604 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.544      ;
; -0.592 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.848      ;
; -0.591 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.847      ;
; -0.588 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.528      ;
; -0.588 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.844      ;
; -0.572 ; UART_RX:uart|n_data_bits[0]               ; UART_RX:uart|n_data_bits[3]                    ; clock        ; clock       ; 1.000        ; -0.055     ; 1.512      ;
; -0.570 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.826      ;
; -0.558 ; UART_RX:uart|n_data_bits[1]               ; UART_RX:uart|present_State.stop_State          ; clock        ; clock       ; 1.000        ; -0.055     ; 1.498      ;
; -0.542 ; RX                                        ; UART_RX:uart|RX_data_temp[7]                   ; RX           ; clock       ; 1.000        ; 1.905      ; 3.432      ;
; -0.538 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.478      ;
; -0.537 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.477      ;
; -0.536 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.476      ;
; -0.535 ; UART_RX:uart|n_data_bits[1]               ; UART_RX:uart|present_State.bit_read_prep_State ; clock        ; clock       ; 1.000        ; -0.055     ; 1.475      ;
; -0.525 ; UART_RX:uart|COUNTER:freq_count|count[14] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.384     ; 1.136      ;
; -0.523 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; -0.068     ; 1.450      ;
; -0.521 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.777      ;
; -0.520 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.776      ;
; -0.510 ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.450      ;
; -0.507 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.447      ;
; -0.507 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|reset_counter                     ; clock        ; clock       ; 1.000        ; -0.054     ; 1.448      ;
; -0.506 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.446      ;
; -0.506 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.446      ;
; -0.505 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.445      ;
; -0.504 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.444      ;
; -0.496 ; UART_RX:uart|present_State.IDLE_State     ; UART_RX:uart|reset_counter                     ; clock        ; clock       ; 1.000        ; -0.056     ; 1.435      ;
; -0.493 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.749      ;
; -0.490 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.746      ;
; -0.489 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.429      ;
; -0.488 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.744      ;
; -0.472 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.728      ;
; -0.471 ; UART_RX:uart|n_data_bits[1]               ; UART_RX:uart|n_data_bits[3]                    ; clock        ; clock       ; 1.000        ; -0.055     ; 1.411      ;
; -0.466 ; UART_RX:uart|present_State.IDLE_State     ; UART_RX:uart|reset_start_bit                   ; clock        ; clock       ; 1.000        ; -0.055     ; 1.406      ;
; -0.444 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.055     ; 1.384      ;
; -0.438 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.378      ;
; -0.437 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.377      ;
; -0.436 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock        ; clock       ; 1.000        ; -0.055     ; 1.376      ;
; -0.435 ; UART_RX:uart|n_data_bits[2]               ; UART_RX:uart|n_data_bits[2]                    ; clock        ; clock       ; 1.000        ; -0.055     ; 1.375      ;
; -0.433 ; UART_RX:uart|n_data_bits[2]               ; UART_RX:uart|present_State.stop_State          ; clock        ; clock       ; 1.000        ; -0.055     ; 1.373      ;
; -0.428 ; UART_RX:uart|n_data_bits[0]               ; UART_RX:uart|n_data_bits[2]                    ; clock        ; clock       ; 1.000        ; -0.055     ; 1.368      ;
; -0.422 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.678      ;
; -0.422 ; UART_RX:uart|COUNTER:freq_count|count[12] ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; -0.068     ; 1.349      ;
; -0.421 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; 0.261      ; 1.677      ;
+--------+-------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                            ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; UART_RX:uart|RX_data_valid                     ; UART_RX:uart|RX_data_valid                     ; clock        ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|n_data_bits[3]                    ; UART_RX:uart|n_data_bits[3]                    ; clock        ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[0]                    ; clock        ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|n_data_bits[1]                    ; UART_RX:uart|n_data_bits[1]                    ; clock        ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|n_data_bits[2]                    ; UART_RX:uart|n_data_bits[2]                    ; clock        ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|present_State.start_State         ; clock        ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|X2                                ; UART_RX:uart|X2                                ; clock        ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_RX:uart|present_State.IDLE_State          ; UART_RX:uart|present_State.IDLE_State          ; clock        ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.339 ; UART_RX:uart|RX_data[1]                        ; freq_out[1]~reg0                               ; clock        ; clock       ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; UART_RX:uart|RX_data[5]                        ; freq_out[5]~reg0                               ; clock        ; clock       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; UART_RX:uart|RX_data[2]                        ; freq_out[2]~reg0                               ; clock        ; clock       ; 0.000        ; 0.055      ; 0.539      ;
; 0.356 ; UART_RX:uart|RX_data_temp[1]                   ; UART_RX:uart|RX_data_temp[0]                   ; clock        ; clock       ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; UART_RX:uart|RX_data_temp[5]                   ; UART_RX:uart|RX_data_temp[4]                   ; clock        ; clock       ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; UART_RX:uart|RX_data_temp[6]                   ; UART_RX:uart|RX_data_temp[5]                   ; clock        ; clock       ; 0.000        ; 0.055      ; 0.556      ;
; 0.366 ; UART_RX:uart|present_State.stop_State          ; UART_RX:uart|present_State.reset_State         ; clock        ; clock       ; 0.000        ; 0.055      ; 0.565      ;
; 0.426 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.384      ; 0.954      ;
; 0.427 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.384      ; 0.955      ;
; 0.433 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.384      ; 0.961      ;
; 0.437 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.384      ; 0.965      ;
; 0.444 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.384      ; 0.972      ;
; 0.449 ; UART_RX:uart|RX_data_temp[2]                   ; UART_RX:uart|RX_data_temp[1]                   ; clock        ; clock       ; 0.000        ; 0.055      ; 0.648      ;
; 0.451 ; UART_RX:uart|RX_data_temp[7]                   ; UART_RX:uart|RX_data_temp[6]                   ; clock        ; clock       ; 0.000        ; 0.055      ; 0.650      ;
; 0.473 ; UART_RX:uart|RX_data_temp[3]                   ; UART_RX:uart|RX_data_temp[2]                   ; clock        ; clock       ; 0.000        ; 0.055      ; 0.672      ;
; 0.477 ; UART_RX:uart|RX_data[4]                        ; freq_out[4]~reg0                               ; clock        ; clock       ; 0.000        ; 0.054      ; 0.675      ;
; 0.485 ; UART_RX:uart|RX_data_temp[4]                   ; UART_RX:uart|RX_data_temp[3]                   ; clock        ; clock       ; 0.000        ; 0.055      ; 0.684      ;
; 0.485 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|X2                                ; clock        ; clock       ; 0.000        ; 0.055      ; 0.684      ;
; 0.494 ; UART_RX:uart|RX_data[3]                        ; freq_out[3]~reg0                               ; clock        ; clock       ; 0.000        ; 0.054      ; 0.692      ;
; 0.494 ; UART_RX:uart|RX_data[0]                        ; freq_out[0]~reg0                               ; clock        ; clock       ; 0.000        ; 0.054      ; 0.692      ;
; 0.499 ; UART_RX:uart|COUNTER:freq_count|count[15]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.068      ; 0.711      ;
; 0.502 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.068      ; 0.714      ;
; 0.502 ; UART_RX:uart|COUNTER:freq_count|count[9]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.068      ; 0.714      ;
; 0.503 ; UART_RX:uart|COUNTER:freq_count|count[14]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.068      ; 0.715      ;
; 0.503 ; UART_RX:uart|COUNTER:freq_count|count[12]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.068      ; 0.715      ;
; 0.510 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[1]                    ; clock        ; clock       ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.712      ;
; 0.515 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|present_State.Rx_State            ; clock        ; clock       ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.384      ; 1.043      ;
; 0.516 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; UART_RX:uart|present_State.stop_State          ; UART_RX:uart|RX_data_valid                     ; clock        ; clock       ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.384      ; 1.044      ;
; 0.517 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; UART_RX:uart|present_State.IDLE_State          ; UART_RX:uart|present_State.start_State         ; clock        ; clock       ; 0.000        ; 0.055      ; 0.716      ;
; 0.523 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.384      ; 1.051      ;
; 0.529 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.384      ; 1.057      ;
; 0.530 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[0]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.729      ;
; 0.532 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.384      ; 1.060      ;
; 0.540 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.384      ; 1.068      ;
; 0.540 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.384      ; 1.068      ;
; 0.545 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|present_State.IDLE_State          ; clock        ; clock       ; 0.000        ; 0.055      ; 0.744      ;
; 0.595 ; UART_RX:uart|RX_data[7]                        ; freq_out[7]~reg0                               ; clock        ; clock       ; 0.000        ; 0.054      ; 0.793      ;
; 0.611 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.384      ; 1.139      ;
; 0.612 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.384      ; 1.140      ;
; 0.612 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.384      ; 1.140      ;
; 0.625 ; UART_RX:uart|present_State.bit_read_prep_State ; UART_RX:uart|present_State.bit_read_prep_State ; clock        ; clock       ; 0.000        ; 0.055      ; 0.824      ;
; 0.627 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.384      ; 1.155      ;
; 0.628 ; UART_RX:uart|RX_data[6]                        ; freq_out[6]~reg0                               ; clock        ; clock       ; 0.000        ; 0.054      ; 0.826      ;
; 0.628 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.384      ; 1.156      ;
; 0.629 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.384      ; 1.157      ;
; 0.632 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.384      ; 1.160      ;
; 0.636 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.384      ; 1.164      ;
; 0.707 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.384      ; 1.235      ;
; 0.708 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|RX_data_valid                     ; clock        ; clock       ; 0.000        ; 0.055      ; 0.907      ;
; 0.709 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.384      ; 1.237      ;
; 0.715 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.384      ; 1.243      ;
; 0.719 ; UART_RX:uart|RX_data_temp[1]                   ; UART_RX:uart|RX_data[1]                        ; clock        ; clock       ; 0.000        ; 0.057      ; 0.920      ;
; 0.722 ; UART_RX:uart|RX_data_temp[3]                   ; UART_RX:uart|RX_data[3]                        ; clock        ; clock       ; 0.000        ; 0.057      ; 0.923      ;
; 0.722 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.384      ; 1.250      ;
; 0.723 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.384      ; 1.251      ;
; 0.725 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.384      ; 1.253      ;
; 0.728 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.384      ; 1.256      ;
; 0.731 ; UART_RX:uart|RX_data_temp[0]                   ; UART_RX:uart|RX_data[0]                        ; clock        ; clock       ; 0.000        ; 0.057      ; 0.932      ;
; 0.731 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.384      ; 1.259      ;
; 0.737 ; UART_RX:uart|RX_data_temp[4]                   ; UART_RX:uart|RX_data[4]                        ; clock        ; clock       ; 0.000        ; 0.057      ; 0.938      ;
; 0.739 ; UART_RX:uart|present_State.Rx_State            ; UART_RX:uart|X2                                ; clock        ; clock       ; 0.000        ; 0.055      ; 0.938      ;
; 0.741 ; UART_RX:uart|RX_data_temp[6]                   ; UART_RX:uart|RX_data[6]                        ; clock        ; clock       ; 0.000        ; 0.057      ; 0.942      ;
; 0.749 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|present_State.stop_State          ; clock        ; clock       ; 0.000        ; 0.057      ; 0.950      ;
; 0.750 ; UART_RX:uart|RX_data_temp[7]                   ; UART_RX:uart|RX_data[7]                        ; clock        ; clock       ; 0.000        ; 0.057      ; 0.951      ;
; 0.752 ; UART_RX:uart|COUNTER:freq_count|count[14]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.068      ; 0.964      ;
; 0.755 ; UART_RX:uart|present_State.bit_read_prep_State ; UART_RX:uart|present_State.bit_read_State      ; clock        ; clock       ; 0.000        ; 0.053      ; 0.952      ;
; 0.755 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; UART_RX:uart|read_data_signal                  ; UART_RX:uart|present_State.Rx_State            ; clock        ; clock       ; 0.000        ; 0.056      ; 0.956      ;
; 0.757 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.956      ;
; 0.759 ; UART_RX:uart|COUNTER:freq_count|count[12]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.068      ; 0.971      ;
; 0.763 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 0.000        ; 0.055      ; 0.965      ;
; 0.769 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 0.000        ; 0.055      ; 0.972      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'RX'                                                                                                  ;
+--------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -0.645 ; UART_RX:uart|reset_start_bit ; UART_RX:uart|start_bit ; clock        ; RX          ; 0.500        ; -0.025     ; 1.105      ;
+--------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock'                                                                                                                ;
+--------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.334 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; -0.055     ; 1.274      ;
; -0.334 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock        ; clock       ; 1.000        ; -0.055     ; 1.274      ;
; -0.334 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock        ; clock       ; 1.000        ; -0.055     ; 1.274      ;
; -0.334 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.274      ;
; -0.334 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.274      ;
; -0.334 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.274      ;
; -0.334 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.274      ;
; -0.334 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[3]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.274      ;
; -0.334 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[2]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.274      ;
; -0.334 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[1]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.274      ;
; -0.334 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[0]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.274      ;
; -0.184 ; UART_RX:uart|reset_counter ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.055     ; 1.124      ;
; -0.018 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; 0.261      ; 1.274      ;
; -0.018 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; 0.261      ; 1.274      ;
; -0.018 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 1.000        ; 0.261      ; 1.274      ;
; -0.018 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock        ; clock       ; 1.000        ; 0.261      ; 1.274      ;
; -0.018 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; 0.261      ; 1.274      ;
+--------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock'                                                                                                                ;
+-------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.651 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 0.000        ; 0.384      ; 1.179      ;
; 0.651 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 0.000        ; 0.384      ; 1.179      ;
; 0.651 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 0.000        ; 0.384      ; 1.179      ;
; 0.651 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock        ; clock       ; 0.000        ; 0.384      ; 1.179      ;
; 0.651 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 0.000        ; 0.384      ; 1.179      ;
; 0.817 ; UART_RX:uart|reset_counter ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 0.000        ; 0.055      ; 1.016      ;
; 0.980 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 0.000        ; 0.055      ; 1.179      ;
; 0.980 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock        ; clock       ; 0.000        ; 0.055      ; 1.179      ;
; 0.980 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock        ; clock       ; 0.000        ; 0.055      ; 1.179      ;
; 0.980 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.179      ;
; 0.980 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[6]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.179      ;
; 0.980 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[5]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.179      ;
; 0.980 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[4]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.179      ;
; 0.980 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[3]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.179      ;
; 0.980 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[2]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.179      ;
; 0.980 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[1]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.179      ;
; 0.980 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[0]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.179      ;
+-------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'RX'                                                                                                  ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 1.205 ; UART_RX:uart|reset_start_bit ; UART_RX:uart|start_bit ; clock        ; RX          ; -0.500       ; 0.120      ; 0.999      ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -1.086 ; -3.096            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; RX    ; 0.090 ; 0.000                 ;
; clock ; 0.135 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clock ; 0.382 ; 0.000                ;
; RX    ; 0.583 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -62.182                         ;
; RX    ; -3.000 ; -4.472                          ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                       ;
+--------+-------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.086 ; RX                                        ; UART_RX:uart|RX_data_temp[7]                   ; RX           ; clock       ; 0.500        ; 1.187      ; 2.750      ;
; -0.309 ; UART_RX:uart|start_bit                    ; UART_RX:uart|present_State.start_State         ; RX           ; clock       ; 0.500        ; -0.409     ; 0.377      ;
; -0.307 ; UART_RX:uart|start_bit                    ; UART_RX:uart|present_State.IDLE_State          ; RX           ; clock       ; 0.500        ; -0.409     ; 0.375      ;
; -0.261 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.212      ;
; -0.251 ; UART_RX:uart|COUNTER:freq_count|count[12] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.235     ; 1.003      ;
; -0.249 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.235     ; 1.001      ;
; -0.239 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.190      ;
; -0.228 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.036     ; 1.179      ;
; -0.225 ; UART_RX:uart|COUNTER:freq_count|count[13] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.176      ;
; -0.224 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.235     ; 0.976      ;
; -0.222 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.173      ;
; -0.213 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.036     ; 1.164      ;
; -0.210 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.161      ;
; -0.198 ; UART_RX:uart|COUNTER:freq_count|count[11] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.149      ;
; -0.170 ; UART_RX:uart|COUNTER:freq_count|count[10] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.121      ;
; -0.160 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.036     ; 1.111      ;
; -0.157 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.036     ; 1.108      ;
; -0.156 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.036     ; 1.107      ;
; -0.156 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.235     ; 0.908      ;
; -0.156 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.235     ; 0.908      ;
; -0.155 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.235     ; 0.907      ;
; -0.152 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.235     ; 0.904      ;
; -0.146 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.036     ; 1.097      ;
; -0.145 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.036     ; 1.096      ;
; -0.129 ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.080      ;
; -0.112 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.063      ;
; -0.107 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.036     ; 1.058      ;
; -0.105 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.247      ;
; -0.101 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.243      ;
; -0.101 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; -0.044     ; 1.044      ;
; -0.097 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; -0.044     ; 1.040      ;
; -0.096 ; UART_RX:uart|COUNTER:freq_count|count[15] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.235     ; 0.848      ;
; -0.094 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.045      ;
; -0.090 ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|n_data_bits[2]                    ; clock        ; clock       ; 1.000        ; -0.035     ; 1.042      ;
; -0.090 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.232      ;
; -0.089 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.036     ; 1.040      ;
; -0.089 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.036     ; 1.040      ;
; -0.088 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.036     ; 1.039      ;
; -0.088 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.235     ; 0.840      ;
; -0.085 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.036     ; 1.036      ;
; -0.084 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.235     ; 0.836      ;
; -0.084 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.235     ; 0.836      ;
; -0.079 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.036     ; 1.030      ;
; -0.078 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.036     ; 1.029      ;
; -0.073 ; UART_RX:uart|n_data_bits[0]               ; UART_RX:uart|present_State.stop_State          ; clock        ; clock       ; 1.000        ; -0.036     ; 1.024      ;
; -0.067 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.018      ;
; -0.056 ; UART_RX:uart|X2                           ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.037     ; 1.006      ;
; -0.052 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.194      ;
; -0.048 ; UART_RX:uart|n_data_bits[0]               ; UART_RX:uart|present_State.bit_read_prep_State ; clock        ; clock       ; 1.000        ; -0.036     ; 0.999      ;
; -0.041 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.036     ; 0.992      ;
; -0.039 ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.036     ; 0.990      ;
; -0.034 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.176      ;
; -0.033 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.175      ;
; -0.033 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; -0.044     ; 0.976      ;
; -0.030 ; UART_RX:uart|reset_counter                ; UART_RX:uart|reset_counter                     ; clock        ; clock       ; 1.000        ; -0.037     ; 0.980      ;
; -0.030 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.172      ;
; -0.029 ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; -0.044     ; 0.972      ;
; -0.029 ; UART_RX:uart|COUNTER:freq_count|count[7]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; -0.044     ; 0.972      ;
; -0.023 ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.165      ;
; -0.021 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.036     ; 0.972      ;
; -0.020 ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 1.000        ; -0.036     ; 0.971      ;
; -0.017 ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.036     ; 0.968      ;
; -0.017 ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.036     ; 0.968      ;
; -0.011 ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.036     ; 0.962      ;
; -0.011 ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.036     ; 0.962      ;
; -0.006 ; UART_RX:uart|COUNTER:freq_count|count[12] ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.235     ; 0.758      ;
; -0.001 ; UART_RX:uart|n_data_bits[0]               ; UART_RX:uart|n_data_bits[3]                    ; clock        ; clock       ; 1.000        ; -0.037     ; 0.951      ;
; 0.000  ; UART_RX:uart|n_data_bits[1]               ; UART_RX:uart|present_State.stop_State          ; clock        ; clock       ; 1.000        ; -0.036     ; 0.951      ;
; 0.012  ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|reset_counter                     ; clock        ; clock       ; 1.000        ; -0.035     ; 0.940      ;
; 0.014  ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.128      ;
; 0.016  ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.126      ;
; 0.025  ; UART_RX:uart|n_data_bits[1]               ; UART_RX:uart|present_State.bit_read_prep_State ; clock        ; clock       ; 1.000        ; -0.036     ; 0.926      ;
; 0.027  ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 1.000        ; -0.036     ; 0.924      ;
; 0.027  ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.036     ; 0.924      ;
; 0.029  ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 1.000        ; -0.036     ; 0.922      ;
; 0.034  ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.108      ;
; 0.038  ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.104      ;
; 0.038  ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.104      ;
; 0.039  ; UART_RX:uart|COUNTER:freq_count|count[9]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; -0.044     ; 0.904      ;
; 0.044  ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock        ; clock       ; 1.000        ; -0.036     ; 0.907      ;
; 0.044  ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.098      ;
; 0.048  ; UART_RX:uart|COUNTER:freq_count|count[1]  ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock        ; clock       ; 1.000        ; -0.036     ; 0.903      ;
; 0.051  ; UART_RX:uart|COUNTER:freq_count|count[5]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.036     ; 0.900      ;
; 0.051  ; UART_RX:uart|COUNTER:freq_count|count[3]  ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 1.000        ; -0.036     ; 0.900      ;
; 0.054  ; UART_RX:uart|present_State.IDLE_State     ; UART_RX:uart|reset_counter                     ; clock        ; clock       ; 1.000        ; -0.037     ; 0.896      ;
; 0.057  ; UART_RX:uart|COUNTER:freq_count|count[8]  ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 1.000        ; -0.036     ; 0.894      ;
; 0.057  ; UART_RX:uart|COUNTER:freq_count|count[6]  ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 1.000        ; -0.036     ; 0.894      ;
; 0.059  ; UART_RX:uart|COUNTER:freq_count|count[0]  ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock        ; clock       ; 1.000        ; -0.036     ; 0.892      ;
; 0.060  ; UART_RX:uart|present_State.IDLE_State     ; UART_RX:uart|reset_start_bit                   ; clock        ; clock       ; 1.000        ; -0.036     ; 0.891      ;
; 0.061  ; UART_RX:uart|COUNTER:freq_count|count[14] ; UART_RX:uart|read_data_signal                  ; clock        ; clock       ; 1.000        ; -0.235     ; 0.691      ;
; 0.071  ; UART_RX:uart|n_data_bits[2]               ; UART_RX:uart|present_State.stop_State          ; clock        ; clock       ; 1.000        ; -0.036     ; 0.880      ;
; 0.072  ; UART_RX:uart|n_data_bits[1]               ; UART_RX:uart|n_data_bits[3]                    ; clock        ; clock       ; 1.000        ; -0.037     ; 0.878      ;
; 0.081  ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|n_data_bits[3]                    ; clock        ; clock       ; 1.000        ; -0.035     ; 0.871      ;
; 0.082  ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|n_data_bits[1]                    ; clock        ; clock       ; 1.000        ; -0.035     ; 0.870      ;
; 0.082  ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.060      ;
; 0.082  ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 1.000        ; 0.155      ; 1.060      ;
; 0.083  ; UART_RX:uart|present_State.bit_read_State ; UART_RX:uart|n_data_bits[0]                    ; clock        ; clock       ; 1.000        ; -0.035     ; 0.869      ;
; 0.090  ; UART_RX:uart|n_data_bits[2]               ; UART_RX:uart|n_data_bits[2]                    ; clock        ; clock       ; 1.000        ; -0.037     ; 0.860      ;
; 0.095  ; UART_RX:uart|COUNTER:freq_count|count[4]  ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 1.000        ; -0.036     ; 0.856      ;
; 0.095  ; UART_RX:uart|COUNTER:freq_count|count[2]  ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 1.000        ; -0.036     ; 0.856      ;
+--------+-------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                            ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; UART_RX:uart|n_data_bits[3]                    ; UART_RX:uart|n_data_bits[3]                    ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[0]                    ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:uart|n_data_bits[1]                    ; UART_RX:uart|n_data_bits[1]                    ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:uart|n_data_bits[2]                    ; UART_RX:uart|n_data_bits[2]                    ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_RX:uart|RX_data_valid                     ; UART_RX:uart|RX_data_valid                     ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|present_State.start_State         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:uart|X2                                ; UART_RX:uart|X2                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:uart|present_State.IDLE_State          ; UART_RX:uart|present_State.IDLE_State          ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; UART_RX:uart|RX_data[5]                        ; freq_out[5]~reg0                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_RX:uart|RX_data[2]                        ; freq_out[2]~reg0                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; UART_RX:uart|RX_data[1]                        ; freq_out[1]~reg0                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.315      ;
; 0.205 ; UART_RX:uart|RX_data_temp[1]                   ; UART_RX:uart|RX_data_temp[0]                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; UART_RX:uart|RX_data_temp[5]                   ; UART_RX:uart|RX_data_temp[4]                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; UART_RX:uart|RX_data_temp[6]                   ; UART_RX:uart|RX_data_temp[5]                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.325      ;
; 0.222 ; UART_RX:uart|present_State.stop_State          ; UART_RX:uart|present_State.reset_State         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.342      ;
; 0.255 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.574      ;
; 0.255 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.574      ;
; 0.263 ; UART_RX:uart|RX_data[4]                        ; freq_out[4]~reg0                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; UART_RX:uart|RX_data_temp[2]                   ; UART_RX:uart|RX_data_temp[1]                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; UART_RX:uart|RX_data_temp[7]                   ; UART_RX:uart|RX_data_temp[6]                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.235      ; 0.584      ;
; 0.266 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.235      ; 0.585      ;
; 0.268 ; UART_RX:uart|RX_data_temp[3]                   ; UART_RX:uart|RX_data_temp[2]                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.589      ;
; 0.272 ; UART_RX:uart|RX_data[3]                        ; freq_out[3]~reg0                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|X2                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; UART_RX:uart|RX_data[0]                        ; freq_out[0]~reg0                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.395      ;
; 0.281 ; UART_RX:uart|RX_data_temp[4]                   ; UART_RX:uart|RX_data_temp[3]                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.401      ;
; 0.290 ; UART_RX:uart|present_State.stop_State          ; UART_RX:uart|RX_data_valid                     ; clock        ; clock       ; 0.000        ; 0.036      ; 0.410      ;
; 0.296 ; UART_RX:uart|COUNTER:freq_count|count[15]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.044      ; 0.424      ;
; 0.298 ; UART_RX:uart|COUNTER:freq_count|count[7]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; UART_RX:uart|COUNTER:freq_count|count[9]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; UART_RX:uart|COUNTER:freq_count|count[14]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; UART_RX:uart|COUNTER:freq_count|count[12]      ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.044      ; 0.428      ;
; 0.304 ; UART_RX:uart|n_data_bits[0]                    ; UART_RX:uart|n_data_bits[1]                    ; clock        ; clock       ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[13]      ; clock        ; clock       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; UART_RX:uart|present_State.start_State         ; UART_RX:uart|present_State.Rx_State            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[10]      ; clock        ; clock       ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; UART_RX:uart|present_State.IDLE_State          ; UART_RX:uart|present_State.start_State         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.429      ;
; 0.317 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[0]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.235      ; 0.637      ;
; 0.318 ; UART_RX:uart|COUNTER:freq_count|count[13]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.637      ;
; 0.321 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.640      ;
; 0.327 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|present_State.IDLE_State          ; clock        ; clock       ; 0.000        ; 0.036      ; 0.447      ;
; 0.331 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.235      ; 0.650      ;
; 0.332 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.235      ; 0.651      ;
; 0.333 ; UART_RX:uart|RX_data[7]                        ; freq_out[7]~reg0                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.454      ;
; 0.335 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.654      ;
; 0.336 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.655      ;
; 0.347 ; UART_RX:uart|RX_data[6]                        ; freq_out[6]~reg0                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.468      ;
; 0.359 ; UART_RX:uart|present_State.bit_read_prep_State ; UART_RX:uart|present_State.bit_read_prep_State ; clock        ; clock       ; 0.000        ; 0.036      ; 0.479      ;
; 0.384 ; UART_RX:uart|COUNTER:freq_count|count[11]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.703      ;
; 0.384 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.235      ; 0.703      ;
; 0.384 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.235      ; 0.703      ;
; 0.398 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.235      ; 0.717      ;
; 0.398 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.235      ; 0.717      ;
; 0.399 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.718      ;
; 0.400 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.719      ;
; 0.401 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.720      ;
; 0.412 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|RX_data_valid                     ; clock        ; clock       ; 0.000        ; 0.036      ; 0.532      ;
; 0.423 ; UART_RX:uart|RX_data_temp[1]                   ; UART_RX:uart|RX_data[1]                        ; clock        ; clock       ; 0.000        ; 0.038      ; 0.545      ;
; 0.424 ; UART_RX:uart|RX_data_temp[3]                   ; UART_RX:uart|RX_data[3]                        ; clock        ; clock       ; 0.000        ; 0.038      ; 0.546      ;
; 0.425 ; UART_RX:uart|RX_data_temp[0]                   ; UART_RX:uart|RX_data[0]                        ; clock        ; clock       ; 0.000        ; 0.038      ; 0.547      ;
; 0.428 ; UART_RX:uart|present_State.Rx_State            ; UART_RX:uart|X2                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.548      ;
; 0.432 ; UART_RX:uart|read_data_signal                  ; UART_RX:uart|present_State.Rx_State            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.553      ;
; 0.433 ; UART_RX:uart|RX_data_temp[4]                   ; UART_RX:uart|RX_data[4]                        ; clock        ; clock       ; 0.000        ; 0.038      ; 0.555      ;
; 0.436 ; UART_RX:uart|RX_data_temp[6]                   ; UART_RX:uart|RX_data[6]                        ; clock        ; clock       ; 0.000        ; 0.038      ; 0.558      ;
; 0.436 ; UART_RX:uart|RX_data_temp[7]                   ; UART_RX:uart|RX_data[7]                        ; clock        ; clock       ; 0.000        ; 0.038      ; 0.558      ;
; 0.442 ; UART_RX:uart|present_State.bit_read_State      ; UART_RX:uart|present_State.stop_State          ; clock        ; clock       ; 0.000        ; 0.038      ; 0.564      ;
; 0.442 ; UART_RX:uart|present_State.bit_read_prep_State ; UART_RX:uart|present_State.bit_read_State      ; clock        ; clock       ; 0.000        ; 0.034      ; 0.560      ;
; 0.450 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.235      ; 0.769      ;
; 0.450 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.235      ; 0.769      ;
; 0.453 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[12]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.772      ;
; 0.454 ; UART_RX:uart|COUNTER:freq_count|count[5]       ; UART_RX:uart|COUNTER:freq_count|count[6]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; UART_RX:uart|COUNTER:freq_count|count[3]       ; UART_RX:uart|COUNTER:freq_count|count[4]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; UART_RX:uart|COUNTER:freq_count|count[1]       ; UART_RX:uart|COUNTER:freq_count|count[2]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[0]                    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[2]                    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[3]                    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; UART_RX:uart|present_State.reset_State         ; UART_RX:uart|n_data_bits[1]                    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; UART_RX:uart|COUNTER:freq_count|count[14]      ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.044      ; 0.585      ;
; 0.459 ; UART_RX:uart|n_data_bits[3]                    ; UART_RX:uart|present_State.stop_State          ; clock        ; clock       ; 0.000        ; 0.037      ; 0.580      ;
; 0.461 ; UART_RX:uart|COUNTER:freq_count|count[12]      ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.044      ; 0.589      ;
; 0.463 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[7]       ; clock        ; clock       ; 0.000        ; 0.235      ; 0.782      ;
; 0.464 ; UART_RX:uart|COUNTER:freq_count|count[0]       ; UART_RX:uart|COUNTER:freq_count|count[1]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; UART_RX:uart|COUNTER:freq_count|count[8]       ; UART_RX:uart|COUNTER:freq_count|count[15]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.783      ;
; 0.464 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[9]       ; clock        ; clock       ; 0.000        ; 0.235      ; 0.783      ;
; 0.465 ; UART_RX:uart|COUNTER:freq_count|count[4]       ; UART_RX:uart|COUNTER:freq_count|count[5]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; UART_RX:uart|COUNTER:freq_count|count[2]       ; UART_RX:uart|COUNTER:freq_count|count[3]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; UART_RX:uart|COUNTER:freq_count|count[10]      ; UART_RX:uart|COUNTER:freq_count|count[11]      ; clock        ; clock       ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[14]      ; clock        ; clock       ; 0.000        ; 0.235      ; 0.785      ;
; 0.467 ; UART_RX:uart|COUNTER:freq_count|count[6]       ; UART_RX:uart|COUNTER:freq_count|count[8]       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.587      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'RX'                                                                                                 ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.090 ; UART_RX:uart|reset_start_bit ; UART_RX:uart|start_bit ; clock        ; RX          ; 0.500        ; 0.310      ; 0.697      ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock'                                                                                                               ;
+-------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.135 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 1.000        ; -0.037     ; 0.815      ;
; 0.135 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock        ; clock       ; 1.000        ; -0.037     ; 0.815      ;
; 0.135 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock        ; clock       ; 1.000        ; -0.037     ; 0.815      ;
; 0.135 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock        ; clock       ; 1.000        ; -0.037     ; 0.815      ;
; 0.135 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[6]  ; clock        ; clock       ; 1.000        ; -0.037     ; 0.815      ;
; 0.135 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[5]  ; clock        ; clock       ; 1.000        ; -0.037     ; 0.815      ;
; 0.135 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[4]  ; clock        ; clock       ; 1.000        ; -0.037     ; 0.815      ;
; 0.135 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[3]  ; clock        ; clock       ; 1.000        ; -0.037     ; 0.815      ;
; 0.135 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[2]  ; clock        ; clock       ; 1.000        ; -0.037     ; 0.815      ;
; 0.135 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[1]  ; clock        ; clock       ; 1.000        ; -0.037     ; 0.815      ;
; 0.135 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[0]  ; clock        ; clock       ; 1.000        ; -0.037     ; 0.815      ;
; 0.241 ; UART_RX:uart|reset_counter ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 1.000        ; -0.037     ; 0.709      ;
; 0.326 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 1.000        ; 0.154      ; 0.815      ;
; 0.326 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 1.000        ; 0.154      ; 0.815      ;
; 0.326 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 1.000        ; 0.154      ; 0.815      ;
; 0.326 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.815      ;
; 0.326 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.815      ;
+-------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock'                                                                                                                ;
+-------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[15] ; clock        ; clock       ; 0.000        ; 0.235      ; 0.701      ;
; 0.382 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[14] ; clock        ; clock       ; 0.000        ; 0.235      ; 0.701      ;
; 0.382 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[12] ; clock        ; clock       ; 0.000        ; 0.235      ; 0.701      ;
; 0.382 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[9]  ; clock        ; clock       ; 0.000        ; 0.235      ; 0.701      ;
; 0.382 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[7]  ; clock        ; clock       ; 0.000        ; 0.235      ; 0.701      ;
; 0.497 ; UART_RX:uart|reset_counter ; UART_RX:uart|read_data_signal             ; clock        ; clock       ; 0.000        ; 0.037      ; 0.618      ;
; 0.581 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[13] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.701      ;
; 0.581 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.701      ;
; 0.581 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.701      ;
; 0.581 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.701      ;
; 0.581 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[6]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.701      ;
; 0.581 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[5]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.701      ;
; 0.581 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[4]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.701      ;
; 0.581 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[3]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.701      ;
; 0.581 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[2]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.701      ;
; 0.581 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[1]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.701      ;
; 0.581 ; UART_RX:uart|reset_counter ; UART_RX:uart|COUNTER:freq_count|count[0]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.701      ;
+-------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'RX'                                                                                                  ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.583 ; UART_RX:uart|reset_start_bit ; UART_RX:uart|start_bit ; clock        ; RX          ; -0.500       ; 0.409      ; 0.606      ;
+-------+------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.777 ns




+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.470  ; 0.186 ; -0.804   ; 0.382   ; -3.000              ;
;  RX              ; N/A     ; N/A   ; -0.804   ; 0.583   ; -3.000              ;
;  clock           ; -1.470  ; 0.186 ; -0.503   ; 0.382   ; -3.000              ;
; Design-wide TNS  ; -32.593 ; 0.0   ; -7.415   ; 0.0     ; -66.654             ;
;  RX              ; N/A     ; N/A   ; -0.804   ; 0.000   ; -4.472              ;
;  clock           ; -32.593 ; 0.000 ; -6.611   ; 0.000   ; -62.182             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; freq_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tb_reset                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RX                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; freq_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; freq_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; freq_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; freq_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; freq_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; freq_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; freq_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; freq_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; freq_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; freq_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; freq_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; freq_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 273      ; 0        ; 0        ; 0        ;
; RX         ; clock    ; 1        ; 3        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 273      ; 0        ; 0        ; 0        ;
; RX         ; clock    ; 1        ; 3        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 17       ; 0        ; 0        ; 0        ;
; clock      ; RX       ; 0        ; 0        ; 1        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 17       ; 0        ; 0        ; 0        ;
; clock      ; RX       ; 0        ; 0        ; 1        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 39    ; 39   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; RX     ; RX    ; Base ; Constrained ;
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; tb_reset   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; freq_out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; tb_reset   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; freq_out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; freq_out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 19 22:06:56 2020
Info: Command: quartus_sta dev_fonctions_barreFranche -c DFBF
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DFBF.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name RX RX
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.470
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.470             -32.593 clock 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 clock 
Info (332146): Worst-case recovery slack is -0.804
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.804              -0.804 RX 
    Info (332119):    -0.503              -6.611 clock 
Info (332146): Worst-case removal slack is 0.708
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.708               0.000 clock 
    Info (332119):     1.303               0.000 RX 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -59.000 clock 
    Info (332119):    -3.000              -4.000 RX 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.261             -23.556 clock 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 clock 
Info (332146): Worst-case recovery slack is -0.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.645              -0.645 RX 
    Info (332119):    -0.334              -3.948 clock 
Info (332146): Worst-case removal slack is 0.651
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.651               0.000 clock 
    Info (332119):     1.205               0.000 RX 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -59.000 clock 
    Info (332119):    -3.000              -4.000 RX 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.086
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.086              -3.096 clock 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clock 
Info (332146): Worst-case recovery slack is 0.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.090               0.000 RX 
    Info (332119):     0.135               0.000 clock 
Info (332146): Worst-case removal slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 clock 
    Info (332119):     0.583               0.000 RX 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -62.182 clock 
    Info (332119):    -3.000              -4.472 RX 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.777 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4751 megabytes
    Info: Processing ended: Thu Nov 19 22:06:59 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


