# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "../../../../Lab1.ip_user_files/ipstatic" \
"../../../../Lab1.srcs/sources_1/imports/lab1starterfiles/arbiter.v" \
"../../../../Lab1.srcs/sources_1/imports/lab1starterfiles/cam.v" \
"../../../../Lab1.srcs/sources_1/imports/lab1starterfiles/encoder.v" \
"../../../../Lab1.srcs/sources_1/imports/lab1starterfiles/hash_rom.v" \
"../../../../Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v" \
"../../../../Lab1.srcs/sources_1/imports/lab1starterfiles/hasher.v" \
"../../../../Lab1.srcs/sources_1/imports/lab1starterfiles/length_finder.v" \
"../../../../Lab1.srcs/sources_1/imports/lab1starterfiles/rotator.v" \
"../../../../Lab1.srcs/sources_1/imports/lab1starterfiles/verifier.v" \
"../../../../../../../Downloads/lab1_starter_files/lab1starterfiles/verifier_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
