Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 456e8db02699473dbe24de7b53bdb4b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ALUtb_behav xil_defaultlib.ALUtb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'cout' [C:/Users/berkay/vprojects/EightBitALU/ALU.srcs/sources_1/new/ALU.sv:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.NbitFulladder
Compiling module xil_defaultlib.MUX4
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUtb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALUtb_behav
