Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan 29 22:24:03 2022
| Host         : BrooksRig running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NARNet_SmallCache_control_sets_placed.rpt
| Design       : NARNet_SmallCache
| Device       : xc7s50
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |           16 |
| Yes          | No                    | No                     |             398 |          158 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | out_ready1_out           |                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | w_ind[3]_i_1_n_0         |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                          | nReset                     |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG |                          |                            |                6 |              6 |         1.00 |
|  clk_IBUF_BUFG | n1/w_ind_reg[3]          | param_cache[0][15]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | l1_ind[5]_i_1_n_0        |                            |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | xdts                     |                            |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | n2/w_ind_reg[3]          | param_cache[1][15]_i_1_n_0 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | n3/w_ind_reg[3]          | param_cache[2][15]_i_1_n_0 |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | n4/w_ind_reg[3]          | param_cache[3][15]_i_1_n_0 |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | n5/w_ind_reg[3]          | param_cache[4][15]_i_1_n_0 |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | bram_addr_reg[7]_i_1_n_0 |                            |                7 |              8 |         1.14 |
| ~clk_IBUF_BUFG |                          | bram_addr_reg_reg_n_0_[7]  |                6 |              9 |         1.50 |
| ~clk_IBUF_BUFG | tanhlut/tanh_out_reg     |                            |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG | n1/w_ind_reg[3]          |                            |                9 |             10 |         1.11 |
|  clk_IBUF_BUFG | n2/w_ind_reg[3]          |                            |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | n3/w_ind_reg[3]          |                            |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | n4/w_ind_reg[3]          |                            |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG | n5/w_ind_reg[3]          |                            |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG | tap                      |                            |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | xdl[13][15]_i_1_n_0      |                            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | x_in_reg                 |                            |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | xdl[4][15]_i_1_n_0       |                            |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | xdl[8][15]_i_1_n_0       |                            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG |                          | rst_IBUF                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | acc_term                 |                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | xdl[11][15]_i_1_n_0      |                            |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | xdl                      |                            |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | xdl[3][15]_i_1_n_0       |                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | xdl[7][15]_i_1_n_0       |                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | xdl[14][15]_i_1_n_0      |                            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | xdl[10][15]_i_1_n_0      |                            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | xdl[2][15]_i_1_n_0       |                            |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | xdl[9][15]_i_1_n_0       |                            |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | xdl[5][15]_i_1_n_0       |                            |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | y_out_reg[15]_i_1_n_0    |                            |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | finalSum_reg_n_0         | accRst__0                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | xdl[15][15]_i_1_n_0      |                            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | xdl[1][15]_i_1_n_0       |                            |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | xdl[16][15]_i_1_n_0      | rst_IBUF                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | xdl[6][15]_i_1_n_0       |                            |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | xdl[12][15]_i_1_n_0      |                            |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | p_0_in__0                |                            |                3 |             24 |         8.00 |
+----------------+--------------------------+----------------------------+------------------+----------------+--------------+


