[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfaceElab/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/InterfaceElab/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<152> s<151> l<2:1> el<1:2>
n<> u<2> t<INTERFACE> p<30> s<4> l<2:1> el<2:10>
n<REG_BUS> u<3> t<StringConst> p<4> l<2:11> el<2:18>
n<> u<4> t<Interface_identifier> p<30> c<3> s<20> l<2:11> el<2:18>
n<> u<5> t<IntegerAtomType_Int> p<6> l<4:13> el<4:16>
n<> u<6> t<Data_type> p<7> c<5> l<4:13> el<4:16>
n<> u<7> t<Data_type_or_implicit> p<18> c<6> s<17> l<4:13> el<4:16>
n<ADDR_WIDTH> u<8> t<StringConst> p<16> s<15> l<4:17> el<4:27>
n<1> u<9> t<IntConst> p<10> l<4:31> el<4:32>
n<> u<10> t<Primary_literal> p<11> c<9> l<4:31> el<4:32>
n<> u<11> t<Constant_primary> p<13> c<10> l<4:31> el<4:32>
n<> u<12> t<Unary_Minus> p<13> s<11> l<4:30> el<4:31>
n<> u<13> t<Constant_expression> p<14> c<12> l<4:30> el<4:32>
n<> u<14> t<Constant_mintypmax_expression> p<15> c<13> l<4:30> el<4:32>
n<> u<15> t<Constant_param_expression> p<16> c<14> l<4:30> el<4:32>
n<> u<16> t<Param_assignment> p<17> c<8> l<4:17> el<4:32>
n<> u<17> t<List_of_param_assignments> p<18> c<16> l<4:17> el<4:32>
n<> u<18> t<Parameter_declaration> p<19> c<7> l<4:3> el<4:32>
n<> u<19> t<Parameter_port_declaration> p<20> c<18> l<4:3> el<4:32>
n<> u<20> t<Parameter_port_list> p<30> c<19> s<29> l<2:19> el<5:2>
n<> u<21> t<PortDir_Inp> p<26> s<25> l<6:3> el<6:8>
n<> u<22> t<IntVec_TypeLogic> p<23> l<6:9> el<6:14>
n<> u<23> t<Data_type> p<24> c<22> l<6:9> el<6:14>
n<> u<24> t<Data_type_or_implicit> p<25> c<23> l<6:9> el<6:14>
n<> u<25> t<Net_port_type> p<26> c<24> l<6:9> el<6:14>
n<> u<26> t<Net_port_header> p<28> c<21> s<27> l<6:3> el<6:14>
n<clk_i> u<27> t<StringConst> p<28> l<6:15> el<6:20>
n<> u<28> t<Ansi_port_declaration> p<29> c<26> l<6:3> el<6:20>
n<> u<29> t<List_of_port_declarations> p<30> c<28> l<5:2> el<7:2>
n<> u<30> t<Interface_ansi_header> p<69> c<2> s<58> l<2:1> el<7:3>
n<> u<31> t<IntVec_TypeLogic> p<48> s<47> l<9:3> el<9:8>
n<ADDR_WIDTH> u<32> t<StringConst> p<33> l<9:10> el<9:20>
n<> u<33> t<Primary_literal> p<34> c<32> l<9:10> el<9:20>
n<> u<34> t<Constant_primary> p<35> c<33> l<9:10> el<9:20>
n<> u<35> t<Constant_expression> p<41> c<34> s<40> l<9:10> el<9:20>
n<1> u<36> t<IntConst> p<37> l<9:21> el<9:22>
n<> u<37> t<Primary_literal> p<38> c<36> l<9:21> el<9:22>
n<> u<38> t<Constant_primary> p<39> c<37> l<9:21> el<9:22>
n<> u<39> t<Constant_expression> p<41> c<38> l<9:21> el<9:22>
n<> u<40> t<BinOp_Minus> p<41> s<39> l<9:20> el<9:21>
n<> u<41> t<Constant_expression> p<46> c<35> s<45> l<9:10> el<9:22>
n<0> u<42> t<IntConst> p<43> l<9:23> el<9:24>
n<> u<43> t<Primary_literal> p<44> c<42> l<9:23> el<9:24>
n<> u<44> t<Constant_primary> p<45> c<43> l<9:23> el<9:24>
n<> u<45> t<Constant_expression> p<46> c<44> l<9:23> el<9:24>
n<> u<46> t<Constant_range> p<47> c<41> l<9:10> el<9:24>
n<> u<47> t<Packed_dimension> p<48> c<46> l<9:9> el<9:25>
n<> u<48> t<Data_type> p<52> c<31> s<51> l<9:3> el<9:25>
n<addr> u<49> t<StringConst> p<50> l<9:28> el<9:32>
n<> u<50> t<Variable_decl_assignment> p<51> c<49> l<9:28> el<9:32>
n<> u<51> t<List_of_variable_decl_assignments> p<52> c<50> l<9:28> el<9:32>
n<> u<52> t<Variable_declaration> p<53> c<48> l<9:3> el<9:33>
n<> u<53> t<Data_declaration> p<54> c<52> l<9:3> el<9:33>
n<> u<54> t<Package_or_generate_item_declaration> p<55> c<53> l<9:3> el<9:33>
n<> u<55> t<Module_or_generate_item_declaration> p<56> c<54> l<9:3> el<9:33>
n<> u<56> t<Module_common_item> p<57> c<55> l<9:3> el<9:33>
n<> u<57> t<Interface_or_generate_item> p<58> c<56> l<9:3> el<9:33>
n<> u<58> t<Non_port_interface_item> p<69> c<57> s<67> l<9:3> el<9:33>
n<out> u<59> t<StringConst> p<65> s<64> l<11:11> el<11:14>
n<> u<60> t<PortDir_Out> p<63> s<62> l<11:16> el<11:22>
n<addr> u<61> t<StringConst> p<62> l<11:23> el<11:27>
n<> u<62> t<Modport_simple_port> p<63> c<61> l<11:23> el<11:27>
n<> u<63> t<Modport_simple_ports_declaration> p<64> c<60> l<11:16> el<11:27>
n<> u<64> t<Modport_ports_declaration> p<65> c<63> l<11:16> el<11:27>
n<> u<65> t<Modport_item> p<66> c<59> l<11:11> el<11:28>
n<> u<66> t<Interface_or_generate_item> p<67> c<65> l<11:3> el<11:29>
n<> u<67> t<Non_port_interface_item> p<69> c<66> s<68> l<11:3> el<11:29>
n<> u<68> t<ENDINTERFACE> p<69> l<13:1> el<13:13>
n<> u<69> t<Interface_declaration> p<70> c<30> l<2:1> el<13:13>
n<> u<70> t<Description> p<151> c<69> s<83> l<2:1> el<13:13>
n<module> u<71> t<Module_keyword> p<80> s<72> l<15:1> el<15:7>
n<apb_to_reg> u<72> t<StringConst> p<80> s<79> l<15:8> el<15:18>
n<REG_BUS> u<73> t<StringConst> p<75> s<74> l<16:3> el<16:10>
n<out> u<74> t<StringConst> p<75> l<16:11> el<16:14>
n<> u<75> t<Interface_identifier> p<76> c<73> l<16:3> el<16:14>
n<> u<76> t<Interface_port_header> p<78> c<75> s<77> l<16:3> el<16:14>
n<reg_o> u<77> t<StringConst> p<78> l<16:16> el<16:21>
n<> u<78> t<Ansi_port_declaration> p<79> c<76> l<16:3> el<16:21>
n<> u<79> t<List_of_port_declarations> p<80> c<78> l<15:19> el<17:2>
n<> u<80> t<Module_ansi_header> p<82> c<71> s<81> l<15:1> el<17:3>
n<> u<81> t<ENDMODULE> p<82> l<19:1> el<19:10>
n<> u<82> t<Module_declaration> p<83> c<80> l<15:1> el<19:10>
n<> u<83> t<Description> p<151> c<82> s<132> l<15:1> el<19:10>
n<module> u<84> t<Module_keyword> p<88> s<85> l<21:1> el<21:7>
n<peripherals> u<85> t<StringConst> p<88> s<87> l<21:8> el<21:19>
n<> u<86> t<Port> p<87> l<21:21> el<21:21>
n<> u<87> t<List_of_ports> p<88> c<86> l<21:20> el<21:22>
n<> u<88> t<Module_nonansi_header> p<131> c<84> s<112> l<21:1> el<21:23>
n<REG_BUS> u<89> t<StringConst> p<109> s<99> l<23:4> el<23:11>
n<ADDR_WIDTH> u<90> t<StringConst> p<97> s<96> l<24:10> el<24:20>
n<32> u<91> t<IntConst> p<92> l<24:23> el<24:25>
n<> u<92> t<Primary_literal> p<93> c<91> l<24:23> el<24:25>
n<> u<93> t<Primary> p<94> c<92> l<24:23> el<24:25>
n<> u<94> t<Expression> p<95> c<93> l<24:23> el<24:25>
n<> u<95> t<Mintypmax_expression> p<96> c<94> l<24:23> el<24:25>
n<> u<96> t<Param_expression> p<97> c<95> l<24:23> el<24:25>
n<> u<97> t<Named_parameter_assignment> p<98> c<90> l<24:9> el<24:27>
n<> u<98> t<List_of_parameter_assignments> p<99> c<97> l<24:9> el<24:27>
n<> u<99> t<Parameter_value_assignment> p<109> c<98> s<108> l<23:12> el<25:6>
n<reg_bus> u<100> t<StringConst> p<101> l<25:7> el<25:14>
n<> u<101> t<Name_of_instance> p<108> c<100> s<107> l<25:7> el<25:14>
n<clk_i> u<102> t<StringConst> p<103> l<25:16> el<25:21>
n<> u<103> t<Primary_literal> p<104> c<102> l<25:16> el<25:21>
n<> u<104> t<Primary> p<105> c<103> l<25:16> el<25:21>
n<> u<105> t<Expression> p<106> c<104> l<25:16> el<25:21>
n<> u<106> t<Ordered_port_connection> p<107> c<105> l<25:16> el<25:21>
n<> u<107> t<List_of_port_connections> p<108> c<106> l<25:16> el<25:21>
n<> u<108> t<Hierarchical_instance> p<109> c<101> l<25:7> el<25:22>
n<> u<109> t<Module_instantiation> p<110> c<89> l<23:4> el<25:23>
n<> u<110> t<Module_or_generate_item> p<111> c<109> l<23:4> el<25:23>
n<> u<111> t<Non_port_module_item> p<112> c<110> l<23:4> el<25:23>
n<> u<112> t<Module_item> p<131> c<111> s<129> l<23:4> el<25:23>
n<apb_to_reg> u<113> t<StringConst> p<126> s<125> l<27:1> el<27:11>
n<i_apb_to_reg> u<114> t<StringConst> p<115> l<27:12> el<27:24>
n<> u<115> t<Name_of_instance> p<125> c<114> s<124> l<27:12> el<27:24>
n<reg_o> u<116> t<StringConst> p<123> s<121> l<27:27> el<27:32>
n<reg_bus> u<117> t<StringConst> p<118> l<27:34> el<27:41>
n<> u<118> t<Primary_literal> p<119> c<117> l<27:34> el<27:41>
n<> u<119> t<Primary> p<120> c<118> l<27:34> el<27:41>
n<> u<120> t<Expression> p<123> c<119> s<122> l<27:34> el<27:41>
n<> u<121> t<OPEN_PARENS> p<123> s<120> l<27:32> el<27:33>
n<> u<122> t<CLOSE_PARENS> p<123> l<27:41> el<27:42>
n<> u<123> t<Named_port_connection> p<124> c<116> l<27:26> el<27:42>
n<> u<124> t<List_of_port_connections> p<125> c<123> l<27:26> el<27:42>
n<> u<125> t<Hierarchical_instance> p<126> c<115> l<27:12> el<27:43>
n<> u<126> t<Module_instantiation> p<127> c<113> l<27:1> el<27:44>
n<> u<127> t<Module_or_generate_item> p<128> c<126> l<27:1> el<27:44>
n<> u<128> t<Non_port_module_item> p<129> c<127> l<27:1> el<27:44>
n<> u<129> t<Module_item> p<131> c<128> s<130> l<27:1> el<27:44>
n<> u<130> t<ENDMODULE> p<131> l<29:1> el<29:10>
n<> u<131> t<Module_declaration> p<132> c<88> l<21:1> el<29:10>
n<> u<132> t<Description> p<151> c<131> s<150> l<21:1> el<29:10>
n<module> u<133> t<Module_keyword> p<137> s<134> l<32:1> el<32:7>
n<testharness> u<134> t<StringConst> p<137> s<136> l<32:8> el<32:19>
n<> u<135> t<Port> p<136> l<32:20> el<32:20>
n<> u<136> t<List_of_ports> p<137> c<135> l<32:19> el<32:21>
n<> u<137> t<Module_nonansi_header> p<149> c<133> s<147> l<32:1> el<32:22>
n<peripherals> u<138> t<StringConst> p<144> s<143> l<34:3> el<34:14>
n<i_peripherals> u<139> t<StringConst> p<140> l<34:16> el<34:29>
n<> u<140> t<Name_of_instance> p<143> c<139> s<142> l<34:16> el<34:29>
n<> u<141> t<Ordered_port_connection> p<142> l<34:31> el<34:31>
n<> u<142> t<List_of_port_connections> p<143> c<141> l<34:31> el<34:31>
n<> u<143> t<Hierarchical_instance> p<144> c<140> l<34:16> el<34:32>
n<> u<144> t<Module_instantiation> p<145> c<138> l<34:3> el<34:33>
n<> u<145> t<Module_or_generate_item> p<146> c<144> l<34:3> el<34:33>
n<> u<146> t<Non_port_module_item> p<147> c<145> l<34:3> el<34:33>
n<> u<147> t<Module_item> p<149> c<146> s<148> l<34:3> el<34:33>
n<> u<148> t<ENDMODULE> p<149> l<36:1> el<36:10>
n<> u<149> t<Module_declaration> p<150> c<137> l<32:1> el<36:10>
n<> u<150> t<Description> p<151> c<149> l<32:1> el<36:10>
n<> u<151> t<Source_text> p<152> c<70> l<2:1> el<36:10>
n<> u<152> t<Top_level_rule> c<1> l<2:1> el<37:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:2:1: No timescale set for "REG_BUS".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:15:1: No timescale set for "apb_to_reg".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:21:1: No timescale set for "peripherals".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:32:1: No timescale set for "testharness".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:2:1: Compile interface "work@REG_BUS".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:15:1: Compile module "work@apb_to_reg".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:21:1: Compile module "work@peripherals".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:32:1: Compile module "work@testharness".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:32:1: Top level module "work@testharness".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 3.
[NTE:EL0510] Nb instances: 3.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              21
design                                                 1
int_typespec                                           2
interface_inst                                         4
interface_typespec                                     6
io_decl                                                4
logic_net                                              8
logic_typespec                                         7
logic_var                                              2
modport                                                4
module_inst                                            9
operation                                              6
param_assign                                           2
parameter                                              2
port                                                   7
range                                                  5
ref_module                                             3
ref_obj                                               10
ref_typespec                                          12
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              21
design                                                 1
int_typespec                                           2
interface_inst                                         4
interface_typespec                                     6
io_decl                                                4
logic_net                                              8
logic_typespec                                         7
logic_var                                              2
modport                                                4
module_inst                                            9
operation                                              6
param_assign                                           2
parameter                                              2
port                                                   8
range                                                  5
ref_module                                             3
ref_obj                                               12
ref_typespec                                          13
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfaceElab/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/InterfaceElab/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/InterfaceElab/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@testharness)
|vpiElaborated:1
|vpiName:work@testharness
|uhdmallInterfaces:
\_interface_inst: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
  |vpiParent:
  \_design: (work@testharness)
  |vpiFullName:work@REG_BUS
  |vpiParameter:
  \_parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:27
    |vpiParent:
    \_interface_inst: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiTypespec:
    \_ref_typespec: (work@REG_BUS.ADDR_WIDTH)
      |vpiParent:
      \_parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:27
      |vpiFullName:work@REG_BUS.ADDR_WIDTH
      |vpiActual:
      \_int_typespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:ADDR_WIDTH
    |vpiFullName:work@REG_BUS.ADDR_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:4:17, endln:4:32
    |vpiParent:
    \_interface_inst: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiRhs:
    \_operation: , line:4:30, endln:4:32
      |vpiParent:
      \_param_assign: , line:4:17, endln:4:32
      |vpiOpType:1
      |vpiOperand:
      \_constant: , line:4:31, endln:4:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:27
  |vpiDefName:work@REG_BUS
  |vpiNet:
  \_logic_net: (work@REG_BUS.clk_i), line:6:15, endln:6:20
    |vpiParent:
    \_interface_inst: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiName:clk_i
    |vpiFullName:work@REG_BUS.clk_i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@REG_BUS.addr), line:9:28, endln:9:32
    |vpiParent:
    \_interface_inst: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiTypespec:
    \_ref_typespec: (work@REG_BUS.addr)
      |vpiParent:
      \_logic_net: (work@REG_BUS.addr), line:9:28, endln:9:32
      |vpiFullName:work@REG_BUS.addr
      |vpiActual:
      \_logic_typespec: , line:9:3, endln:9:25
    |vpiName:addr
    |vpiFullName:work@REG_BUS.addr
    |vpiNetType:36
  |vpiModport:
  \_modport: (out), line:11:11, endln:11:14
    |vpiParent:
    \_interface_inst: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiName:out
    |vpiIODecl:
    \_io_decl: (addr), line:11:23, endln:11:27
      |vpiParent:
      \_modport: (out), line:11:11, endln:11:14
      |vpiDirection:2
      |vpiName:addr
  |vpiPort:
  \_port: (clk_i), line:6:15, endln:6:20
    |vpiParent:
    \_interface_inst: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@REG_BUS.clk_i.clk_i), line:6:15, endln:6:20
      |vpiParent:
      \_port: (clk_i), line:6:15, endln:6:20
      |vpiName:clk_i
      |vpiFullName:work@REG_BUS.clk_i.clk_i
      |vpiActual:
      \_logic_net: (work@REG_BUS.clk_i), line:6:15, endln:6:20
|uhdmallModules:
\_module_inst: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
  |vpiParent:
  \_design: (work@testharness)
  |vpiFullName:work@apb_to_reg
  |vpiDefName:work@apb_to_reg
  |vpiNet:
  \_logic_net: (work@apb_to_reg.reg_o), line:16:16, endln:16:21
    |vpiParent:
    \_module_inst: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
    |vpiName:reg_o
    |vpiFullName:work@apb_to_reg.reg_o
  |vpiPort:
  \_port: (reg_o), line:16:16, endln:16:21
    |vpiParent:
    \_module_inst: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
    |vpiName:reg_o
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@apb_to_reg.reg_o.reg_o), line:16:16, endln:16:21
      |vpiParent:
      \_port: (reg_o), line:16:16, endln:16:21
      |vpiName:reg_o
      |vpiFullName:work@apb_to_reg.reg_o.reg_o
      |vpiActual:
      \_modport: (out), line:11:11, endln:11:14
    |vpiTypedef:
    \_ref_typespec: (work@apb_to_reg.reg_o)
      |vpiParent:
      \_port: (reg_o), line:16:16, endln:16:21
      |vpiFullName:work@apb_to_reg.reg_o
      |vpiActual:
      \_interface_typespec: (out), line:16:11, endln:16:14
|uhdmallModules:
\_module_inst: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
  |vpiParent:
  \_design: (work@testharness)
  |vpiFullName:work@peripherals
  |vpiDefName:work@peripherals
  |vpiNet:
  \_logic_net: (work@peripherals.clk_i), line:25:16, endln:25:21
    |vpiParent:
    \_module_inst: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
    |vpiName:clk_i
    |vpiFullName:work@peripherals.clk_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@peripherals.reg_bus), line:27:34, endln:27:41
    |vpiParent:
    \_module_inst: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
    |vpiName:reg_bus
    |vpiFullName:work@peripherals.reg_bus
    |vpiNetType:1
  |vpiRefModule:
  \_ref_module: work@REG_BUS (reg_bus), line:25:7, endln:25:14
    |vpiParent:
    \_module_inst: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
    |vpiName:reg_bus
    |vpiDefName:work@REG_BUS
    |vpiActual:
    \_interface_inst: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiPort:
    \_port: , line:25:16, endln:25:21
      |vpiParent:
      \_ref_module: work@REG_BUS (reg_bus), line:25:7, endln:25:14
      |vpiHighConn:
      \_ref_obj: (work@peripherals.reg_bus.clk_i), line:25:16, endln:25:21
        |vpiParent:
        \_port: , line:25:16, endln:25:21
        |vpiName:clk_i
        |vpiFullName:work@peripherals.reg_bus.clk_i
        |vpiActual:
        \_logic_net: (work@peripherals.clk_i), line:25:16, endln:25:21
  |vpiRefModule:
  \_ref_module: work@apb_to_reg (i_apb_to_reg), line:27:12, endln:27:24
    |vpiParent:
    \_module_inst: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
    |vpiName:i_apb_to_reg
    |vpiDefName:work@apb_to_reg
    |vpiActual:
    \_module_inst: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
    |vpiPort:
    \_port: (reg_o), line:27:26, endln:27:42
      |vpiParent:
      \_ref_module: work@apb_to_reg (i_apb_to_reg), line:27:12, endln:27:24
      |vpiName:reg_o
      |vpiHighConn:
      \_ref_obj: (work@peripherals.i_apb_to_reg.reg_o.reg_bus), line:27:34, endln:27:41
        |vpiParent:
        \_port: (reg_o), line:27:26, endln:27:42
        |vpiName:reg_bus
        |vpiFullName:work@peripherals.i_apb_to_reg.reg_o.reg_bus
        |vpiActual:
        \_logic_net: (work@peripherals.reg_bus), line:27:34, endln:27:41
|uhdmallModules:
\_module_inst: work@testharness (work@testharness), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:32:1, endln:36:10
  |vpiParent:
  \_design: (work@testharness)
  |vpiFullName:work@testharness
  |vpiDefName:work@testharness
  |vpiRefModule:
  \_ref_module: work@peripherals (i_peripherals), line:34:16, endln:34:29
    |vpiParent:
    \_module_inst: work@testharness (work@testharness), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:32:1, endln:36:10
    |vpiName:i_peripherals
    |vpiDefName:work@peripherals
    |vpiActual:
    \_module_inst: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
|uhdmtopModules:
\_module_inst: work@testharness (work@testharness), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:32:1, endln:36:10
  |vpiName:work@testharness
  |vpiDefName:work@testharness
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@peripherals (work@testharness.i_peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:34:3, endln:34:33
    |vpiParent:
    \_module_inst: work@testharness (work@testharness), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:32:1, endln:36:10
    |vpiName:i_peripherals
    |vpiFullName:work@testharness.i_peripherals
    |vpiDefName:work@peripherals
    |vpiDefFile:${SURELOG_DIR}/tests/InterfaceElab/dut.sv
    |vpiDefLineNo:21
    |vpiNet:
    \_logic_net: (work@testharness.i_peripherals.clk_i), line:25:16, endln:25:21
      |vpiParent:
      \_module_inst: work@peripherals (work@testharness.i_peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:34:3, endln:34:33
      |vpiName:clk_i
      |vpiFullName:work@testharness.i_peripherals.clk_i
      |vpiNetType:1
    |vpiInstance:
    \_module_inst: work@testharness (work@testharness), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:32:1, endln:36:10
    |vpiInterface:
    \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.reg_bus), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:23:4, endln:25:23
      |vpiParent:
      \_module_inst: work@peripherals (work@testharness.i_peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:34:3, endln:34:33
      |vpiName:reg_bus
      |vpiFullName:work@testharness.i_peripherals.reg_bus
      |vpiVariables:
      \_logic_var: (work@testharness.i_peripherals.reg_bus.addr), line:9:28, endln:9:32
        |vpiParent:
        \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.reg_bus), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:23:4, endln:25:23
        |vpiTypespec:
        \_ref_typespec: (work@testharness.i_peripherals.reg_bus.addr)
          |vpiParent:
          \_logic_var: (work@testharness.i_peripherals.reg_bus.addr), line:9:28, endln:9:32
          |vpiFullName:work@testharness.i_peripherals.reg_bus.addr
          |vpiActual:
          \_logic_typespec: , line:9:3, endln:9:25
        |vpiName:addr
        |vpiFullName:work@testharness.i_peripherals.reg_bus.addr
        |vpiVisibility:1
      |vpiParameter:
      \_parameter: (work@testharness.i_peripherals.reg_bus.ADDR_WIDTH), line:4:17, endln:4:27
        |vpiParent:
        \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.reg_bus), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:23:4, endln:25:23
        |vpiTypespec:
        \_ref_typespec: (work@testharness.i_peripherals.reg_bus.ADDR_WIDTH)
          |vpiParent:
          \_parameter: (work@testharness.i_peripherals.reg_bus.ADDR_WIDTH), line:4:17, endln:4:27
          |vpiFullName:work@testharness.i_peripherals.reg_bus.ADDR_WIDTH
          |vpiActual:
          \_int_typespec: , line:4:13, endln:4:16
        |vpiSigned:1
        |vpiName:ADDR_WIDTH
        |vpiFullName:work@testharness.i_peripherals.reg_bus.ADDR_WIDTH
      |vpiParamAssign:
      \_param_assign: , line:4:17, endln:4:32
        |vpiParent:
        \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.reg_bus), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:23:4, endln:25:23
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:4:30, endln:4:32
          |vpiParent:
          \_param_assign: , line:4:17, endln:4:32
          |vpiDecompile:32
          |vpiSize:32
          |UINT:32
          |vpiTypespec:
          \_ref_typespec: (work@testharness.i_peripherals.reg_bus)
            |vpiParent:
            \_constant: , line:4:30, endln:4:32
            |vpiFullName:work@testharness.i_peripherals.reg_bus
            |vpiActual:
            \_int_typespec: , line:4:13, endln:4:16
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@testharness.i_peripherals.reg_bus.ADDR_WIDTH), line:4:17, endln:4:27
      |vpiDefName:work@REG_BUS
      |vpiDefFile:${SURELOG_DIR}/tests/InterfaceElab/dut.sv
      |vpiDefLineNo:2
      |vpiNet:
      \_logic_net: (work@testharness.i_peripherals.reg_bus.clk_i), line:6:15, endln:6:20
        |vpiParent:
        \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.reg_bus), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:23:4, endln:25:23
        |vpiTypespec:
        \_ref_typespec: (work@testharness.i_peripherals.reg_bus.clk_i)
          |vpiParent:
          \_logic_net: (work@testharness.i_peripherals.reg_bus.clk_i), line:6:15, endln:6:20
          |vpiFullName:work@testharness.i_peripherals.reg_bus.clk_i
          |vpiActual:
          \_logic_typespec: , line:6:9, endln:6:14
        |vpiName:clk_i
        |vpiFullName:work@testharness.i_peripherals.reg_bus.clk_i
        |vpiNetType:36
      |vpiInstance:
      \_module_inst: work@peripherals (work@testharness.i_peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:34:3, endln:34:33
      |vpiModport:
      \_modport: (out), line:11:11, endln:11:14
        |vpiParent:
        \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.reg_bus), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:23:4, endln:25:23
        |vpiName:out
        |vpiIODecl:
        \_io_decl: (addr), line:11:23, endln:11:27
          |vpiParent:
          \_modport: (out), line:11:11, endln:11:14
          |vpiDirection:2
          |vpiName:addr
        |vpiInterface:
        \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.reg_bus), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:23:4, endln:25:23
      |vpiPort:
      \_port: (clk_i), line:6:15, endln:6:20
        |vpiParent:
        \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.reg_bus), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:23:4, endln:25:23
        |vpiName:clk_i
        |vpiDirection:1
        |vpiHighConn:
        \_ref_obj: (work@testharness.i_peripherals.clk_i), line:25:16, endln:25:21
          |vpiParent:
          \_port: (clk_i), line:6:15, endln:6:20
          |vpiName:clk_i
          |vpiFullName:work@testharness.i_peripherals.clk_i
          |vpiActual:
          \_logic_net: (work@testharness.i_peripherals.reg_bus.clk_i), line:6:15, endln:6:20
        |vpiLowConn:
        \_ref_obj: (work@testharness.i_peripherals.reg_bus.clk_i), line:25:16, endln:25:21
          |vpiParent:
          \_port: (clk_i), line:6:15, endln:6:20
          |vpiName:clk_i
          |vpiFullName:work@testharness.i_peripherals.reg_bus.clk_i
          |vpiActual:
          \_logic_net: (work@testharness.i_peripherals.reg_bus.clk_i), line:6:15, endln:6:20
        |vpiTypedef:
        \_ref_typespec: (work@testharness.i_peripherals.reg_bus.clk_i)
          |vpiParent:
          \_port: (clk_i), line:6:15, endln:6:20
          |vpiFullName:work@testharness.i_peripherals.reg_bus.clk_i
          |vpiActual:
          \_logic_typespec: , line:6:9, endln:6:14
    |vpiModule:
    \_module_inst: work@apb_to_reg (work@testharness.i_peripherals.i_apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:27:1, endln:27:44
      |vpiParent:
      \_module_inst: work@peripherals (work@testharness.i_peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:34:3, endln:34:33
      |vpiName:i_apb_to_reg
      |vpiFullName:work@testharness.i_peripherals.i_apb_to_reg
      |vpiDefName:work@apb_to_reg
      |vpiDefFile:${SURELOG_DIR}/tests/InterfaceElab/dut.sv
      |vpiDefLineNo:15
      |vpiInstance:
      \_module_inst: work@peripherals (work@testharness.i_peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:34:3, endln:34:33
      |vpiPort:
      \_port: (reg_o), line:16:16, endln:16:21
        |vpiParent:
        \_module_inst: work@apb_to_reg (work@testharness.i_peripherals.i_apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:27:1, endln:27:44
        |vpiName:reg_o
        |vpiDirection:3
        |vpiHighConn:
        \_ref_obj: (work@testharness.i_peripherals.reg_bus), line:27:34, endln:27:41
          |vpiParent:
          \_port: (reg_o), line:16:16, endln:16:21
          |vpiName:reg_bus
          |vpiFullName:work@testharness.i_peripherals.reg_bus
          |vpiActual:
          \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.reg_bus), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:23:4, endln:25:23
        |vpiLowConn:
        \_ref_obj: (work@testharness.i_peripherals.i_apb_to_reg.reg_o), line:27:27, endln:27:32
          |vpiParent:
          \_port: (reg_o), line:16:16, endln:16:21
          |vpiFullName:work@testharness.i_peripherals.i_apb_to_reg.reg_o
          |vpiActual:
          \_modport: (out), line:11:11, endln:11:14
        |vpiTypedef:
        \_ref_typespec: (work@testharness.i_peripherals.i_apb_to_reg.reg_o)
          |vpiParent:
          \_port: (reg_o), line:16:16, endln:16:21
          |vpiFullName:work@testharness.i_peripherals.i_apb_to_reg.reg_o
          |vpiActual:
          \_interface_typespec: (out), line:16:11, endln:16:14
        |vpiInstance:
        \_module_inst: work@apb_to_reg (work@testharness.i_peripherals.i_apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:27:1, endln:27:44
      |vpiInterface:
      \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.i_apb_to_reg.reg_o), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:27:0
        |vpiParent:
        \_module_inst: work@apb_to_reg (work@testharness.i_peripherals.i_apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:27:1, endln:27:44
        |vpiName:reg_o
        |vpiFullName:work@testharness.i_peripherals.i_apb_to_reg.reg_o
        |vpiVariables:
        \_logic_var: (work@testharness.i_peripherals.i_apb_to_reg.reg_o.addr), line:9:28, endln:9:32
          |vpiParent:
          \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.i_apb_to_reg.reg_o), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:27:0
          |vpiTypespec:
          \_ref_typespec: (work@testharness.i_peripherals.i_apb_to_reg.reg_o.addr)
            |vpiParent:
            \_logic_var: (work@testharness.i_peripherals.i_apb_to_reg.reg_o.addr), line:9:28, endln:9:32
            |vpiFullName:work@testharness.i_peripherals.i_apb_to_reg.reg_o.addr
            |vpiActual:
            \_logic_typespec: , line:9:3, endln:9:25
          |vpiName:addr
          |vpiFullName:work@testharness.i_peripherals.i_apb_to_reg.reg_o.addr
          |vpiVisibility:1
        |vpiDefName:work@REG_BUS
        |vpiModport:
        \_modport: (out), line:11:11, endln:11:14
          |vpiParent:
          \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.i_apb_to_reg.reg_o), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:27:0
          |vpiName:out
          |vpiIODecl:
          \_io_decl: (addr), line:11:23, endln:11:27
            |vpiParent:
            \_modport: (out), line:11:11, endln:11:14
            |vpiDirection:2
            |vpiName:addr
            |vpiExpr:
            \_logic_var: (work@testharness.i_peripherals.i_apb_to_reg.reg_o.addr), line:9:28, endln:9:32
          |vpiInterface:
          \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.i_apb_to_reg.reg_o), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:27:0
        |vpiPort:
        \_port: (clk_i), line:6:15, endln:6:20
          |vpiParent:
          \_interface_inst: work@REG_BUS (work@testharness.i_peripherals.i_apb_to_reg.reg_o), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:27:0
          |vpiName:clk_i
          |vpiDirection:1
          |vpiLowConn:
          \_ref_obj: (work@testharness.i_peripherals.i_apb_to_reg.reg_o.clk_i), line:6:15, endln:6:20
            |vpiParent:
            \_port: (clk_i), line:6:15, endln:6:20
            |vpiName:clk_i
            |vpiFullName:work@testharness.i_peripherals.i_apb_to_reg.reg_o.clk_i
            |vpiActual:
            \_logic_net: (work@testharness.i_peripherals.clk_i), line:25:16, endln:25:21
          |vpiTypedef:
          \_ref_typespec: (work@testharness.i_peripherals.i_apb_to_reg.reg_o.clk_i)
            |vpiParent:
            \_port: (clk_i), line:6:15, endln:6:20
            |vpiFullName:work@testharness.i_peripherals.i_apb_to_reg.reg_o.clk_i
            |vpiActual:
            \_logic_typespec: , line:6:9, endln:6:14
\_weaklyReferenced:
\_int_typespec: , line:4:13, endln:4:16
  |vpiParent:
  \_parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:27
  |vpiSigned:1
\_logic_typespec: , line:6:9, endln:6:14
\_logic_typespec: , line:6:9, endln:6:14
  |vpiParent:
  \_logic_net: (work@testharness.i_peripherals.reg_bus.clk_i), line:6:15, endln:6:20
\_logic_typespec: , line:9:3, endln:9:25
  |vpiParent:
  \_logic_var: (work@testharness.i_peripherals.reg_bus.addr), line:9:28, endln:9:32
  |vpiRange:
  \_range: , line:9:9, endln:9:25
    |vpiParent:
    \_logic_typespec: , line:9:3, endln:9:25
    |vpiLeftRange:
    \_constant: , line:9:10, endln:9:20
      |vpiParent:
      \_range: , line:9:9, endln:9:25
      |vpiDecompile:31
      |vpiSize:64
      |INT:31
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:9:23, endln:9:24
      |vpiParent:
      \_range: , line:9:9, endln:9:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_interface_typespec: (out), line:16:11, endln:16:14
  |vpiParent:
  \_interface_typespec: (REG_BUS), line:16:3, endln:16:10
  |vpiName:out
  |vpiIsModPort:1
\_interface_typespec: (REG_BUS), line:16:3, endln:16:10
  |vpiName:REG_BUS
\_logic_typespec: , line:6:9, endln:6:14
\_logic_typespec: , line:9:3, endln:9:25
  |vpiParent:
  \_logic_var: (work@testharness.i_peripherals.i_apb_to_reg.reg_o.addr), line:9:28, endln:9:32
  |vpiRange:
  \_range: , line:9:9, endln:9:25
    |vpiParent:
    \_logic_typespec: , line:9:3, endln:9:25
    |vpiLeftRange:
    \_constant: , line:9:10, endln:9:20
      |vpiParent:
      \_range: , line:9:9, endln:9:25
      |vpiDecompile:31
      |vpiSize:64
      |INT:31
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:9:23, endln:9:24
      |vpiParent:
      \_range: , line:9:9, endln:9:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:3, endln:9:25
  |vpiRange:
  \_range: , line:9:9, endln:9:25
    |vpiParent:
    \_logic_typespec: , line:9:3, endln:9:25
    |vpiLeftRange:
    \_operation: , line:9:10, endln:9:22
      |vpiParent:
      \_range: , line:9:9, endln:9:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:9:10, endln:9:20
        |vpiParent:
        \_operation: , line:9:10, endln:9:22
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:9:21, endln:9:22
        |vpiParent:
        \_operation: , line:9:10, endln:9:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:23, endln:9:24
      |vpiParent:
      \_range: , line:9:9, endln:9:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_interface_typespec: (out), line:16:11, endln:16:14
  |vpiParent:
  \_interface_typespec: (REG_BUS), line:16:3, endln:16:10
  |vpiName:out
  |vpiIsModPort:1
\_interface_typespec: (REG_BUS), line:16:3, endln:16:10
  |vpiName:REG_BUS
\_int_typespec: , line:4:13, endln:4:16
  |vpiParent:
  \_ref_typespec: (work@testharness.i_peripherals.reg_bus.ADDR_WIDTH)
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/InterfaceElab/dut.sv | ${SURELOG_DIR}/build/regression/InterfaceElab/roundtrip/dut_000.sv | 11 | 36 |
============================== End RoundTrip Results ==============================
