verilog xil_defaultlib --include "/global/software/vitis/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ec67/hdl" --include "../../../../design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/2fd3/hdl" \
"../../../bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/sim/edt_zcu106_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/edt_zcu106/sim/edt_zcu106.v" \
"../../../bd/edt_zcu106/ip/edt_zcu106_xbar_0/sim/edt_zcu106_xbar_0.v" \
"../../../bd/edt_zcu106/ip/edt_zcu106_auto_pc_0/sim/edt_zcu106_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
