 
****************************************
Report : area
Design : SYSTEM_TOP_dft
Version: K-2015.06
Date   : Tue Aug 23 04:05:35 2022
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          820
Number of nets:                          2324
Number of cells:                         1489
Number of combinational cells:           1170
Number of sequential cells:               280
Number of macros/black boxes:               0
Number of buf/inv:                        247
Number of references:                      22

Combinational area:              10843.290663
Buf/Inv area:                      926.062921
Noncombinational area:            8813.483311
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 19656.773974
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------
SYSTEM_TOP_dft                    19656.7740    100.0     30.5942     0.0000  0.0000  SYSTEM_TOP_dft
U0_ALU                             5771.7136     29.4   1116.6883   560.1092  0.0000  ALU_test_1
U0_ALU/add_45                       231.8099      1.2    231.8099     0.0000  0.0000  ALU_DW01_add_0
U0_ALU/div_48                      1437.9274      7.3   1437.9274     0.0000  0.0000  ALU_DW_div_uns_0
U0_ALU/mult_47                     2159.2445     11.0   1918.0210     0.0000  0.0000  ALU_DW02_mult_0
U0_ALU/mult_47/FS_1                 241.2235      1.2    241.2235     0.0000  0.0000  ALU_DW01_add_1
U0_ALU/sub_46                       265.9342      1.4    265.9342     0.0000  0.0000  ALU_DW01_sub_0
U0_BIT_SYNC                          65.8952      0.3      0.0000    65.8952  0.0000  BIT_SYNC_test_1
U0_CLK_GATE                          40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
U0_ClkDiv                           487.1538      2.5    289.4682   197.6856  0.0000  ClkDiv_test_1
U0_DATA_SYNC                        480.0936      2.4     84.7224   395.3712  0.0000  DATA_SYNC_test_0
U0_RST_SYNC                          65.8952      0.3      0.0000    65.8952  0.0000  RST_SYNC_test_0
U0_Register_File                   7054.3168     35.9   2545.2022  4509.1146  0.0000  Register_File_test_1
U0_SYS_Controller                  2414.5884     12.3     10.5903     0.0000  0.0000  SYS_Controller_test_1
U0_SYS_Controller/U0_RX_Controller
                                   1191.9971      6.1    521.2781   670.7190  0.0000  RX_Controller_test_1
U0_SYS_Controller/U0_TX_Controller
                                   1212.0010      6.2    585.9966   626.0044  0.0000  TX_Controller_test_1
U0_UART_RX                         1660.3237      8.4      7.0602     0.0000  0.0000  UART_RX_test_1
U0_UART_RX/U0_Data_Sampler          407.1382      2.1    341.2430    65.8952  0.0000  Data_Sampler_test_1
U0_UART_RX/U0_Deseralizer           360.0702      1.8     96.4894   263.5808  0.0000  Deseralizer_test_1
U0_UART_RX/U0_Parity_Check          105.9030      0.5    105.9030     0.0000  0.0000  Parity_Check
U0_UART_RX/U0_RXFSM                 263.5808      1.3    164.7380    98.8428  0.0000  RXFSM_test_1
U0_UART_RX/U0_Stop_Check             12.9437      0.1     12.9437     0.0000  0.0000  Stop_Check
U0_UART_RX/U0_Strt_Check              7.0602      0.0      7.0602     0.0000  0.0000  Strt_Check
U0_UART_RX/U0_edge_bit_counter      496.5674      2.5    232.9866   263.5808  0.0000  edge_bit_counter_test_1
U0_Uart_TX_Top                      968.4241      4.9      7.0602     0.0000  0.0000  Uart_TX_Top_test_1
U0_Uart_TX_Top/U0_FSM               191.8021      1.0     91.7826   100.0195  0.0000  FSM_test_1
U0_Uart_TX_Top/U0_InputBuffer       431.8489      2.2    102.3729   329.4760  0.0000  InputBuffer_test_1
U0_Uart_TX_Top/U0_MUX                36.4777      0.2     36.4777     0.0000  0.0000  MUX
U0_Uart_TX_Top/U0_Parity_Calc        87.0758      0.4     87.0758     0.0000  0.0000  Parity_Calc
U0_Uart_TX_Top/U0_Seralizer         214.1594      1.1      0.0000     0.0000  0.0000  Seralizer_test_1
U0_Uart_TX_Top/U0_Seralizer/C0      145.9108      0.7     45.8913   100.0195  0.0000  counter_test_1
U0_Uart_TX_Top/U0_Seralizer/P0       68.2486      0.3     68.2486     0.0000  0.0000  Parallel_To_Serial
U0_mux2X1                            12.9437      0.1     12.9437     0.0000  0.0000  mux2X1_2
U1_DATA_SYNC                        480.0936      2.4     84.7224   395.3712  0.0000  DATA_SYNC_test_1
U1_RST_SYNC                          65.8952      0.3      0.0000    65.8952  0.0000  RST_SYNC_test_1
U1_mux2X1                            11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_4
U2_mux2X1                            11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_3
U3_mux2X1                            11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_0
U4_mux2X1                            11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_1
U5_mux2X1                            11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_5
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------
Total                                                  10843.2907  8813.4833  0.0000

1
