$comment
	File created using the following command:
		vcd file ConstrainedWallace.msim.vcd -direction
$end
$date
	Sat May 21 16:20:19 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module cwcontrolpath_vhd_vec_tst $end
$var wire 1 ! aluSub $end
$var wire 1 " clkIn $end
$var wire 1 # lfsrEnable $end
$var wire 1 $ muxControl [15] $end
$var wire 1 % muxControl [14] $end
$var wire 1 & muxControl [13] $end
$var wire 1 ' muxControl [12] $end
$var wire 1 ( muxControl [11] $end
$var wire 1 ) muxControl [10] $end
$var wire 1 * muxControl [9] $end
$var wire 1 + muxControl [8] $end
$var wire 1 , muxControl [7] $end
$var wire 1 - muxControl [6] $end
$var wire 1 . muxControl [5] $end
$var wire 1 / muxControl [4] $end
$var wire 1 0 muxControl [3] $end
$var wire 1 1 muxControl [2] $end
$var wire 1 2 muxControl [1] $end
$var wire 1 3 muxControl [0] $end
$var wire 1 4 ramEnable $end
$var wire 1 5 regControl [17] $end
$var wire 1 6 regControl [16] $end
$var wire 1 7 regControl [15] $end
$var wire 1 8 regControl [14] $end
$var wire 1 9 regControl [13] $end
$var wire 1 : regControl [12] $end
$var wire 1 ; regControl [11] $end
$var wire 1 < regControl [10] $end
$var wire 1 = regControl [9] $end
$var wire 1 > regControl [8] $end
$var wire 1 ? regControl [7] $end
$var wire 1 @ regControl [6] $end
$var wire 1 A regControl [5] $end
$var wire 1 B regControl [4] $end
$var wire 1 C regControl [3] $end
$var wire 1 D regControl [2] $end
$var wire 1 E regControl [1] $end
$var wire 1 F regControl [0] $end
$var wire 1 G startIn $end
$var wire 1 H validNum $end

$scope module i1 $end
$var wire 1 I gnd $end
$var wire 1 J vcc $end
$var wire 1 K unknown $end
$var wire 1 L devoe $end
$var wire 1 M devclrn $end
$var wire 1 N devpor $end
$var wire 1 O ww_devoe $end
$var wire 1 P ww_devclrn $end
$var wire 1 Q ww_devpor $end
$var wire 1 R ww_clkIn $end
$var wire 1 S ww_startIn $end
$var wire 1 T ww_validNum $end
$var wire 1 U ww_ramEnable $end
$var wire 1 V ww_aluSub $end
$var wire 1 W ww_lfsrEnable $end
$var wire 1 X ww_muxControl [15] $end
$var wire 1 Y ww_muxControl [14] $end
$var wire 1 Z ww_muxControl [13] $end
$var wire 1 [ ww_muxControl [12] $end
$var wire 1 \ ww_muxControl [11] $end
$var wire 1 ] ww_muxControl [10] $end
$var wire 1 ^ ww_muxControl [9] $end
$var wire 1 _ ww_muxControl [8] $end
$var wire 1 ` ww_muxControl [7] $end
$var wire 1 a ww_muxControl [6] $end
$var wire 1 b ww_muxControl [5] $end
$var wire 1 c ww_muxControl [4] $end
$var wire 1 d ww_muxControl [3] $end
$var wire 1 e ww_muxControl [2] $end
$var wire 1 f ww_muxControl [1] $end
$var wire 1 g ww_muxControl [0] $end
$var wire 1 h ww_regControl [17] $end
$var wire 1 i ww_regControl [16] $end
$var wire 1 j ww_regControl [15] $end
$var wire 1 k ww_regControl [14] $end
$var wire 1 l ww_regControl [13] $end
$var wire 1 m ww_regControl [12] $end
$var wire 1 n ww_regControl [11] $end
$var wire 1 o ww_regControl [10] $end
$var wire 1 p ww_regControl [9] $end
$var wire 1 q ww_regControl [8] $end
$var wire 1 r ww_regControl [7] $end
$var wire 1 s ww_regControl [6] $end
$var wire 1 t ww_regControl [5] $end
$var wire 1 u ww_regControl [4] $end
$var wire 1 v ww_regControl [3] $end
$var wire 1 w ww_regControl [2] $end
$var wire 1 x ww_regControl [1] $end
$var wire 1 y ww_regControl [0] $end
$var wire 1 z \startIn~input_o\ $end
$var wire 1 { \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 | \clkIn~input_o\ $end
$var wire 1 } \clkIn~inputCLKENA0_outclk\ $end
$var wire 1 ~ \Mux2~0_combout\ $end
$var wire 1 !! \State[0]~DUPLICATE_q\ $end
$var wire 1 "! \State[1]~0_combout\ $end
$var wire 1 #! \Mux0~0_combout\ $end
$var wire 1 $! \State[2]~DUPLICATE_q\ $end
$var wire 1 %! \ramEnable~0_combout\ $end
$var wire 1 &! \ramEnable~reg0_q\ $end
$var wire 1 '! \Mux21~0_combout\ $end
$var wire 1 (! \muxControl[15]~reg0_q\ $end
$var wire 1 )! \State[1]~DUPLICATE_q\ $end
$var wire 1 *! \Mux26~0_combout\ $end
$var wire 1 +! \muxControl[10]~reg0_q\ $end
$var wire 1 ,! \Mux10~0_combout\ $end
$var wire 1 -! \regControl[10]~reg0_q\ $end
$var wire 1 .! \regControl[4]~0_combout\ $end
$var wire 1 /! \regControl[4]~reg0_q\ $end
$var wire 1 0! \Mux9~0_combout\ $end
$var wire 1 1! \regControl[11]~reg0_q\ $end
$var wire 1 2! \regControl[13]~2_combout\ $end
$var wire 1 3! \regControl[13]~reg0_q\ $end
$var wire 1 4! \ramEnable~1_combout\ $end
$var wire 1 5! \regControl[15]~reg0_q\ $end
$var wire 1 6! State [2] $end
$var wire 1 7! State [1] $end
$var wire 1 8! State [0] $end
$var wire 1 9! \ALT_INV_State[0]~DUPLICATE_q\ $end
$var wire 1 :! \ALT_INV_State[1]~DUPLICATE_q\ $end
$var wire 1 ;! \ALT_INV_State[2]~DUPLICATE_q\ $end
$var wire 1 <! \ALT_INV_clkIn~inputCLKENA0_outclk\ $end
$var wire 1 =! \ALT_INV_Mux10~0_combout\ $end
$var wire 1 >! ALT_INV_State [2] $end
$var wire 1 ?! ALT_INV_State [1] $end
$var wire 1 @! ALT_INV_State [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
04
0G
0H
0I
1J
xK
1L
1M
1N
1O
1P
1Q
0R
0S
0T
0U
0V
0W
0z
x{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
1*!
0+!
0,!
0-!
1.!
0/!
00!
01!
12!
03!
14!
05!
19!
1:!
1;!
1<!
1=!
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
06!
07!
08!
1>!
1?!
1@!
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
$end
#5000
1"
1R
1|
1}
0<!
#10000
0"
0R
0|
0}
1<!
#15000
1"
1R
1|
1}
0<!
#20000
0"
0R
0|
0}
1<!
#25000
1"
1R
1|
1}
0<!
#30000
0"
0R
0|
0}
1<!
#35000
1"
1R
1|
1}
0<!
#40000
0"
0R
0|
0}
1<!
#45000
1"
1R
1|
1}
0<!
#50000
0"
0R
0|
0}
1<!
#55000
1"
1R
1|
1}
0<!
#60000
0"
0R
0|
0}
1<!
#65000
1"
1R
1|
1}
0<!
#70000
0"
1G
0R
1S
1z
0|
0}
1<!
#75000
1"
1R
1|
1}
0<!
#80000
0"
0R
0|
0}
1<!
#85000
1"
1R
1|
1}
0<!
#90000
0"
0R
0|
0}
1<!
#95000
1"
1R
1|
1}
0<!
#100000
0"
0R
0|
0}
1<!
#105000
1"
1R
1|
1}
0<!
#110000
0"
0R
0|
0}
1<!
#115000
1"
1R
1|
1}
0<!
#120000
0"
0R
0|
0}
1<!
#125000
1"
1R
1|
1}
0<!
#130000
0"
0R
0|
0}
1<!
#135000
1"
1R
1|
1}
0<!
#140000
0"
0R
0|
0}
1<!
#145000
1"
1R
1|
1}
0<!
#150000
0"
0R
0|
0}
1<!
#155000
1"
1R
1|
1}
0<!
#160000
0"
0R
0|
0}
1<!
#165000
1"
1R
1|
1}
0<!
#170000
0"
0R
0|
0}
1<!
#175000
1"
1R
1|
1}
0<!
#180000
0"
0R
0|
0}
1<!
#185000
1"
1R
1|
1}
0<!
#190000
0"
0R
0|
0}
1<!
#195000
1"
1R
1|
1}
0<!
#200000
0"
0R
0|
0}
1<!
#205000
1"
1R
1|
1}
0<!
#210000
0"
0R
0|
0}
1<!
#215000
1"
1R
1|
1}
0<!
#220000
0"
0R
0|
0}
1<!
#225000
1"
1R
1|
1}
0<!
#230000
0"
0R
0|
0}
1<!
#235000
1"
1R
1|
1}
0<!
#240000
0"
0R
0|
0}
1<!
#245000
1"
1R
1|
1}
0<!
#250000
0"
0R
0|
0}
1<!
#255000
1"
1R
1|
1}
0<!
#260000
0"
0R
0|
0}
1<!
#265000
1"
1R
1|
1}
0<!
#270000
0"
0R
0|
0}
1<!
#275000
1"
1R
1|
1}
0<!
#280000
0"
0R
0|
0}
1<!
#285000
1"
1R
1|
1}
0<!
#290000
0"
0R
0|
0}
1<!
#295000
1"
1R
1|
1}
0<!
#300000
0"
0R
0|
0}
1<!
#305000
1"
1R
1|
1}
0<!
#310000
0"
0R
0|
0}
1<!
#315000
1"
1R
1|
1}
0<!
#320000
0"
0R
0|
0}
1<!
#325000
1"
1R
1|
1}
0<!
#330000
0"
0R
0|
0}
1<!
#335000
1"
1R
1|
1}
0<!
#340000
0"
0R
0|
0}
1<!
#345000
1"
1R
1|
1}
0<!
#350000
0"
0R
0|
0}
1<!
#355000
1"
1R
1|
1}
0<!
#360000
0"
0R
0|
0}
1<!
#365000
1"
1R
1|
1}
0<!
#370000
0"
0R
0|
0}
1<!
#375000
1"
1R
1|
1}
0<!
#380000
0"
0R
0|
0}
1<!
#385000
1"
1R
1|
1}
0<!
#390000
0"
0R
0|
0}
1<!
#395000
1"
1R
1|
1}
0<!
#400000
0"
0R
0|
0}
1<!
#405000
1"
1R
1|
1}
0<!
#410000
0"
0R
0|
0}
1<!
#415000
1"
1R
1|
1}
0<!
#420000
0"
0R
0|
0}
1<!
#425000
1"
1R
1|
1}
0<!
#430000
0"
0R
0|
0}
1<!
#435000
1"
1R
1|
1}
0<!
#440000
0"
0R
0|
0}
1<!
#445000
1"
1R
1|
1}
0<!
#450000
0"
0R
0|
0}
1<!
#455000
1"
1R
1|
1}
0<!
#460000
0"
0R
0|
0}
1<!
#465000
1"
1R
1|
1}
0<!
#470000
0"
0R
0|
0}
1<!
#475000
1"
1R
1|
1}
0<!
#480000
0"
0R
0|
0}
1<!
#485000
1"
1R
1|
1}
0<!
#490000
0"
0R
0|
0}
1<!
#495000
1"
1R
1|
1}
0<!
#500000
0"
0R
0|
0}
1<!
#505000
1"
1R
1|
1}
0<!
#510000
0"
0R
0|
0}
1<!
#515000
1"
1R
1|
1}
0<!
#520000
0"
0R
0|
0}
1<!
#525000
1"
1R
1|
1}
0<!
#530000
0"
0R
0|
0}
1<!
#535000
1"
1R
1|
1}
0<!
#540000
0"
0R
0|
0}
1<!
#545000
1"
1R
1|
1}
0<!
#550000
0"
0R
0|
0}
1<!
#555000
1"
1R
1|
1}
0<!
#560000
0"
0R
0|
0}
1<!
#565000
1"
1R
1|
1}
0<!
#570000
0"
0R
0|
0}
1<!
#575000
1"
1R
1|
1}
0<!
#580000
0"
0R
0|
0}
1<!
#585000
1"
1R
1|
1}
0<!
#590000
0"
0R
0|
0}
1<!
#595000
1"
1R
1|
1}
0<!
#600000
0"
0R
0|
0}
1<!
#605000
1"
1R
1|
1}
0<!
#610000
0"
0R
0|
0}
1<!
#615000
1"
1R
1|
1}
0<!
#620000
0"
0R
0|
0}
1<!
#625000
1"
1R
1|
1}
0<!
#630000
0"
0R
0|
0}
1<!
#635000
1"
1R
1|
1}
0<!
#640000
0"
0R
0|
0}
1<!
#645000
1"
1R
1|
1}
0<!
#650000
0"
0R
0|
0}
1<!
#655000
1"
1R
1|
1}
0<!
#660000
0"
0R
0|
0}
1<!
#665000
1"
1R
1|
1}
0<!
#670000
0"
0R
0|
0}
1<!
#675000
1"
1R
1|
1}
0<!
#680000
0"
0R
0|
0}
1<!
#685000
1"
1R
1|
1}
0<!
#690000
0"
0R
0|
0}
1<!
#695000
1"
1R
1|
1}
0<!
#700000
0"
0R
0|
0}
1<!
#705000
1"
1R
1|
1}
0<!
#710000
0"
0R
0|
0}
1<!
#715000
1"
1R
1|
1}
0<!
#720000
0"
0R
0|
0}
1<!
#725000
1"
1R
1|
1}
0<!
#730000
0"
0R
0|
0}
1<!
#735000
1"
1R
1|
1}
0<!
#740000
0"
0R
0|
0}
1<!
#745000
1"
1R
1|
1}
0<!
#750000
0"
0R
0|
0}
1<!
#755000
1"
1R
1|
1}
0<!
#760000
0"
0R
0|
0}
1<!
#765000
1"
1R
1|
1}
0<!
#770000
0"
0R
0|
0}
1<!
#775000
1"
1R
1|
1}
0<!
#780000
0"
0R
0|
0}
1<!
#785000
1"
1R
1|
1}
0<!
#790000
0"
0R
0|
0}
1<!
#795000
1"
1R
1|
1}
0<!
#800000
0"
0R
0|
0}
1<!
#805000
1"
1R
1|
1}
0<!
#810000
0"
0R
0|
0}
1<!
#815000
1"
1R
1|
1}
0<!
#820000
0"
0R
0|
0}
1<!
#825000
1"
1R
1|
1}
0<!
#830000
0"
0R
0|
0}
1<!
#835000
1"
1R
1|
1}
0<!
#840000
0"
0R
0|
0}
1<!
#845000
1"
1R
1|
1}
0<!
#850000
0"
0R
0|
0}
1<!
#855000
1"
1R
1|
1}
0<!
#860000
0"
0R
0|
0}
1<!
#865000
1"
1R
1|
1}
0<!
#870000
0"
0R
0|
0}
1<!
#875000
1"
1R
1|
1}
0<!
#880000
0"
0R
0|
0}
1<!
#885000
1"
1R
1|
1}
0<!
#890000
0"
0R
0|
0}
1<!
#895000
1"
1R
1|
1}
0<!
#900000
0"
0R
0|
0}
1<!
#905000
1"
1R
1|
1}
0<!
#910000
0"
0R
0|
0}
1<!
#915000
1"
1R
1|
1}
0<!
#920000
0"
0R
0|
0}
1<!
#925000
1"
1R
1|
1}
0<!
#930000
0"
0R
0|
0}
1<!
#935000
1"
1R
1|
1}
0<!
#940000
0"
0R
0|
0}
1<!
#945000
1"
1R
1|
1}
0<!
#950000
0"
0R
0|
0}
1<!
#955000
1"
1R
1|
1}
0<!
#960000
0"
0R
0|
0}
1<!
#965000
1"
1R
1|
1}
0<!
#970000
0"
0R
0|
0}
1<!
#975000
1"
1R
1|
1}
0<!
#980000
0"
0R
0|
0}
1<!
#985000
1"
1R
1|
1}
0<!
#990000
0"
0R
0|
0}
1<!
#995000
1"
1R
1|
1}
0<!
#1000000
