module and_1bit (output result, input a, b);

	and and1(result, a, b);

endmodule