ARES REGION FILE

*HEADER
VERSION 708 600
UNITS 10nm
AREA -9017000 -5969000 127000 3175000

*OBJECTS
GRAPHIC ED LINE 4 -8890000 3048000 0 3048000
GRAPHIC ED LINE 4 0 3048000 0 -5842000
GRAPHIC ED LINE 4 0 -5842000 -8890000 -5842000
GRAPHIC ED LINE 4 -8890000 -5842000 -8890000 3048000
COMPONENT -7493000 -1270000 0 0
"" -7706360 -508000 900 0 127000 152400 10
"" -2453640 -508000 900 0 127000 152400 10
"ATMEGA32" 8 0 40
BEZIER 8 -7366000 -508000 -7366000 -365760 -7477760 -254000 -7620000 -254000
BEZIER 8 -7366000 -508000 -7366000 -652780 -7477760 -762000 -7620000 -762000
LINE 4 -7620000 -254000 -7620000 127000
LINE 4 -2540000 127000 -2540000 -1143000
LINE 4 -7620000 -1143000 -7620000 -762000
LINE 4 -7620000 127000 -2540000 127000
LINE 4 -7620000 -1143000 -2540000 -1143000
MARKER -7493000 -1270000 0 0 "$MKRORIGIN"
"STDDIL" ALL -7493000 -1270000 0 0 "1"
"STDDIL" ALL -7239000 -1270000 0 0 "2"
"STDDIL" ALL -6985000 -1270000 0 0 "3"
"STDDIL" ALL -6731000 -1270000 0 0 "4"
"STDDIL" ALL -6477000 -1270000 0 0 "5"
"STDDIL" ALL -6223000 -1270000 0 0 "6"
"STDDIL" ALL -5969000 -1270000 0 0 "7"
"STDDIL" ALL -5715000 -1270000 0 0 "8"
"STDDIL" ALL -5461000 -1270000 0 0 "9"
"STDDIL" ALL -5207000 -1270000 0 0 "10"
"STDDIL" ALL -4953000 -1270000 0 0 "11"
"STDDIL" ALL -4699000 -1270000 0 0 "12"
"STDDIL" ALL -4445000 -1270000 0 0 "13"
"STDDIL" ALL -4191000 -1270000 0 0 "14"
"STDDIL" ALL -3937000 -1270000 0 0 "15"
"STDDIL" ALL -3683000 -1270000 0 0 "16"
"STDDIL" ALL -3429000 -1270000 0 0 "17"
"STDDIL" ALL -3175000 -1270000 0 0 "18"
"STDDIL" ALL -2921000 -1270000 0 0 "19"
"STDDIL" ALL -2667000 -1270000 0 0 "20"
"STDDIL" ALL -2667000 254000 0 0 "21"
"STDDIL" ALL -2921000 254000 0 0 "22"
"STDDIL" ALL -3175000 254000 0 0 "23"
"STDDIL" ALL -3429000 254000 0 0 "24"
"STDDIL" ALL -3683000 254000 0 0 "25"
"STDDIL" ALL -3937000 254000 0 0 "26"
"STDDIL" ALL -4191000 254000 0 0 "27"
"STDDIL" ALL -4445000 254000 0 0 "28"
"STDDIL" ALL -4699000 254000 0 0 "29"
"STDDIL" ALL -4953000 254000 0 0 "30"
"STDDIL" ALL -5207000 254000 0 0 "31"
"STDDIL" ALL -5461000 254000 0 0 "32"
"STDDIL" ALL -5715000 254000 0 0 "33"
"STDDIL" ALL -5969000 254000 0 0 "34"
"STDDIL" ALL -6223000 254000 0 0 "35"
"STDDIL" ALL -6477000 254000 0 0 "36"
"STDDIL" ALL -6731000 254000 0 0 "37"
"STDDIL" ALL -6985000 254000 0 0 "38"
"STDDIL" ALL -7239000 254000 0 0 "39"
"STDDIL" ALL -7493000 254000 0 0 "40"
COMPONENT -7493000 -4318000 0 0
"" -7640860 -3937000 900 0 127000 152400 10
"" -4039140 -3937000 900 0 127000 152400 10
"ATMEGA8" 8 0 28
LINE 4 -7554500 -4191000 -4125500 -4191000
LINE 4 -4125500 -4191000 -4125500 -3683000
LINE 4 -4125500 -3683000 -7554500 -3683000
LINE 4 -7554500 -4191000 -7554500 -4064000
LINE 4 -7554500 -3683000 -7554500 -3810000
BEZIER 8 -7554500 -4064000 -7483062 -4064000 -7427500 -4008437 -7427500 -3937000
BEZIER 8 -7554500 -3810000 -7483062 -3810000 -7427500 -3865562 -7427500 -3937000
CIRCLE 3 -7503700 -4150360 7184
"STDDIL" ALL -7493000 -4318000 0 0 "1"
"STDDIL" ALL -7239000 -4318000 0 0 "2"
"STDDIL" ALL -6985000 -4318000 0 0 "3"
"STDDIL" ALL -6731000 -4318000 0 0 "4"
"STDDIL" ALL -6477000 -4318000 0 0 "5"
"STDDIL" ALL -6223000 -4318000 0 0 "6"
"STDDIL" ALL -5969000 -4318000 0 0 "7"
"STDDIL" ALL -5715000 -4318000 0 0 "8"
"STDDIL" ALL -5461000 -4318000 0 0 "9"
"STDDIL" ALL -5207000 -4318000 0 0 "10"
"STDDIL" ALL -4953000 -4318000 0 0 "11"
"STDDIL" ALL -4699000 -4318000 0 0 "12"
"STDDIL" ALL -4445000 -4318000 0 0 "13"
"STDDIL" ALL -4191000 -4318000 0 0 "14"
"STDDIL" ALL -4191000 -3556000 0 0 "15"
"STDDIL" ALL -4445000 -3556000 0 0 "16"
"STDDIL" ALL -4699000 -3556000 0 0 "17"
"STDDIL" ALL -4953000 -3556000 0 0 "18"
"STDDIL" ALL -5207000 -3556000 0 0 "19"
"STDDIL" ALL -5461000 -3556000 0 0 "20"
"STDDIL" ALL -5715000 -3556000 0 0 "21"
"STDDIL" ALL -5969000 -3556000 0 0 "22"
"STDDIL" ALL -6223000 -3556000 0 0 "23"
"STDDIL" ALL -6477000 -3556000 0 0 "24"
"STDDIL" ALL -6731000 -3556000 0 0 "25"
"STDDIL" ALL -6985000 -3556000 0 0 "26"
"STDDIL" ALL -7239000 -3556000 0 0 "27"
"STDDIL" ALL -7493000 -3556000 0 0 "28"
COMPONENT -7493000 889000 0 0
"" -5080000 2626360 0 0 127000 152400 10
"" -5080000 675640 0 0 127000 152400 10
"ATMEGA32_PANEL" 12 0 40
LINE 4 -7620000 1778000 -7620000 2286000
LINE 4 -2540000 2286000 -2540000 1016000
LINE 4 -7620000 1016000 -7620000 1524000
MARKER -7493000 889000 0 0 "$MKRORIGIN"
LINE 4 -7620000 2540000 -2540000 2540000
LINE 4 -7620000 762000 -2540000 762000
LINE 4 -7620000 2540000 -7620000 2286000
LINE 4 -7620000 1016000 -7620000 762000
LINE 4 -2540000 2540000 -2540000 2286000
LINE 4 -2540000 1016000 -2540000 762000
BEZIER 8 -7620000 1778000 -7548562 1778000 -7493000 1722437 -7493000 1651000
BEZIER 8 -7493000 1651000 -7493000 1579562 -7548562 1524000 -7620000 1524000
"STDDIL" ALL -7493000 889000 0 0 "1"
"STDDIL" ALL -7239000 889000 0 0 "2"
"STDDIL" ALL -6985000 889000 0 0 "3"
"STDDIL" ALL -6731000 889000 0 0 "4"
"STDDIL" ALL -6477000 889000 0 0 "5"
"STDDIL" ALL -6223000 889000 0 0 "6"
"STDDIL" ALL -5969000 889000 0 0 "7"
"STDDIL" ALL -5715000 889000 0 0 "8"
"STDDIL" ALL -5461000 889000 0 0 "9"
"STDDIL" ALL -5207000 889000 0 0 "10"
"STDDIL" ALL -4953000 889000 0 0 "11"
"STDDIL" ALL -4699000 889000 0 0 "12"
"STDDIL" ALL -4445000 889000 0 0 "13"
"STDDIL" ALL -4191000 889000 0 0 "14"
"STDDIL" ALL -3937000 889000 0 0 "15"
"STDDIL" ALL -3683000 889000 0 0 "16"
"STDDIL" ALL -3429000 889000 0 0 "17"
"STDDIL" ALL -3175000 889000 0 0 "18"
"STDDIL" ALL -2921000 889000 0 0 "19"
"STDDIL" ALL -2667000 889000 0 0 "20"
"STDDIL" ALL -2667000 2413000 0 0 "21"
"STDDIL" ALL -2921000 2413000 0 0 "22"
"STDDIL" ALL -3175000 2413000 0 0 "23"
"STDDIL" ALL -3429000 2413000 0 0 "24"
"STDDIL" ALL -3683000 2413000 0 0 "25"
"STDDIL" ALL -3937000 2413000 0 0 "26"
"STDDIL" ALL -4191000 2413000 0 0 "27"
"STDDIL" ALL -4445000 2413000 0 0 "28"
"STDDIL" ALL -4699000 2413000 0 0 "29"
"STDDIL" ALL -4953000 2413000 0 0 "30"
"STDDIL" ALL -5207000 2413000 0 0 "31"
"STDDIL" ALL -5461000 2413000 0 0 "32"
"STDDIL" ALL -5715000 2413000 0 0 "33"
"STDDIL" ALL -5969000 2413000 0 0 "34"
"STDDIL" ALL -6223000 2413000 0 0 "35"
"STDDIL" ALL -6477000 2413000 0 0 "36"
"STDDIL" ALL -6731000 2413000 0 0 "37"
"STDDIL" ALL -6985000 2413000 0 0 "38"
"STDDIL" ALL -7239000 2413000 0 0 "39"
"STDDIL" ALL -7493000 2413000 0 0 "40"
COMPONENT -7493000 -2794000 0 0
"" -5840000 -1818640 0 0 127000 152400 10
"" -5840000 -3007360 0 0 127000 152400 10
"ATMEGA8PANEL" 8 0 28
LINE 4 -7554500 -2921000 -4125500 -2921000
LINE 4 -4125500 -2921000 -4125500 -1905000
LINE 4 -4125500 -1905000 -7554500 -1905000
LINE 4 -7554500 -2921000 -7554500 -2540000
LINE 4 -7554500 -1905000 -7554500 -2286000
BEZIER 8 -7554500 -2540000 -7483062 -2540000 -7427500 -2484437 -7427500 -2413000
BEZIER 8 -7554500 -2286000 -7483062 -2286000 -7427500 -2341562 -7427500 -2413000
CIRCLE 3 -7503700 -2626360 7184
"STDDIL" ALL -7493000 -2794000 0 0 "1"
"STDDIL" ALL -7239000 -2794000 0 0 "2"
"STDDIL" ALL -6985000 -2794000 0 0 "3"
"STDDIL" ALL -6731000 -2794000 0 0 "4"
"STDDIL" ALL -6477000 -2794000 0 0 "5"
"STDDIL" ALL -6223000 -2794000 0 0 "6"
"STDDIL" ALL -5969000 -2794000 0 0 "7"
"STDDIL" ALL -5715000 -2794000 0 0 "8"
"STDDIL" ALL -5461000 -2794000 0 0 "9"
"STDDIL" ALL -5207000 -2794000 0 0 "10"
"STDDIL" ALL -4953000 -2794000 0 0 "11"
"STDDIL" ALL -4699000 -2794000 0 0 "12"
"STDDIL" ALL -4445000 -2794000 0 0 "13"
"STDDIL" ALL -4191000 -2794000 0 0 "14"
"STDDIL" ALL -4191000 -2032000 0 0 "15"
"STDDIL" ALL -4445000 -2032000 0 0 "16"
"STDDIL" ALL -4699000 -2032000 0 0 "17"
"STDDIL" ALL -4953000 -2032000 0 0 "18"
"STDDIL" ALL -5207000 -2032000 0 0 "19"
"STDDIL" ALL -5461000 -2032000 0 0 "20"
"STDDIL" ALL -5715000 -2032000 0 0 "21"
"STDDIL" ALL -5969000 -2032000 0 0 "22"
"STDDIL" ALL -6223000 -2032000 0 0 "23"
"STDDIL" ALL -6477000 -2032000 0 0 "24"
"STDDIL" ALL -6731000 -2032000 0 0 "25"
"STDDIL" ALL -6985000 -2032000 0 0 "26"
"STDDIL" ALL -7239000 -2032000 0 0 "27"
"STDDIL" ALL -7493000 -2032000 0 0 "28"
*END_OBJECTS

*VIAS
*END_VIAS
