// Seed: 1792490897
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  always force id_9 = -1;
  module_0 modCall_1 ();
  wire id_10;
  assign id_4 = id_4;
  assign id_5[-1] = -1;
  wire id_11;
  parameter id_12 = 1;
  wire id_13, id_14;
  wire id_15;
endmodule
