Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 0C626C50238
	for <lists+qemu-devel@lfdr.de>; Wed, 12 Nov 2025 01:45:01 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vIyyO-0001hX-Nh; Tue, 11 Nov 2025 19:44:34 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <zzyiwei@gmail.com>) id 1vIyxt-0001gF-BE
 for qemu-devel@nongnu.org; Tue, 11 Nov 2025 19:44:01 -0500
Received: from mail-ej1-x631.google.com ([2a00:1450:4864:20::631])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <zzyiwei@gmail.com>) id 1vIyxr-0004Gp-02
 for qemu-devel@nongnu.org; Tue, 11 Nov 2025 19:44:01 -0500
Received: by mail-ej1-x631.google.com with SMTP id
 a640c23a62f3a-b72cbc24637so69389366b.0
 for <qemu-devel@nongnu.org>; Tue, 11 Nov 2025 16:43:58 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1762908237; x=1763513037; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=pUE0jchmsm5xrgyHQHD3PoidWi73JgHjO5FFMSjbzXQ=;
 b=h671tShycguf1gr0GcuGrgnpmWZb6paBo+4f6tO4+GjvcLExuPcULABdHQ20BB1vai
 WGF3OuPGWBDp/MVSgx9YDIK1XVORlTHHG5HDQEtrDMajqqZWVP0CwiAm4gODeFCfcpE6
 26urixbmNew1Q8SrRP5yCRuHMmqX1WEAAplJzs4upmHyPCkBj8QT9jLNCgBzUfcKsLUD
 MtSx5DRmjuHWnAV7Ox/tUCWwxtBvBaKklEx9mzms3eA+afT3Pb4pWSXxujaf9T2mNDcD
 XlKsT5YVuL60AsaS0TrYUneclwBUQt88wfQcn4iPbi+/9LLjfSbYYj4Oo2lTj31fWeh/
 tZgA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1762908237; x=1763513037;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=pUE0jchmsm5xrgyHQHD3PoidWi73JgHjO5FFMSjbzXQ=;
 b=LUFzjyTQf/BIlBfJCSWneFjrpUn5iTInP2lFSP4D07VuSrQAshsaAG5+RVf/U3eiH7
 GePSOV3fY2/UkNpo974D0is0wGJdF54zoOZaJEn+FVWBMnj8n4yd5A4VaM1cA2uI+bM6
 FSLEEo6hGHUX5aQQL65Zlb8PTvFssKrk9Y6hcOXag8u2PF59hdWM9fKYl9gIC17GPZgc
 aRlp4wstW/nST+LhT1QKLtplrJwOaXPT5dze1PTfeQ4dbhvLoiqmecg4Ze3AwR4xCeFg
 5j3rNDh5MAftJVgeCInXsUn8sEDX8vosH538hEucv0+qmq1gRBeMKiTu3tFpfCrngiL0
 N/HQ==
X-Forwarded-Encrypted: i=1;
 AJvYcCXK41j4NHfwlZWHWyf0yY0tKyEOeTQxi0vC11O/S/qu0W+zJiv22fg2WRVIWqdBSQRWB1SGytSUcz0g@nongnu.org
X-Gm-Message-State: AOJu0YwzV11qwuVaM59tOq2vS2XLmTt/2Pi7AsGrsmSCSM2XByOvbxAf
 fZ8Ypx33laJlNB/MhD1fQCyLAJxgX2trh6wRV3i4NQAsvUo8DXXRS0c3CBx7TYDKrf2l2NEIf/X
 brC1yU/3YS9t/37nipB/Dx08+ijHh3cg=
X-Gm-Gg: ASbGncvKlAxKu+NZbm5P9SuMcJN8IpY9yFP2WcidzrYY2woiYjZLsjky0ZtJ5PLxD3M
 bFFa/CoYSwf41aphjP3Au3Si3PtWBrlBuZ31LRQn1IMN4NsbWvOiFZDG4YKaN4oKLn4q2k746zq
 60mfggGpMuzGiFICmvsl8rRZKgPP4evnRVgbrZ4c718hKtykQjyO1IiL+MmPmgqiSvZjiGtCMMq
 ug+j1TsRNQqzkgRCW5KdhsL9plvWe4WKAlIkPFMypDYAN4d6rfIE2d9Ue9z7LiGvPj3udw2gvfT
 QNkhwBdTN5cHeJMs
X-Google-Smtp-Source: AGHT+IH+rQth0ezYCycyD5wWOV9RyQMaF+NF7ES9SJILk9rhwmo/vspJiBNfjnX4O8kAb0EmXhgtJhKDwuFQdy6EBJo=
X-Received: by 2002:a17:906:c156:b0:b72:62b2:26a1 with SMTP id
 a640c23a62f3a-b73319717cdmr95145666b.19.1762908237332; Tue, 11 Nov 2025
 16:43:57 -0800 (PST)
MIME-Version: 1.0
References: <20251020233949.506088-1-dmitry.osipenko@collabora.com>
 <20251020233949.506088-5-dmitry.osipenko@collabora.com>
 <CAJ+hS_h4gwe+yaUrcQ5ibdEAFqya=SOb4KLT5HmgG_ZGtJnMSQ@mail.gmail.com>
 <CAJ+hS_gPoaSc-VfoOENgyHZRhFAkUzizoGHm3xJz2trb0jsZAg@mail.gmail.com>
 <f2c322f2-c111-455d-a8b5-17162effac09@collabora.com>
In-Reply-To: <f2c322f2-c111-455d-a8b5-17162effac09@collabora.com>
From: Yiwei Zhang <zzyiwei@gmail.com>
Date: Tue, 11 Nov 2025 16:44:04 -0800
X-Gm-Features: AWmQ_blXOha0bzFHSDEHpw89Cxb4yhwTjiMG9fjC8OWpfp0v_tSpv1kWzdGCCWQ
Message-ID: <CAJ+hS_g4kXwpfd4Xc41nLrii8LciJDGgqQ18xheZudjJq4Fu8A@mail.gmail.com>
Subject: Re: [PATCH v14 04/10] virtio-gpu: Support asynchronous fencing
To: Dmitry Osipenko <dmitry.osipenko@collabora.com>
Cc: Huang Rui <ray.huang@amd.com>,
 =?UTF-8?B?TWFyYy1BbmRyw6kgTHVyZWF1?= <marcandre.lureau@redhat.com>, 
 =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@linaro.org>, 
 Gerd Hoffmann <kraxel@redhat.com>,
 =?UTF-8?B?QWxleCBCZW5uw6ll?= <alex.bennee@linaro.org>, 
 Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer@amd.com>,
 "Michael S . Tsirkin" <mst@redhat.com>, 
 Paolo Bonzini <pbonzini@redhat.com>, Gert Wollny <gert.wollny@collabora.com>,
 qemu-devel@nongnu.org, 
 Gurchetan Singh <gurchetansingh@chromium.org>, Alyssa Ross <hi@alyssa.is>, 
 =?UTF-8?Q?Roger_Pau_Monn=C3=A9?= <roger.pau@citrix.com>, 
 Alex Deucher <alexander.deucher@amd.com>,
 Stefano Stabellini <stefano.stabellini@amd.com>, 
 =?UTF-8?Q?Christian_K=C3=B6nig?= <christian.koenig@amd.com>, 
 Xenia Ragiadakou <xenia.ragiadakou@amd.com>,
 Honglei Huang <honglei1.huang@amd.com>, 
 Julia Zhang <julia.zhang@amd.com>, Chen Jiqian <Jiqian.Chen@amd.com>, 
 Rob Clark <robdclark@gmail.com>, Sergio Lopez Pascual <slp@redhat.com>, 
 Akihiko Odaki <odaki@rsg.ci.i.u-tokyo.ac.jp>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::631;
 envelope-from=zzyiwei@gmail.com; helo=mail-ej1-x631.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Tue, Nov 11, 2025 at 4:28=E2=80=AFAM Dmitry Osipenko
<dmitry.osipenko@collabora.com> wrote:
>
> On 11/11/25 05:29, Yiwei Zhang wrote:
> > On Sat, Nov 8, 2025 at 3:56=E2=80=AFAM Yiwei Zhang <zzyiwei@gmail.com> =
wrote:
> >>
> >> On Mon, Oct 20, 2025 at 4:42=E2=80=AFPM Dmitry Osipenko
> >> <dmitry.osipenko@collabora.com> wrote:
> >>>
> >>> Support asynchronous fencing feature of virglrenderer. It allows Qemu=
 to
> >>> handle fence as soon as it's signalled instead of periodically pollin=
g
> >>> the fence status. This feature is required for enabling DRM context
> >>> support in Qemu because legacy fencing mode isn't supported for DRM
> >>> contexts in virglrenderer.
> >>>
> >>> Reviewed-by: Akihiko Odaki <akihiko.odaki@daynix.com>
> >>> Acked-by: Michael S. Tsirkin <mst@redhat.com>
> >>> Tested-by: Alex Benn=C3=A9e <alex.bennee@linaro.org>
> >>> Reviewed-by: Alex Benn=C3=A9e <alex.bennee@linaro.org>
> >>> Signed-off-by: Dmitry Osipenko <dmitry.osipenko@collabora.com>
> >>> ---
> >>>  hw/display/virtio-gpu-gl.c     |   5 ++
> >>>  hw/display/virtio-gpu-virgl.c  | 130 +++++++++++++++++++++++++++++++=
++
> >>>  include/hw/virtio/virtio-gpu.h |  11 +++
> >>>  meson.build                    |   2 +
> >>>  4 files changed, 148 insertions(+)
> >>>
> >>> diff --git a/hw/display/virtio-gpu-gl.c b/hw/display/virtio-gpu-gl.c
> >>> index c06a078fb36a..1468c6ed1467 100644
> >>> --- a/hw/display/virtio-gpu-gl.c
> >>> +++ b/hw/display/virtio-gpu-gl.c
> >>> @@ -169,6 +169,11 @@ static void virtio_gpu_gl_device_unrealize(Devic=
eState *qdev)
> >>>      if (gl->renderer_state >=3D RS_INITED) {
> >>>  #if VIRGL_VERSION_MAJOR >=3D 1
> >>>          qemu_bh_delete(gl->cmdq_resume_bh);
> >>> +
> >>> +        if (gl->async_fence_bh) {
> >>> +            virtio_gpu_virgl_reset_async_fences(g);
> >>> +            qemu_bh_delete(gl->async_fence_bh);
> >>> +        }
> >>>  #endif
> >>>          if (virtio_gpu_stats_enabled(g->parent_obj.conf)) {
> >>>              timer_free(gl->print_stats);
> >>> diff --git a/hw/display/virtio-gpu-virgl.c b/hw/display/virtio-gpu-vi=
rgl.c
> >>> index cd8b367f6fa6..0320d6deca76 100644
> >>> --- a/hw/display/virtio-gpu-virgl.c
> >>> +++ b/hw/display/virtio-gpu-virgl.c
> >>> @@ -24,6 +24,23 @@
> >>>
> >>>  #include <virglrenderer.h>
> >>>
> >>> +/*
> >>> + * VIRGL_CHECK_VERSION available since libvirglrenderer 1.0.1 and wa=
s fixed
> >>> + * in 1.1.0. Undefine bugged version of the macro and provide our ow=
n.
> >>> + */
> >>> +#if defined(VIRGL_CHECK_VERSION) && \
> >>> +    VIRGL_VERSION_MAJOR =3D=3D 1 && VIRGL_VERSION_MINOR < 1
> >>> +#undef VIRGL_CHECK_VERSION
> >>> +#endif
> >>> +
> >>> +#ifndef VIRGL_CHECK_VERSION
> >>> +#define VIRGL_CHECK_VERSION(major, minor, micro) \
> >>> +    (VIRGL_VERSION_MAJOR > (major) || \
> >>> +     VIRGL_VERSION_MAJOR =3D=3D (major) && VIRGL_VERSION_MINOR > (mi=
nor) || \
> >>> +     VIRGL_VERSION_MAJOR =3D=3D (major) && VIRGL_VERSION_MINOR =3D=
=3D (minor) && \
> >>> +     VIRGL_VERSION_MICRO >=3D (micro))
> >>> +#endif
> >>> +
> >>>  struct virtio_gpu_virgl_resource {
> >>>      struct virtio_gpu_simple_resource base;
> >>>      MemoryRegion *mr;
> >>> @@ -1051,6 +1068,106 @@ static void virgl_write_context_fence(void *o=
paque, uint32_t ctx_id,
> >>>  }
> >>>  #endif
> >>>
> >>> +void virtio_gpu_virgl_reset_async_fences(VirtIOGPU *g)
> >>> +{
> >>> +    struct virtio_gpu_virgl_context_fence *f;
> >>> +    VirtIOGPUGL *gl =3D VIRTIO_GPU_GL(g);
> >>> +
> >>> +    while (!QSLIST_EMPTY(&gl->async_fenceq)) {
> >>> +        f =3D QSLIST_FIRST(&gl->async_fenceq);
> >>> +
> >>> +        QSLIST_REMOVE_HEAD(&gl->async_fenceq, next);
> >>> +
> >>> +        g_free(f);
> >>> +    }
> >>> +}
> >>> +
> >>> +#if VIRGL_CHECK_VERSION(1, 1, 2)
> >>> +static void virtio_gpu_virgl_async_fence_bh(void *opaque)
> >>> +{
> >>> +    QSLIST_HEAD(, virtio_gpu_virgl_context_fence) async_fenceq;
> >>> +    struct virtio_gpu_ctrl_command *cmd, *tmp;
> >>> +    struct virtio_gpu_virgl_context_fence *f;
> >>> +    VirtIOGPU *g =3D opaque;
> >>> +    VirtIOGPUGL *gl =3D VIRTIO_GPU_GL(g);
> >>> +
> >>> +    if (gl->renderer_state !=3D RS_INITED) {
> >>> +        return;
> >>> +    }
> >>> +
> >>> +    QSLIST_MOVE_ATOMIC(&async_fenceq, &gl->async_fenceq);
> >>> +
> >>> +    while (!QSLIST_EMPTY(&async_fenceq)) {
> >>> +        f =3D QSLIST_FIRST(&async_fenceq);
> >>> +
> >>> +        QSLIST_REMOVE_HEAD(&async_fenceq, next);
> >>> +
> >>> +        QTAILQ_FOREACH_SAFE(cmd, &g->fenceq, next, tmp) {
> >>> +            /*
> >>> +             * the guest can end up emitting fences out of order
> >>> +             * so we should check all fenced cmds not just the first=
 one.
> >>> +             */
> >>> +            if (cmd->cmd_hdr.fence_id > f->fence_id) {
> >>> +                continue;
> >>> +            }
> >>> +            if (cmd->cmd_hdr.flags & VIRTIO_GPU_FLAG_INFO_RING_IDX) =
{
> >>> +                if (cmd->cmd_hdr.ring_idx !=3D f->ring_idx) {
> >>> +                    continue;
> >>> +                }
> >>> +                if (cmd->cmd_hdr.ctx_id !=3D f->ctx_id) {
> >>> +                    continue;
> >>> +                }
> >>> +            } else if (f->ring_idx >=3D 0) {
> >>> +                /* ctx0 GL-query fences don't have ring info */
> >>> +                continue;
> >>> +            }
> >>> +            virtio_gpu_ctrl_response_nodata(g, cmd, VIRTIO_GPU_RESP_=
OK_NODATA);
> >>> +            QTAILQ_REMOVE(&g->fenceq, cmd, next);
> >>> +            g_free(cmd);
> >>> +        }
> >>
> >> Conditions above are a little bit confusing. Skipping unsignaled
> >> fences first makes sense to me. Next we can use f->ctx_id =3D=3D 0 to
> >> distinguish ctx0 fence vs context fence. Then:
> >> - for f->ctx_id =3D=3D 0, skip any RING_IDX
> >> - for f->ctx_id > 0, only care about RING_IDX along with comparing
> >> ctx_id and ring_idx
> >>
> >> So, if we check the RING_IDX flag first like in the existing patch,
> >> the else condition is only meaningful for the ctx0 fence, and
> >> f->ring_idx >=3D 0 will never be evaluated to true. Can we drop the
> >> "else if" part?
> >>
> >>> +
> >>> +        trace_virtio_gpu_fence_resp(f->fence_id);
> >>> +        g_free(f);
> >>> +        g->inflight--;
> >>> +        if (virtio_gpu_stats_enabled(g->parent_obj.conf)) {
> >>> +            trace_virtio_gpu_dec_inflight_fences(g->inflight);
> >>> +        }
> >>> +    }
> >>> +}
> >>> +
> >>> +static void
> >>> +virtio_gpu_virgl_push_async_fence(VirtIOGPU *g, uint32_t ctx_id,
> >>> +                                  int64_t ring_idx, uint64_t fence_i=
d)
> >>> +{
> >>> +    struct virtio_gpu_virgl_context_fence *f;
> >>> +    VirtIOGPUGL *gl =3D VIRTIO_GPU_GL(g);
> >>> +
> >>> +    f =3D g_new(struct virtio_gpu_virgl_context_fence, 1);
> >>> +    f->ctx_id =3D ctx_id;
> >>> +    f->ring_idx =3D ring_idx;
> >>> +    f->fence_id =3D fence_id;
> >>> +
> >>> +    QSLIST_INSERT_HEAD_ATOMIC(&gl->async_fenceq, f, next);
> >>> +
> >>> +    qemu_bh_schedule(gl->async_fence_bh);
> >>> +}
> >>> +
> >>> +static void virgl_write_async_fence(void *opaque, uint32_t fence)
> >>> +{
> >>> +    VirtIOGPU *g =3D opaque;
> >>> +
> >>> +    virtio_gpu_virgl_push_async_fence(g, 0, -1, fence);
> >>> +}
> >>> +
> >>> +static void virgl_write_async_context_fence(void *opaque, uint32_t c=
tx_id,
> >>> +                                            uint32_t ring_idx, uint6=
4_t fence)
> >>> +{
> >>> +    VirtIOGPU *g =3D opaque;
> >>> +
> >>> +    virtio_gpu_virgl_push_async_fence(g, ctx_id, ring_idx, fence);
> >>> +}
> >>> +#endif
> >>> +
> >>>  static virgl_renderer_gl_context
> >>>  virgl_create_context(void *opaque, int scanout_idx,
> >>>                       struct virgl_renderer_gl_ctx_param *params)
> >>> @@ -1150,6 +1267,8 @@ void virtio_gpu_virgl_reset_scanout(VirtIOGPU *=
g)
> >>>  void virtio_gpu_virgl_reset(VirtIOGPU *g)
> >>>  {
> >>>      virgl_renderer_reset();
> >>> +
> >>> +    virtio_gpu_virgl_reset_async_fences(g);
> >>>  }
> >>>
> >>>  int virtio_gpu_virgl_init(VirtIOGPU *g)
> >>> @@ -1162,6 +1281,12 @@ int virtio_gpu_virgl_init(VirtIOGPU *g)
> >>>      if (qemu_egl_display) {
> >>>          virtio_gpu_3d_cbs.version =3D 4;
> >>>          virtio_gpu_3d_cbs.get_egl_display =3D virgl_get_egl_display;
> >>> +#if VIRGL_CHECK_VERSION(1, 1, 2)
> >>> +        virtio_gpu_3d_cbs.write_fence         =3D virgl_write_async_=
fence;
> >>> +        virtio_gpu_3d_cbs.write_context_fence =3D virgl_write_async_=
context_fence;
> >>> +        flags |=3D VIRGL_RENDERER_ASYNC_FENCE_CB;
> >>> +        flags |=3D VIRGL_RENDERER_THREAD_SYNC;
> >>> +#endif
> >>>      }
> >>>  #endif
> >>>  #ifdef VIRGL_RENDERER_D3D11_SHARE_TEXTURE
> >>> @@ -1195,6 +1320,11 @@ int virtio_gpu_virgl_init(VirtIOGPU *g)
> >>>      gl->cmdq_resume_bh =3D aio_bh_new(qemu_get_aio_context(),
> >>>                                      virtio_gpu_virgl_resume_cmdq_bh,
> >>>                                      g);
> >>> +#if VIRGL_CHECK_VERSION(1, 1, 2)
> >>> +    gl->async_fence_bh =3D aio_bh_new(qemu_get_aio_context(),
> >>> +                                    virtio_gpu_virgl_async_fence_bh,
> >>> +                                    g);
> >>> +#endif
> >>>  #endif
> >>>
> >>>      return 0;
> >>> diff --git a/include/hw/virtio/virtio-gpu.h b/include/hw/virtio/virti=
o-gpu.h
> >>> index 9f16f89a36d2..e15c16aa5945 100644
> >>> --- a/include/hw/virtio/virtio-gpu.h
> >>> +++ b/include/hw/virtio/virtio-gpu.h
> >>> @@ -233,6 +233,13 @@ struct VirtIOGPUClass {
> >>>                               Error **errp);
> >>>  };
> >>>
> >>> +struct virtio_gpu_virgl_context_fence {
> >>> +    uint32_t ctx_id;
> >>> +    int64_t ring_idx;
> >>
> >> If I didn't miss anything above, we don't need -1 to tell anything.
> >> Then the ring_idx here can be a uint32_t, and virgl_write_async_fence
> >> can just pass 0.
> >>
> >>> +    uint64_t fence_id;
> >>> +    QSLIST_ENTRY(virtio_gpu_virgl_context_fence) next;
> >>> +};
> >>> +
> >>>  /* VirtIOGPUGL renderer states */
> >>>  typedef enum {
> >>>      RS_START,       /* starting state */
> >>> @@ -250,6 +257,9 @@ struct VirtIOGPUGL {
> >>>      QEMUTimer *print_stats;
> >>>
> >>>      QEMUBH *cmdq_resume_bh;
> >>> +
> >>> +    QEMUBH *async_fence_bh;
> >>> +    QSLIST_HEAD(, virtio_gpu_virgl_context_fence) async_fenceq;
> >>>  };
> >>>
> >>>  struct VhostUserGPU {
> >>> @@ -379,5 +389,6 @@ void virtio_gpu_virgl_reset_scanout(VirtIOGPU *g)=
;
> >>>  void virtio_gpu_virgl_reset(VirtIOGPU *g);
> >>>  int virtio_gpu_virgl_init(VirtIOGPU *g);
> >>>  GArray *virtio_gpu_virgl_get_capsets(VirtIOGPU *g);
> >>> +void virtio_gpu_virgl_reset_async_fences(VirtIOGPU *g);
> >>>
> >>>  #endif
> >>> diff --git a/meson.build b/meson.build
> >>> index e96c28da09b6..e3d48150483e 100644
> >>> --- a/meson.build
> >>> +++ b/meson.build
> >>> @@ -2597,6 +2597,8 @@ config_host_data.set('CONFIG_VNC_JPEG', jpeg.fo=
und())
> >>>  config_host_data.set('CONFIG_VNC_SASL', sasl.found())
> >>>  if virgl.found()
> >>>    config_host_data.set('VIRGL_VERSION_MAJOR', virgl.version().split(=
'.')[0])
> >>> +  config_host_data.set('VIRGL_VERSION_MINOR', virgl.version().split(=
'.')[1])
> >>> +  config_host_data.set('VIRGL_VERSION_MICRO', virgl.version().split(=
'.')[2])
> >>>  endif
> >>>  config_host_data.set('CONFIG_VIRTFS', have_virtfs)
> >>>  config_host_data.set('CONFIG_VTE', vte.found())
> >>> --
> >>> 2.51.0
> >>>
> >
> > Friendly ping. My early comments here might have been missed ; )
>
> I indeed missed that first part of the comment, thanks.
>
> Could you please give a code sample of your suggestion?
>
> The `if (f->ring_idx >=3D 0)` is a sanity-check for that we're not gettin=
g
> a fence that has ring_idx without a set RING_IDX flag. All other fences
> are processed by that fence-handling loop.
>
> --
> Best regards,
> Dmitry

QEMU creates ctx0 fences without seeing the RING_IDX flag, and I think
that sanity check is a bit redundant. So I was suggesting below for
simplicity:

diff --git a/hw/display/virtio-gpu-virgl.c b/hw/display/virtio-gpu-virgl.c
index ccba1d8ee4..12c1e1764c 100644
--- a/hw/display/virtio-gpu-virgl.c
+++ b/hw/display/virtio-gpu-virgl.c
@@ -1117,9 +1117,6 @@ static void virtio_gpu_virgl_async_fence_bh(void *opa=
que)
                 if (cmd->cmd_hdr.ctx_id !=3D f->ctx_id) {
                     continue;
                 }
-            } else if (f->ring_idx >=3D 0) {
-                /* ctx0 GL-query fences don't have ring info */
-                continue;
             }
             virtio_gpu_ctrl_response_nodata(g, cmd, VIRTIO_GPU_RESP_OK_NOD=
ATA);
             QTAILQ_REMOVE(&g->fenceq, cmd, next);
@@ -1137,7 +1134,7 @@ static void virtio_gpu_virgl_async_fence_bh(void *opa=
que)

 static void
 virtio_gpu_virgl_push_async_fence(VirtIOGPU *g, uint32_t ctx_id,
-                                  int64_t ring_idx, uint64_t fence_id)
+                                  uint32_t ring_idx, uint64_t fence_id)
 {
     struct virtio_gpu_virgl_context_fence *f;
     VirtIOGPUGL *gl =3D VIRTIO_GPU_GL(g);
@@ -1156,7 +1153,7 @@ static void virgl_write_async_fence(void
*opaque, uint32_t fence)
 {
     VirtIOGPU *g =3D opaque;

-    virtio_gpu_virgl_push_async_fence(g, 0, -1, fence);
+    virtio_gpu_virgl_push_async_fence(g, 0, UINT32_MAX, fence);
 }

 static void virgl_write_async_context_fence(void *opaque, uint32_t ctx_id,
diff --git a/include/hw/virtio/virtio-gpu.h b/include/hw/virtio/virtio-gpu.=
h
index a4963508a4..cd576c9e0d 100644
--- a/include/hw/virtio/virtio-gpu.h
+++ b/include/hw/virtio/virtio-gpu.h
@@ -238,7 +238,7 @@ struct VirtIOGPUClass {

 struct virtio_gpu_virgl_context_fence {
     uint32_t ctx_id;
-    int64_t ring_idx;
+    uint32_t ring_idx;
     uint64_t fence_id;
     QSLIST_ENTRY(virtio_gpu_virgl_context_fence) next;
 };

