--
-- Generated by VASY
--
ENTITY buf_x1 IS
PORT(
  i	: IN BIT;
  q	: OUT BIT
);
END buf_x1;

ARCHITECTURE VBE OF buf_x1 IS

  SIGNAL v_i_n	: BIT;

BEGIN

  q <= NOT(v_i_n);
  v_i_n <= NOT(i);
END VBE;
