# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../guia_11.srcs/sources_1/new/myCnt2.vhd" \
"../../../../guia_11.srcs/sim_1/imports/capitulo11/myCnt2_tb.vhd" \

# Do not sort compile order
nosort
