`timescale 1ns / 1ps
`include "define.vh"

module rv32i_cpu(
    input logic         clk,
    input logic         rst,
    input logic [31:0]  instr_data,
    input logic [31:0]  drdata,
    output logic [31:0] instr_addr,
    output  [2:0]       o_funct3,
    output              dwe,
    output [31:0]       daddr,
    output [31:0]       dwdata
    );

    logic pc_en,rf_we,alu_src,branch, jalr_srcsel, jal_srcsel;
    logic [31:0] alu_result;
    logic [3:0] alu_control;
    logic [2:0] rfwd_src;


     control_unit U_CONTROL_UNIT(
    .clk(clk),
    .rst(rst),
    .funct7(instr_data[31:25]),
    .funct3(instr_data[14:12]),
    .opcode(instr_data[6:0]),
    .pc_en(pc_en),
    .alu_src(alu_src),
    .rf_we(rf_we),
    .branch(branch),
    .jalr_srcsel(jalr_srcsel),
    .jal_srcsel(jal_srcsel),
    .rfwd_src(rfwd_src),
    .alu_control(alu_control),
    .o_funct3(o_funct3),
    .dwe(dwe)
);

 rv32i_datapath U_DATAPATH(
        .*
    );

endmodule

//add a register for Multicycle 
module control_unit(
    input              clk,
    input              rst,
    input  logic [6:0] funct7,
    input  logic [2:0] funct3,
    input  logic [6:0] opcode,
    output logic       pc_en, 
    output logic       alu_src,
    output logic       rf_we,
    output logic       branch, //for B-type  
    output logic       jalr_srcsel,
    output logic       jal_srcsel, 
    output logic [3:0] alu_control,
    output logic [2:0] rfwd_src,
    output logic [2:0] o_funct3,
    output logic       dwe
);



    typedef enum logic [3:0]{ 
        FETCH, 
        DECODE, 
        EXECUTE, 
        EXE_R, 
        EXE_I, 
        EXE_S, 
        EXE_B, 
        EXE_IL, 
        EXE_J, 
        EXE_JL, 
        EXE_U,
        EXE_UA,
        MEM,
        MEM_S,
        MEM_L,
        WB}state_e;

        state_e c_state, n_state;

        always_ff @( posedge clk, posedge rst ) begin            
            if(rst)begin
                c_state <= FETCH;
            end else begin
                c_state <= n_state;
            end

        end

    // Using by Opcode
        always_comb begin 
            n_state = c_state;
            case (c_state)
                FETCH:begin
                    n_state = DECODE;
                    //
                end 
                DECODE:begin
                    n_state = EXECUTE;
                end
                EXECUTE:begin
                    case (opcode)
                        `R_TYPE,`I_TYPE,`LUI_TYPE,`AUIPC_TYPE,`JAL_TYPE,`JALR_TYPE: begin
                        n_state = WB;  
                        end 
                        `IL_TYPE:begin
                            n_state = MEM;
                        end
                        `S_TYPE:begin
                            n_state = MEM;
                        end 
                        `B_TYPE:begin
                            n_state = FETCH;
                        end
                    
                    endcase
                end
                MEM: begin
                    case (opcode)
                        `S_TYPE:begin
                            n_state = FETCH;
                        end
                        `IL_TYPE:begin
                            n_state = WB;
                        end   
                         
                    endcase
                end
                WB: begin
                    n_state = FETCH;
                end
                 
            endcase
            
        end

    always_comb begin 
        pc_en       = 1'b0;
        rf_we       = 1'b0;
        branch      = 1'b0;
        jalr_srcsel = 1'b0;
        jal_srcsel  = 1'b0;
        alu_control = 4'b0000;
        alu_src     = 1'b0;
        rfwd_src    = 3'b000;
        o_funct3    = 3'b000;
        dwe         = 1'b0;
        case (c_state)
            FETCH: begin
                pc_en       = 1'b1;
            end
            DECODE:begin
                //어차피 모두 0이므로 삭제한다.    
            end
            EXECUTE:begin
                case (opcode)
                `R_TYPE:begin
                    pc_en       = 1'b0;
                    alu_src     = 1'b0;
                    alu_control = {funct7[5],funct3};    
                end 
                `I_TYPE:begin
                    pc_en       = 1'b0;
                    alu_src = 1'b1;
                    if(funct3 == 3'b101)
                        alu_control = {funct7[5],funct3};  //SRL, SRA
                        else
                        alu_control = {1'b0,funct3};             
                end
                `B_TYPE:begin
                    pc_en       = 1'b1;
                    branch      = 1'b1;
                    alu_src     = 1'b0;
                    alu_control = {1'b0, funct3};  //adding compare control ??
                end 
                `S_TYPE:begin
                    pc_en       = 1'b0;
                    alu_src     = 1'b1;
                    alu_control = 4'b000;
                    o_funct3    = funct3;
                end 
                `IL_TYPE:begin
                    pc_en       = 1'b0;
                    alu_src     = 1'b1;
                    alu_control = 4'b0000; 
                    o_funct3    = funct3;
                end
                 `LUI_TYPE:begin
                    pc_en       = 1'b0;
                 end
                `AUIPC_TYPE:begin
                    pc_en       = 1'b0;
                end
                `JAL_TYPE:begin
                    pc_en       =1'b1;
                    jal_srcsel  = 1'b1;
                end
                    `JALR_TYPE:begin
                        pc_en       =1'b1;
                        jalr_srcsel = 1'b1;
                        jal_srcsel  = 1'b1;   
                    end             
                endcase
            end
            MEM:begin
                case (opcode)
                    `S_TYPE:begin
                        dwe = 1'b1;
                        o_funct3 = funct3;
                    end
                    `IL_TYPE:begin
                        dwe = 1'b0;
                        o_funct3 = funct3;
                    end 
                     
                endcase
            end

            WB:begin
                rf_we = 1'b1;
                case (opcode)
            
                    `R_TYPE:begin
                         rfwd_src = 3'b000;      
                    end
                    `I_TYPE:begin
                        rfwd_src = 3'b000;
                    end
                    `IL_TYPE:begin
                        rfwd_src = 3'b001;
                    end
                    `LUI_TYPE:begin
                        rfwd_src = 3'b010;       
                    end
                    `AUIPC_TYPE:begin
                        rfwd_src = 3'b011;       
                    end
                    `JAL_TYPE:begin
                        rfwd_src = 3'b100;       
                    end
                    `JALR_TYPE:begin
                        rfwd_src = 3'b100;       
                    end
            endcase
            end
        endcase
    end 




//    always_comb begin 
//        rf_we       = 1'b0;
//        branch      = 1'b0;
//        jalr_srcsel = 1'b0;
//        jal_srcsel  = 1'b0;
//        alu_control = 4'b0000;
//        alu_src     = 1'b0;
//        rfwd_src    = 3'b000;
//        o_funct3    = 3'b000;
//        dwe         = 1'b0;
//        case (opcode)
//            `R_TYPE: begin
//                rf_we       = 1'b1;
//                branch      = 1'b0;
//                jalr_srcsel = 1'b0;
//                jal_srcsel  = 1'b0;
//                alu_src     = 1'b0;
//                alu_control = {funct7[5],funct3};    
//                rfwd_src    =3'b000;
//                o_funct3    = 3'b000;
//                dwe         = 1'b0;
//            end  
//             `B_TYPE:begin
//                rf_we       = 1'b0;
//                branch      = 1'b1;
//                jalr_srcsel = 1'b0;
//                jal_srcsel  = 1'b0;
//                alu_src     = 1'b0;
//                alu_control = {1'b0, funct3};  //adding compare control ???
//                rfwd_src    =3'b000;
//                o_funct3    = 3'b000;
//                dwe         = 1'b0;
//            end
//            `S_TYPE:begin
//                rf_we       = 1'b0;
//                branch      = 1'b0;
//                jalr_srcsel = 1'b0;
//                jal_srcsel  = 1'b0;
//                alu_src     = 1'b1;
//                alu_control = 4'b0000;
//                rfwd_src    =3'b000;
//                o_funct3    = funct3;
//                dwe         = 1'b1;
//            end
//            `IL_TYPE:begin
//                rf_we       = 1'b1;
//                branch      = 1'b0;
//                jalr_srcsel = 1'b0;
//                jal_srcsel  = 1'b0;
//                alu_src     = 1'b1;
//                alu_control = 4'b0000;
//                rfwd_src    =3'b001;  //mux 5x1 --> 3bit 
//                o_funct3    = funct3;
//                dwe         = 1'b0;
//            end
//            `I_TYPE:begin
//                rf_we   = 1'b1;
//                branch      = 1'b0;
//                jalr_srcsel = 1'b0;
//                jal_srcsel  = 1'b0;
//                alu_src     = 1'b1;
//                if(funct3 == 3'b101)
//                    alu_control = {funct7[5],funct3};
//                else
//                    alu_control = {1'b0,funct3};
//
//                rfwd_src    = 3'b000;
//                o_funct3    = funct3;
//                dwe         = 1'b0;
//            end
//            `LUI_TYPE:begin
//                rf_we       = 1'b1;
//                branch      = 1'b0;
//                jalr_srcsel = 1'b0;
//                jal_srcsel  = 1'b0;
//                alu_src     = 1'b0;
//                alu_control = 4'b0000;
//                rfwd_src    =3'b010;  //mux 5x1 --> 3bit 
//                o_funct3    = 3'b000;
//                dwe         = 1'b0;
//                
//            end
//            `AUIPC_TYPE:begin
//                rf_we       = 1'b1;
//                branch      = 1'b0;
//                jalr_srcsel = 1'b0;
//                jal_srcsel  = 1'b0;
//                alu_src     = 1'b0;
//                alu_control = 4'b0000;
//                rfwd_src    = 3'b011;
//                o_funct3    = 3'b000;
//                dwe         = 1'b0;
//
//            end
//            `JAL_TYPE:begin
//                rf_we       = 1'b1;
//                branch      = 1'b0;
//                jalr_srcsel = 1'b0;
//                jal_srcsel  = 1'b1;
//                alu_src     = 1'b0;
//                alu_control = 4'b0000;    
//                rfwd_src    =3'b100;  //mux 5x1 = in4
//                o_funct3    = 3'b000;
//                dwe         = 1'b0;
//                
//            end
//            `JALR_TYPE:begin
//                rf_we       = 1'b1;
//                branch      = 1'b0;
//                jalr_srcsel = 1'b1;
//                jal_srcsel  = 1'b1;
//                alu_src     = 1'b0;
//                alu_control = 4'b0000;    
//                rfwd_src    = 3'b100; // mux 5x1 = in4
//                o_funct3    = 3'b000;
//                dwe         = 1'b0;
//            end
//
//        endcase      
//        
//        end
//    
//    
    
endmodule
