CC = iverilog
FLAGS = -Wall -Â­Winfloop

simulation: modulator.v tb/modulator_tb.v ../counter/module_counter.v

	$(CC) -o sim modulator.v tb/modulator_tb.v ../counter/module_counter.v
	vvp sim
	gtkwave waveform.vcd 
