{"hands_on_practices": [{"introduction": "Understanding the behavior of sequential logic circuits over time is a fundamental skill in digital design. This first practice problem challenges you to trace the output of a gated D latch based on a specific sequence of input changes. By carefully considering the concepts of transparency, opacity, and propagation delay, you will develop a concrete understanding of how the latch responds dynamically to its inputs [@problem_id:1968088].", "problem": "A gated D latch is a fundamental digital logic circuit with one data input (D), one gate input (G), and one output (Q). The behavior of this latch is defined as follows:\n- When the gate input G is HIGH (logic 1), the latch is in \"transparent\" mode, and the output Q follows the state of the data input D.\n- When the gate input G is LOW (logic 0), the latch is in \"opaque\" mode, and the output Q holds its last value, ignoring any changes at the D input.\n\nConsider a specific implementation of this latch that has a uniform propagation delay, $t_{pd} = 2 \\text{ ns}$. This means that any change at the inputs (D or G) that results in a change at the output Q will see that change reflected at Q only after a delay of $t_{pd}$.\n\nThe inputs D and G are subjected to a sequence of transitions over time, starting from $t=0$. Initially, at $t=0$, the output Q is LOW (logic 0). The state of the D and G inputs is also LOW at $t=0$. The subsequent transitions are as follows:\n\n- At $t=10 \\text{ ns}$, input D transitions from LOW to HIGH.\n- At $t=20 \\text{ ns}$, input G transitions from LOW to HIGH.\n- At $t=35 \\text{ ns}$, input D transitions from HIGH to LOW.\n- At $t=45 \\text{ ns}$, input D transitions from LOW to HIGH.\n- At $t=60 \\text{ ns}$, input G transitions from HIGH to LOW.\n- At $t=70 \\text{ ns}$, input D transitions from HIGH to LOW.\n\nYour task is to analyze the behavior of the output Q over time. Calculate the total amount of time that the output Q is in the HIGH state during the time interval from $t=0 \\text{ ns}$ to $t=90 \\text{ ns}$. Express your final answer in nanoseconds.", "solution": "We model a gated D latch with propagation delay $t_{pd}=2\\ \\text{ns}$. The latch behavior is:\n- If $G=1$, the output follows $D$ after delay $t_{pd}$.\n- If $G=0$, the output holds its last value; changes in $D$ produce no effect.\n- A rising transition of $G$ to $1$ causes $Q$ to take the current value of $D$ after $t_{pd}$.\n- A falling transition of $G$ to $0$ does not change $Q$; it only blocks further propagation from $D$.\n\nInitial conditions at $t=0$: $D=0$, $G=0$, $Q=0$.\n\nProceed through the given input transitions:\n\n1) At $t=10\\ \\text{ns}$, $D:0\\to1$ with $G=0$. Since the latch is opaque, there is no effect on $Q$.\n\n2) At $t=20\\ \\text{ns}$, $G:0\\to1$. The latch becomes transparent; since $D=1$ at $t=20\\ \\text{ns}$, $Q$ will update to $1$ after delay $t_{pd}$:\n$$t=20\\ \\text{ns} \\implies Q \\text{ goes to } 1 \\text{ at } 20+2=22\\ \\text{ns}.$$\nThus $Q:0\\to1$ at $t=22\\ \\text{ns}$.\n\n3) At $t=35\\ \\text{ns}$, $D:1\\to0$ with $G=1$. The output will follow after $t_{pd}$:\n$$t=35\\ \\text{ns} \\implies Q \\text{ goes to } 0 \\text{ at } 35+2=37\\ \\text{ns}.$$\nThus $Q:1\\to0$ at $t=37\\ \\text{ns}$.\n\n4) At $t=45\\ \\text{ns}$, $D:0\\to1$ with $G=1$. The output will follow after $t_{pd}$:\n$$t=45\\ \\text{ns} \\implies Q \\text{ goes to } 1 \\text{ at } 45+2=47\\ \\text{ns}.$$\nThus $Q:0\\to1$ at $t=47\\ \\text{ns}$.\n\n5) At $t=60\\ \\text{ns}$, $G:1\\to0$. Closing the gate does not change $Q$; it simply holds the current value. At this moment $Q=1$, and with $G=0$ thereafter, $Q$ remains $1$.\n\n6) At $t=70\\ \\text{ns}$, $D:1\\to0$ with $G=0$. The latch is opaque, so there is no effect on $Q$.\n\nTherefore, the intervals where $Q=1$ are:\n- From $t=22\\ \\text{ns}$ to $t=37\\ \\text{ns}$, duration $37-22=15\\ \\text{ns}$.\n- From $t=47\\ \\text{ns}$ to $t=90\\ \\text{ns}$, duration $90-47=43\\ \\text{ns}$.\n\nThe total time $Q$ is HIGH between $t=0\\ \\text{ns}$ and $t=90\\ \\text{ns}$ is\n$$15\\ \\text{ns} + 43\\ \\text{ns} = 58\\ \\text{ns}.$$", "answer": "$$\\boxed{58}$$", "id": "1968088"}, {"introduction": "Digital circuits often reveal fascinating behaviors when configured in non-standard ways. This exercise explores a classic example of feedback, where the latch's data input is driven by its own inverted output. Analyzing this configuration will demonstrate how a simple memory element can be transformed into an unstable circuit that oscillates, a principle that forms the basis of many clock generators and signal-producing circuits [@problem_id:1968100].", "problem": "A standard gated D latch has one data input (D), one enable input (E), and one primary output (Q) along with its complement ($\\bar{Q}$). The latch's behavior is as follows: when the enable input E is held at a logic HIGH (E=1), the output Q becomes equal to the data input D (transparent mode). When the enable input E is held at a logic LOW (E=0), the latch holds its current state, and the output Q is unaffected by changes at the D input (storage mode).\n\nConsider a specific circuit where the D input of this latch is permanently connected to its own complemented output, $\\bar{Q}$. The enable input E is driven by a periodic square wave signal.\n\nWhich of the following statements best describes the behavior of the output Q?\n\nA. The output Q remains constant at its initial value, regardless of the state of the enable signal E.\n\nB. The output Q oscillates rapidly for the entire duration that the enable signal E is HIGH, and holds its last state when E goes LOW.\n\nC. The output Q toggles its state exactly once on each rising edge of the enable signal E, and remains stable otherwise.\n\nD. The output Q's state becomes identical to the enable signal's state, such that $Q = E$.\n\nE. The output Q toggles its state exactly once on each falling edge of the enable signal E, and remains stable otherwise.", "solution": "A level-sensitive gated D latch has the characteristic equation\n$$Q^{+} = E D + \\bar{E} Q,$$\nwhere $Q^{+}$ is the next value of $Q$, $E$ is the enable, and $D$ is the data input.\n\nIn the given circuit, $D$ is permanently tied to the complemented output, so\n$$D = \\bar{Q}.$$\nSubstituting into the characteristic equation gives\n$$Q^{+} = E \\bar{Q} + \\bar{E} Q.$$\n\nAnalyze by cases on $E$:\n- If $E = 0$, then\n$$Q^{+} = \\bar{E} Q = Q,$$\nso the latch holds its current state (storage mode).\n- If $E = 1$, then\n$$Q^{+} = E \\bar{Q} = \\bar{Q}.$$\nThus, when $E$ is HIGH, the latch attempts to set $Q$ to the complement of its current value. After the propagation delay causes $Q$ to change to $\\bar{Q}$, the feedback makes $D$ become $\\bar{Q^{+}} = Q$, prompting another change. As long as $E$ remains HIGH, this alternation repeats, producing continuous toggling limited by the latchâ€™s propagation delays. When $E$ goes LOW, the latch re-enters storage mode and holds whichever state it had at that instant.\n\nTherefore, the output $Q$ oscillates while $E$ is HIGH and holds its last state when $E$ is LOW, which corresponds to option B.", "answer": "$$\\boxed{B}$$", "id": "1968100"}, {"introduction": "While we often work with ideal, abstract models of components, real-world digital circuits are built from physical gates and can suffer from manufacturing defects. This final problem moves beyond the black-box view of the D latch and asks you to analyze its behavior based on its internal NAND gate structure, specifically in the presence of a \"stuck-at\" fault. This type of fault analysis is a crucial skill for hardware debugging, testing, and robust design, forcing you to connect the latch's high-level function to its gate-level implementation [@problem_id:1968091].", "problem": "A gated D latch is constructed using NAND gates as follows. The primary inputs are a data line `D` and an enable line `E`. An inverter, built from a NAND gate with its inputs tied together, generates `D_bar = NOT(D)`. The outputs of the latch are `Q` and `Q_bar`. The internal structure consists of two main parts:\n1.  A pair of input steering NAND gates: The first gate computes `S_bar = NAND(D, E)`, and the second computes `R_bar = NAND(D_bar, E)`.\n2.  A cross-coupled Set-Reset (SR) latch core: This is made of two NAND gates where `Q = NAND(S_bar, Q_bar)` and `Q_bar = NAND(R_bar, Q)`.\n\nConsider a scenario where a manufacturing defect causes a specific input pin to be permanently stuck-at-1 (tied to logic HIGH). The affected pin is the one that is intended to receive the `S_bar` signal at the input of the upper NAND gate of the SR latch core (the gate that produces the output `Q`).\n\nWhich of the following statements accurately describes the operational behavior of this faulty D latch?\n\nA. The latch functions perfectly as a normal gated D latch, with the fault having no observable effect on its behavior.\n\nB. The output `Q` is permanently stuck-at-0, regardless of the inputs `D` and `E`.\n\nC. When the enable input `E` is high, the latch becomes transparent but inverts the data, i.e., `Q` follows `NOT(D)`. When `E` is low, it holds its state.\n\nD. When the enable input `E` is high, the latch will correctly load a `0` from the `D` input, but it will fail to load a `1`, instead holding its previous state. When `E` is low, the latch correctly holds its state.\n\nE. The latch is permanently transparent, meaning the output `Q` always follows the input `D`, irrespective of the enable input `E`.\n\nF. The circuit becomes unstable and oscillates whenever the enable `E` is high.", "solution": "Let $\\operatorname{NAND}(x,y)=\\neg(x \\land y)$. In the intended latch, the steering and core relations are\n$$\\overline{D}=\\operatorname{NAND}(D,D)=\\neg D,$$\n$$\\overline{S}=\\operatorname{NAND}(D,E),\\quad \\overline{R}=\\operatorname{NAND}(\\overline{D},E),$$\n$$Q=\\operatorname{NAND}(\\overline{S},\\overline{Q}),\\quad \\overline{Q}=\\operatorname{NAND}(\\overline{R},Q).$$\nWith the fault, the input pin that should carry $\\overline{S}$ into the $Q$-producing NAND is stuck at logic $1$. Therefore the upper core gate becomes\n$$Q=\\operatorname{NAND}(1,\\overline{Q})=\\neg(1 \\land \\overline{Q})=\\neg \\overline{Q},$$\nwhile the lower core gate remains\n$$\\overline{Q}=\\operatorname{NAND}(\\overline{R},Q).$$\nThe steering for $\\overline{R}$ is unchanged:\n$$\\overline{R}=\\operatorname{NAND}(\\overline{D},E).$$\n\nAnalyze by cases on $E$.\n\n1) If $E=0$, then $\\overline{R}=\\operatorname{NAND}(\\overline{D},0)=1$. Hence\n$$\\overline{Q}=\\operatorname{NAND}(1,Q)=\\neg Q,$$\ntogether with $Q=\\neg \\overline{Q}$, which is simply the complementarity condition. No input forces a change, so the latch holds its previous state.\n\n2) If $E=1$, then $\\overline{R}=\\operatorname{NAND}(\\overline{D},1)=\\neg \\overline{D}=D$.\n\n- If $D=0$, then $\\overline{R}=0$ and\n$$\\overline{Q}=\\operatorname{NAND}(0,Q)=1 \\implies Q=\\neg \\overline{Q}=0.$$\nThus $Q$ is forced to $0$ regardless of the prior state; the latch loads a $0$ correctly.\n\n- If $D=1$, then $\\overline{R}=1$ and\n$$\\overline{Q}=\\operatorname{NAND}(1,Q)=\\neg Q,$$\nwhich together with $Q=\\neg \\overline{Q}$ imposes only $Q=\\neg \\overline{Q}$, i.e., both prior stable states persist and no transition is forced. Therefore the latch fails to load a $1$ and instead holds its previous state.\n\nThis matches the description: with $E$ low the latch holds state; with $E$ high it correctly loads a $0$ but cannot load a $1$, holding the prior state instead. Hence the correct option is D and all other options are inconsistent with the derived behavior.", "answer": "$$\\boxed{D}$$", "id": "1968091"}]}