<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_D59E2264-9D63-47C4-B628-0EBD37822D90"><title>DP AUX Dual Mode Protection Circuit</title><body><section id="SECTION_3BD22A2B-EC27-4DBE-8EF3-9DCFA0ECB5E4"><fig id="FIG_dp_aux_dual_mode_protection_circuit_1"><title>DP AUX Dual Mode Protection Circuit</title><image href="FIG_dp aux dual mode protection circuit_1.png" scalefit="yes" id="IMG_dp_aux_dual_mode_protection_circuit_1_png" /></fig><table id="TABLE_3BD22A2B-EC27-4DBE-8EF3-9DCFA0ECB5E4_1"><title>DP AUX Dual Mode Protection Circuit Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Power rails</p></entry><entry><p>Power rails which will turn off in S3-S5 sleep states.</p></entry></row><row><entry><p>Inverter voltage rails</p></entry><entry><p>Powered from suspend rails.</p></entry></row><row><entry><p>VCC-A</p></entry><entry><p>1.8 V</p></entry></row><row><entry><p>VCC-C</p></entry><entry><p>3.3 V</p></entry></row><row><entry><p>U1</p></entry><entry><p>I2C Voltage Level Translator, TCA9406 or equivalent.</p></entry></row><row><entry><p>Pass gate FET</p></entry><entry><p>Ensure the body diode of the FETs are connected as shown in the figure.</p></entry></row><row><entry><p>Pass gate FET alternative</p></entry><entry><p>Devices such as a TTL compatible FET multiplexer/ demultiplexer.</p></entry></row><row><entry><p>R1 resistor</p></entry><entry><p>Optional, 2.7 kΩ ± 5%.</p></entry></row><row><entry><p>Rterm</p></entry><entry><p>10 kΩ for TCA9406. Rterm value is part dependent.</p></entry></row><row><entry><p>R2 resistor value</p></entry><entry><p>2.7 kΩ ± 5%. This is with the assumption of Rterm = 10 kΩ for U1, to achieve 2.2 kΩ of effective parallel resistance.  </p></entry></row><row><entry><p>Effective parallel resistance of Rterm and R2</p></entry><entry><p>2.2 kΩ ± 10%.</p></entry></row><row><entry><p>Inverter leakage current</p></entry><entry><p>Minimize leakage current of inverter closest to DP connector to maintain input voltage level due to 1 Mohm pulldown resistor.</p></entry></row><row><entry><p>C1 cap value</p></entry><entry><p>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</p></entry></row><row><entry><p>Cs cap value</p></entry><entry><p>47 pF nominal.</p></entry></row><row><entry><p>Edge rate control</p></entry><entry><p>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification .</p></entry></row></tbody></tgroup></table></section></body></topic>