
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093470                       # Number of seconds simulated
sim_ticks                                 93470328573                       # Number of ticks simulated
final_tick                               606079531461                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171489                       # Simulator instruction rate (inst/s)
host_op_rate                                   214816                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1869685                       # Simulator tick rate (ticks/s)
host_mem_usage                               67336164                       # Number of bytes of host memory used
host_seconds                                 49992.55                       # Real time elapsed on the host
sim_insts                                  8573149281                       # Number of instructions simulated
sim_ops                                   10739187702                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2550656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2560512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1074048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1068544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       868864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1077504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       869248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1074560                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11185152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           41216                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4249472                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4249472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19927                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20004                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8391                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8348                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         6788                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         8418                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         6791                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8395                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 87384                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           33199                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                33199                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        56146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27288403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27393848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        56146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11490791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        54777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11431906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        54777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9295613                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        56146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     11527765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        52038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9299721                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        56146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11496269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               119665269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        56146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54777                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        56146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        54777                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        54777                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        56146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        52038                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        56146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             440953                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45463326                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45463326                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45463326                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        56146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27288403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27393848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        56146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11490791                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        54777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11431906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        54777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9295613                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        56146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     11527765                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        52038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9299721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        56146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11496269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              165128595                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               224149470                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17522084                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15810917                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       919388                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6621140                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6270341                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969532                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40737                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185729590                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110276449                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17522084                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7239873                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21807203                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2879497                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3987567                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10662009                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       924367                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    213461523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.934680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       191654320     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          779210      0.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1595262      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          662423      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3629282      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3221669      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          627033      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1307878      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9984446      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    213461523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078171                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491977                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184743318                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4985125                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21727869                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        68535                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1936670                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1537935                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          494                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129314850                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2724                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1936670                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184926966                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3460111                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       945964                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21621811                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       569995                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129248539                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          154                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        241222                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       208285                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2665                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151735650                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608815669                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608815669                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17012786                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15002                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7567                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1447739                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30508728                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15437094                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       139819                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       749059                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         128998968                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15047                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124103559                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62873                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9843681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23506081                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    213461523                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581386                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.379122                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169410699     79.36%     79.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13151086      6.16%     85.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10840742      5.08%     90.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4679057      2.19%     92.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5933925      2.78%     95.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5758377      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3268670      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       257523      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161444      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    213461523                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314344     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2452418     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        71033      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77844776     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1084374      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29763095     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15403882     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124103559                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553664                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2837795                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022866                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    464569309                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138860842                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123049495                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126941354                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223970                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1160685                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          489                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3155                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        91758                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        11006                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1936670                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3142125                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159029                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129014090                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1284                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30508728                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15437094                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7569                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        108991                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           67                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3155                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       537441                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541176                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1078617                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123235865                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29661768                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       867694                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   75                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45064371                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16146009                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402603                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.549793                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123053476                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123049495                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66449564                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        130905497                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548962                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507615                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11510534                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       939558                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    211524853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.555568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.379442                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    168940514     79.87%     79.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15514799      7.33%     87.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7290255      3.45%     90.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7214415      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1959060      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8398076      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626785      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457108      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1123841      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    211524853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1123841                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           339427615                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          259990680                       # The number of ROB writes
system.switch_cpus0.timesIdled                4078300                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               10687947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.241495                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.241495                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.446131                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.446131                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609282078                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142885433                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154023005                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus1.numCycles               224149470                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        17506404                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15796045                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       923904                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      6713540                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         6271799                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          969370                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        40940                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    185707202                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             110158147                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           17506404                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      7241169                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21789540                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        2882581                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3983001                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10663826                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       928767                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    213415347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.933800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       191625807     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          778970      0.37%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1593403      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          663765      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3626352      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3222031      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          631652      0.30%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1305292      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9968075      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    213415347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078101                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491450                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       184722061                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4979514                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21710185                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        68469                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       1935112                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1537148                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          493                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     129182927                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2733                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       1935112                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       184905616                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3453235                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       945553                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21604022                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       571803                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     129116522                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          123                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        241289                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       208434                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4154                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    151590679                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    608182622                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    608182622                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    134597241                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        16993438                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        14998                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         7567                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1448477                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     30484659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     15421997                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       139329                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       748213                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         128866693                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        15044                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        124005847                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        63474                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      9799232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     23325865                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           77                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    213415347                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581054                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378643                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169381855     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     13160403      6.17%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10836406      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      4674394      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5925802      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5752247      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3265630      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       257653      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       160957      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    213415347                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         314044     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2449903     86.42%     97.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        71067      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     77792524     62.73%     62.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1081409      0.87%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7426      0.01%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     29736152     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     15388336     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     124005847                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553228                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            2835014                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022862                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    464325529                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    138684135                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    122950026                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126840861                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       222383                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1166133                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          487                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3173                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        91976                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        10996                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       1935112                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3136303                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       158765                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    128881818                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1356                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     30484659                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     15421997                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7572                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        108752                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           99                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3173                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       541012                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       541057                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1082069                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    123136093                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     29633942                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       869754                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            45020871                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16132540                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          15386929                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549348                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             122954009                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            122950026                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         66395190                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        130792615                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.548518                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507637                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99904646                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117404647                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     11490359                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        14967                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       944176                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    211480235                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.555157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    168931103     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15505208      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7285947      3.45%     90.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      7204825      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      1958194      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      8389812      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       626563      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       456808      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1121775      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    211480235                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99904646                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117404647                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              44648547                       # Number of memory references committed
system.switch_cpus1.commit.loads             29318526                       # Number of loads committed
system.switch_cpus1.commit.membars               7472                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15504102                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104400761                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1137214                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1121775                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           339253167                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          259725318                       # The number of ROB writes
system.switch_cpus1.timesIdled                4080531                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               10734123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99904646                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117404647                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99904646                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.243634                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.243634                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.445705                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.445705                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       608786674                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      142782579                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153862480                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         14944                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus2.numCycles               224149470                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18582978                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15206421                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1812552                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7654120                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7311532                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1916196                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        82232                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    178793655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             103927606                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18582978                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9227728                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21690695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4954444                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3752790                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10939130                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1814627                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    207355446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       185664751     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1011865      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1605207      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2172907      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2237083      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1891995      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1062538      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1572586      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10136514      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    207355446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082904                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463653                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       176975078                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5586753                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21651841                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23826                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3117945                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3057851                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          364                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     127528559                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1909                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3117945                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       177463004                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1186879                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3285842                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21193878                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1107895                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     127483525                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        149362                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       484040                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    177864956                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    593093547                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    593093547                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154150919                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        23714019                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31542                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16389                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3302791                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     11933167                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6464740                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        75501                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1552627                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         127326355                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31645                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        120875045                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16518                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     14143557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     33909517                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1084                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    207355446                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582936                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273588                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    156203712     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21036027     10.14%     85.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10650222      5.14%     90.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8037303      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6320298      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2560224      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1599524      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       837879      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       110257      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    207355446                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          23246     11.51%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         75638     37.45%     48.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       103071     51.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    101662035     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1806552      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15151      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10946625      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6444682      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     120875045                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.539261                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             201955                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001671                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    449324004                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    141502044                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    119070974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     121077000                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       245108                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1919174                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          491                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        94243                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3117945                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         938562                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       106729                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    127358133                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        45464                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     11933167                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6464740                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16391                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         90316                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          491                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1051057                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1023195                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2074252                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    119217018                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10302555                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1658022                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  133                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            16746981                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16937793                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6444426                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531864                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             119071179                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            119070974                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68360529                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        184232180                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.531212                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371056                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     89859672                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    110570982                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     16787174                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        30561                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1835453                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    204237501                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541384                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.390249                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    158874628     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22491933     11.01%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8487057      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4045952      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3418481      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1955054      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1711018      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       775247      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2478131      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    204237501                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     89859672                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     110570982                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16384487                       # Number of memory references committed
system.switch_cpus2.commit.loads             10013990                       # Number of loads committed
system.switch_cpus2.commit.membars              15246                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15944389                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         99623192                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2276883                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2478131                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           329116902                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          257834321                       # The number of ROB writes
system.switch_cpus2.timesIdled                2707179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16794024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           89859672                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            110570982                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     89859672                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.494439                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.494439                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400892                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400892                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       536552613                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      165857485                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      118214293                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         30534                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus3.numCycles               224149470                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18581054                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15202174                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1810450                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7651834                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7309510                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1920455                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        82650                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    178849514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             103919813                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18581054                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9229965                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             21683245                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        4942027                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3750870                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         10938727                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1812427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    207391598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.958423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       185708353     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1005438      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1600747      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2175652      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2234796      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1896079      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1066084      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1577345      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10127104      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    207391598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082896                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463618                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       177034671                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5581004                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         21645019                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23295                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3107606                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3059862                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          365                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     127513065                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1932                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3107606                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       177516429                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1191976                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3277081                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         21192749                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1105754                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     127473564                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        149490                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       482945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    177869363                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    593031254                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    593031254                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    154269100                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        23600259                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        31656                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        16490                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3291893                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     11923177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6468271                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        76497                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1552771                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         127334299                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        31767                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        120937769                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        16579                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     14051243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     33641042                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1181                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    207391598                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.583137                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273828                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    156214987     75.32%     75.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21048051     10.15%     85.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10652144      5.14%     90.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8041271      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6323837      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2562857      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1598626      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       838372      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       111453      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    207391598                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23399     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         73653     36.82%     48.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       102993     51.48%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    101710827     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1808020      1.50%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15163      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     10955373      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6448386      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     120937769                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.539541                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             200045                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001654                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    449483760                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    141417802                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    119138302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     121137814                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       247344                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1901507                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          496                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        92888                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3107606                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         943000                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       106631                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    127366198                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     11923177                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6468271                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        16493                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         90223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          496                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1051912                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1019177                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2071089                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    119282440                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10309603                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1655329                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            16757737                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16949061                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6448134                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.532156                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             119138523                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            119138302                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         68387380                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        184270133                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.531513                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371126                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     89928585                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    110655772                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     16710445                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30586                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1833363                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    204283992                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541676                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.390531                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    158886676     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22505955     11.02%     88.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8493594      4.16%     92.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4055397      1.99%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3417813      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1958587      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1710159      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       775191      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2480620      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    204283992                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     89928585                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     110655772                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16397053                       # Number of memory references committed
system.switch_cpus3.commit.loads             10021670                       # Number of loads committed
system.switch_cpus3.commit.membars              15258                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15956629                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         99699587                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2278633                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2480620                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           329168965                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          257840090                       # The number of ROB writes
system.switch_cpus3.timesIdled                2705364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               16757872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           89928585                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            110655772                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     89928585                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.492527                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.492527                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.401199                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.401199                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       536862651                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      165951920                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      118217391                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30560                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus4.numCycles               224149470                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20376556                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16966422                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1852271                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7784412                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7456251                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2192435                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        86356                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    177329902                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             111782598                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20376556                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9648686                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             23300068                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5152388                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5528122                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11011442                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1770739                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    209441409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.655877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.031501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       186141341     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1428920      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1801644      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2868115      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1203483      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1545922      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1801916      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          824368      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11825700      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    209441409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090906                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498697                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       176287324                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6671017                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23189486                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        10773                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3282801                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3100760                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          517                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     136629550                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2496                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3282801                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       176465739                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         568247                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      5605198                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23021840                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       497577                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     135788611                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          123                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         71821                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       347008                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    189661665                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    631460454                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    631460454                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    158772110                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30889555                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        32851                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        17104                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1746800                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12705993                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6649388                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        74381                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1504915                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         132576406                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        32968                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        127221666                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       126202                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16031725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     32572393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1209                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    209441409                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607433                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.328136                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    155530525     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     24592330     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     10051990      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5634177      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7630417      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2349527      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2311577      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1242868      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        97998      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    209441409                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         876843     79.08%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        118468     10.68%     89.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       113429     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    107182056     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1739582      1.37%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15746      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11655214      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6629068      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     127221666                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.567575                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1108740                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008715                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    465119683                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    148641724                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    123915317                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     128330406                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        94194                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2386820                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          627                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        91903                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3282801                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         432339                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        54450                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    132609380                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       104343                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12705993                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6649388                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        17105                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         47522                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          627                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1098329                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1040105                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2138434                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    125008674                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11466989                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2212992                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18095573                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17679236                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6628584                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.557702                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             123915643                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            123915317                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         74240643                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        199421680                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.552824                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372280                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     92370342                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    113821507                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18788407                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        31759                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1868097                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    206158608                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.552106                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.372547                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    157983923     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     24414039     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8865100      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4416390      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4039054      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1697220      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1679055      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       799164      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2264663      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    206158608                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     92370342                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     113821507                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              16876658                       # Number of memory references committed
system.switch_cpus4.commit.loads             10319173                       # Number of loads committed
system.switch_cpus4.commit.membars              15844                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16497825                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        102476750                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2350432                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2264663                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           336503222                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          268502644                       # The number of ROB writes
system.switch_cpus4.timesIdled                2689382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               14708061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           92370342                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            113821507                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     92370342                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.426639                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.426639                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.412093                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.412093                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       562498415                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      173153702                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      126372673                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         31732                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus5.numCycles               224149470                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18582965                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15203898                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1810177                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7649420                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7310398                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1918813                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        82539                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    178822336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             103931987                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18582965                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9229211                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             21689608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4944692                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3748274                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         10938410                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1812328                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    207371126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.958672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       185681518     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1009010      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1602795      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2175868      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2236114      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1895051      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1063119      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1574165      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10133486      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    207371126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082904                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463673                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       177007170                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5578728                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         21651134                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        23544                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3110547                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3060088                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          363                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     127532374                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1909                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3110547                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       177490495                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1187924                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3280211                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21197492                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1104454                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     127490155                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          157                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        149485                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       482198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    177886448                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    593117173                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    593117173                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    154231842                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        23654563                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        31546                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        16384                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          3288875                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     11929484                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6467688                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        76119                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1556851                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         127342443                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        31657                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        120919097                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        16472                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     14094734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     33776413                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1080                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    207371126                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.583105                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273680                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    156200844     75.32%     75.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     21041899     10.15%     85.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10651151      5.14%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8046505      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6323860      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2560045      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1598319      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       838222      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       110281      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    207371126                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          23266     11.57%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         74690     37.15%     48.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       103082     51.27%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    101695268     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1807880      1.50%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        15159      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     10952917      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6447873      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     120919097                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.539457                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             201038                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    449426829                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    141469328                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    119117813                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     121120135                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       247900                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1910242                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          499                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        93845                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3110547                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         938984                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       106704                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    127374234                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        23662                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     11929484                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6467688                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        16387                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         90184                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          499                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1050812                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1020295                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2071107                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    119262478                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     10307049                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1656618                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            16754664                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16945865                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6447615                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.532067                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             119118052                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            119117813                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         68379514                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        184262813                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.531421                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371098                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     89906857                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    110629034                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     16745208                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        30577                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1833087                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    204260579                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.541607                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.390475                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    158874146     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     22501323     11.02%     88.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8492004      4.16%     92.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4052372      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3418570      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1955947      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1711031      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       775102      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2480084      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    204260579                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     89906857                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     110629034                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              16393082                       # Number of memory references committed
system.switch_cpus5.commit.loads             10019239                       # Number of loads committed
system.switch_cpus5.commit.membars              15254                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15952755                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         99675502                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2278080                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2480084                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           329154113                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          257859115                       # The number of ROB writes
system.switch_cpus5.timesIdled                2705394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               16778344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           89906857                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            110629034                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     89906857                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.493130                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.493130                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.401102                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.401102                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       536762447                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      165925868                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      118226542                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         30550                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus6.numCycles               224149470                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20375976                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16965975                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1852232                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7747651                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7450168                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2191743                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        86011                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    177331011                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             111794059                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20375976                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9641911                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             23299758                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5152811                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5531686                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11011410                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1770602                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    209446250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.655927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.031592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       186146492     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1427099      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1798100      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2870480      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1206785      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1543662      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1801635      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          824488      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11827509      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    209446250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090904                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498748                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       176287996                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6675256                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23188855                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        10859                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3283276                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3100568                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          519                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     136641584                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2500                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3283276                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       176466328                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         569322                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      5608781                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23021495                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       497041                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     135799630                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          128                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         71709                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       346886                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    189677861                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    631503716                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    631503716                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    158756966                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30920864                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        32890                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        17144                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1742567                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12707236                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6649352                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        74838                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1509789                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         132584196                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        33009                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        127217755                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       127662                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16041176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     32625256                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1250                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    209446250                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.607400                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.328094                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    155535614     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     24594137     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     10050919      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5634073      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7627423      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2352398      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2311882      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1241845      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        97959      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    209446250                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         877649     79.08%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        118769     10.70%     89.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       113375     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    107178807     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1739257      1.37%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15744      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11654798      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6629149      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     127217755                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.567558                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1109793                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008724                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    465119214                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    148658994                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    123912530                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     128327548                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        94310                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2389002                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          616                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        92477                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3283276                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         433063                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        54786                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    132617212                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       104925                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12707236                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6649352                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        17144                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         47794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           52                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          616                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1098259                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1039815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2138074                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    125005605                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11466313                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2212149                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18094860                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17678909                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6628547                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.557689                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             123912949                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            123912530                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74235734                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        199410748                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552812                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372275                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     92361570                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    113810740                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18806961                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        31759                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1868046                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    206162974                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.552043                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.372444                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    157989314     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     24414944     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8866551      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4415329      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4037981      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1696038      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1679275      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       799393      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2264149      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    206162974                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     92361570                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     113810740                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              16875106                       # Number of memory references committed
system.switch_cpus6.commit.loads             10318231                       # Number of loads committed
system.switch_cpus6.commit.membars              15844                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16496271                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        102467071                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2350219                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2264149                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           336515889                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          268518716                       # The number of ROB writes
system.switch_cpus6.timesIdled                2689378                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               14703220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           92361570                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            113810740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     92361570                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.426869                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.426869                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.412053                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.412053                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       562480423                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      173150259                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      126384026                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         31732                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus7.numCycles               224149470                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18581538                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15204180                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1810784                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7659998                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7311872                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1919098                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        82622                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    178815591                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             103921069                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18581538                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9230970                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             21688206                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        4945909                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3758826                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         10938465                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1812941                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    207374140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       185685934     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1010411      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1605397      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2173054      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2236112      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1893093      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1064234      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1573815      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10132090      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    207374140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082898                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463624                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       176998817                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5590823                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         21649766                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        23573                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3111158                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3058551                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     127514262                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1887                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3111158                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       177485059                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1195589                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3281692                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21193265                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1107374                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     127470574                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          151                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        149908                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       483552                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    177856078                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    593032074                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    593032074                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    154215727                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        23640351                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        31529                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        16368                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3298320                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     11925597                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6466848                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        76271                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1550818                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         127318910                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        31642                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        120902049                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16537                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     14087734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     33743199                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1065                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    207374140                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.583014                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273695                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    156211157     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21043253     10.15%     85.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     10648828      5.14%     90.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8040129      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6321734      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2560531      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1599443      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       838016      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       111049      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    207374140                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          23092     11.48%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         74385     36.98%     48.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       103655     51.54%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    101681404     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1807320      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15158      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     10951157      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6447010      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     120902049                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.539381                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             201132                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    449395907                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    141438792                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    119099699                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     121103181                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       246753                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1907397                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          509                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        93649                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3111158                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         946568                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       106449                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    127350680                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        37148                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     11925597                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6466848                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        16371                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         90020                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          509                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1051985                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1020059                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2072044                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    119244627                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10304980                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1657422                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  128                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            16751732                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16942507                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6446752                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531987                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             119099919                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            119099699                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         68373200                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        184247356                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.531341                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371095                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     89897527                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    110617492                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     16733230                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        30577                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1833691                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    204262982                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.541544                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.390446                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    158884112     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22496510     11.01%     88.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8490236      4.16%     92.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4050932      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3418671      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1957604      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1709733      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       774860      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2480324      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    204262982                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     89897527                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     110617492                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16391399                       # Number of memory references committed
system.switch_cpus7.commit.loads             10018200                       # Number of loads committed
system.switch_cpus7.commit.membars              15254                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15951056                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         99665146                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2277844                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2480324                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           329132756                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          257812652                       # The number of ROB writes
system.switch_cpus7.timesIdled                2705798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               16775330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           89897527                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            110617492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     89897527                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.493389                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.493389                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.401061                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.401061                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       536688753                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      165900639                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      118212689                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         30550                       # number of misc regfile writes
system.l2.replacements                          87399                       # number of replacements
system.l2.tagsinuse                      32763.859097                       # Cycle average of tags in use
system.l2.total_refs                          2420471                       # Total number of references to valid blocks.
system.l2.sampled_refs                         120167                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.142560                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           249.646543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.575961                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5065.365939                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.141912                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5057.814651                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.943084                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2104.744684                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     11.391799                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2109.316261                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      9.847196                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1672.859215                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     10.719610                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2130.480494                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      9.600358                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1674.481959                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     12.001867                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2122.761124                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1917.062847                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1894.714935                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1208.616799                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1209.674544                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            918.548558                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1207.170889                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            936.982121                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1197.395747                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007619                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000353                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.154583                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000310                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.154352                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000334                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.064232                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000348                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.064371                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000301                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.051052                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000327                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.065017                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000293                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.051101                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000366                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.064782                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.058504                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.057822                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.036884                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.036916                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.028032                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.036840                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.028594                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.036542                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999874                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        51310                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        51140                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        27939                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        28012                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        25684                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        27939                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        25680                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        27957                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  265675                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            93339                       # number of Writeback hits
system.l2.Writeback_hits::total                 93339                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1056                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        51379                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        51209                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28078                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        28151                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        25869                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        28076                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        25865                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        28090                       # number of demand (read+write) hits
system.l2.demand_hits::total                   266731                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        51379                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        51209                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28078                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        28151                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        25869                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        28076                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        25865                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        28090                       # number of overall hits
system.l2.overall_hits::total                  266731                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        19927                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        20004                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8391                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         8348                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         6788                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         8418                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         6791                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         8395                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 87384                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        19927                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        20004                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8391                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         8348                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         6788                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         8418                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         6791                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         8395                       # number of demand (read+write) misses
system.l2.demand_misses::total                  87384                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        19927                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        20004                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8391                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         8348                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         6788                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         8418                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         6791                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         8395                       # number of overall misses
system.l2.overall_misses::total                 87384                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6218467                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3205073721                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5971912                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3214087791                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6389604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1361588240                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6126425                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1349019454                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6055717                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1101313343                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6483109                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1359313637                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5790660                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1102498492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6559661                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1359348170                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     14101838403                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6218467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3205073721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5971912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3214087791                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6389604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1361588240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6126425                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1349019454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6055717                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1101313343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6483109                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1359313637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5790660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1102498492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6559661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1359348170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14101838403                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6218467                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3205073721                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5971912                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3214087791                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6389604                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1361588240                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6126425                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1349019454                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6055717                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1101313343                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6483109                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1359313637                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5790660                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1102498492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6559661                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1359348170                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14101838403                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        71237                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36330                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        36360                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        32472                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        36357                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        32471                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        36352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              353059                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        93339                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             93339                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1056                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        71306                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71213                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36469                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        36499                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        32657                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        36494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        32656                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        36485                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               354115                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        71306                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71213                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36469                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        36499                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        32657                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        36494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        32656                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        36485                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              354115                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.279728                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.281176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.230966                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.229593                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.209042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.231537                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.209140                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.230936                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.247505                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.279458                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.280904                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.230086                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.228719                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.207857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.230668                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.207956                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.230095                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.246767                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.279458                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.280904                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.230086                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.228719                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.207857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.230668                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.207956                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.230095                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.246767                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151669.926829                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 160840.754805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149297.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 160672.255099                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst       155844                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 162267.696341                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153160.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 161597.922137                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151392.925000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 162244.157778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 158124.609756                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 161477.029817                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152385.789474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 162347.002209                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 159991.731707                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 161923.546158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 161377.808329                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151669.926829                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 160840.754805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149297.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 160672.255099                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst       155844                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 162267.696341                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153160.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 161597.922137                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151392.925000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 162244.157778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 158124.609756                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 161477.029817                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152385.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 162347.002209                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 159991.731707                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 161923.546158                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 161377.808329                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151669.926829                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 160840.754805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149297.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 160672.255099                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst       155844                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 162267.696341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153160.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 161597.922137                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151392.925000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 162244.157778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 158124.609756                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 161477.029817                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152385.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 162347.002209                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 159991.731707                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 161923.546158                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 161377.808329                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                33199                       # number of writebacks
system.l2.writebacks::total                     33199                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        19927                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        20004                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8391                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         8348                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         6788                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         8418                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         6791                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         8395                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            87384                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        19927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        20004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         8348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         6788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         8418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         6791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         8395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             87384                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        19927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        20004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         8348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         6788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         8418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         6791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         8395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            87384                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3832657                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2044774327                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3641946                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2049273213                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4002349                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    872853837                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3801860                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    862759098                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3725297                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    705984871                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      4100879                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    869039347                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3579590                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    706967606                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      4177563                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    870380021                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9012894461                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3832657                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2044774327                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3641946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2049273213                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4002349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    872853837                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3801860                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    862759098                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3725297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    705984871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      4100879                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    869039347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3579590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    706967606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      4177563                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    870380021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9012894461                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3832657                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2044774327                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3641946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2049273213                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4002349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    872853837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3801860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    862759098                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3725297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    705984871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      4100879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    869039347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3579590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    706967606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      4177563                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    870380021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9012894461                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279728                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.230966                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.229593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.209042                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.231537                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.209140                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.230936                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.247505                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.279458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.280904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.230086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.228719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.207857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.230668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.207956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.230095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.246767                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.279458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.280904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.230086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.228719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.207857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.230668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.207956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.230095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.246767                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93479.439024                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102613.254730                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91048.650000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102443.172016                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 97618.268293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 104022.623883                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95046.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 103349.197173                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93132.425000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 104004.842516                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 100021.439024                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 103235.845450                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94199.736842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104103.608600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 101891.780488                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 103678.382490                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 103141.243946                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93479.439024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 102613.254730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91048.650000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 102443.172016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 97618.268293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 104022.623883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95046.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 103349.197173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93132.425000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 104004.842516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 100021.439024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 103235.845450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94199.736842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 104103.608600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 101891.780488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 103678.382490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103141.243946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93479.439024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 102613.254730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91048.650000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 102443.172016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 97618.268293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 104022.623883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95046.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 103349.197173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93132.425000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 104004.842516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 100021.439024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 103235.845450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94199.736842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 104103.608600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 101891.780488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 103678.382490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103141.243946                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               580.789443                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010669844                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1727640.758974                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.759638                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.029805                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063717                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867035                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.930752                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10661954                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10661954                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10661954                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10661954                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10661954                       # number of overall hits
system.cpu0.icache.overall_hits::total       10661954                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8806369                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8806369                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8806369                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8806369                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8806369                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8806369                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10662009                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10662009                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10662009                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10662009                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10662009                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10662009                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160115.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160115.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160115.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160115.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160115.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160115.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7113987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7113987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7113987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7113987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7113987                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7113987                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 169380.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 169380.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 169380.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 169380.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 169380.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 169380.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 71306                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432112559                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 71562                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               6038.296289                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.876994                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.123006                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27998447                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27998447                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329921                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329921                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7487                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7487                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43328368                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43328368                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43328368                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43328368                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       248819                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       248819                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          230                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       249049                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        249049                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       249049                       # number of overall misses
system.cpu0.dcache.overall_misses::total       249049                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  26843468414                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  26843468414                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     20021284                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     20021284                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  26863489698                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  26863489698                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  26863489698                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  26863489698                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28247266                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28247266                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43577417                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43577417                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43577417                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43577417                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008809                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008809                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005715                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005715                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005715                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005715                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107883.515383                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107883.515383                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87049.060870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87049.060870                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107864.274492                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107864.274492                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107864.274492                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107864.274492                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22610                       # number of writebacks
system.cpu0.dcache.writebacks::total            22610                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       177582                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       177582                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          161                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       177743                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       177743                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       177743                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       177743                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        71237                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        71237                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        71306                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        71306                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        71306                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        71306                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6947207342                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6947207342                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4864927                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4864927                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6952072269                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6952072269                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6952072269                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6952072269                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001636                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001636                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001636                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001636                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97522.458020                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97522.458020                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 70506.188406                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70506.188406                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97496.315443                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97496.315443                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97496.315443                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97496.315443                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               578.773786                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010671661                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1730602.159247                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.642962                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   540.130824                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061928                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865594                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.927522                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10663771                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10663771                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10663771                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10663771                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10663771                       # number of overall hits
system.cpu1.icache.overall_hits::total       10663771                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8747149                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8747149                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8747149                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8747149                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8747149                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8747149                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10663826                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10663826                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10663826                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10663826                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10663826                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10663826                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 159039.072727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159039.072727                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 159039.072727                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159039.072727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 159039.072727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159039.072727                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6659327                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6659327                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6659327                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6659327                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6659327                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6659327                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162422.609756                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162422.609756                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162422.609756                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162422.609756                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162422.609756                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162422.609756                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71213                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               432072678                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71469                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               6045.595685                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.877604                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.122396                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437022                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562978                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     27973875                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27973875                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     15314624                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15314624                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7481                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7481                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7472                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7472                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     43288499                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43288499                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     43288499                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43288499                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       248164                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       248164                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          229                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          229                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       248393                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        248393                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       248393                       # number of overall misses
system.cpu1.dcache.overall_misses::total       248393                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26801636734                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26801636734                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     19759384                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     19759384                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26821396118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26821396118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26821396118                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26821396118                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     28222039                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     28222039                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     15314853                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15314853                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7472                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7472                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     43536892                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     43536892                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     43536892                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     43536892                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008793                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008793                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005705                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005705                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005705                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005705                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107999.696709                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107999.696709                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86285.519651                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86285.519651                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107979.677841                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107979.677841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107979.677841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107979.677841                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22453                       # number of writebacks
system.cpu1.dcache.writebacks::total            22453                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       177020                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       177020                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          160                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          160                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       177180                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       177180                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       177180                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       177180                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71144                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71144                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           69                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71213                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71213                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71213                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71213                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6941591364                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6941591364                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4815445                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4815445                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6946406809                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6946406809                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6946406809                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6946406809                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001636                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001636                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001636                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001636                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97571.001968                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97571.001968                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69789.057971                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69789.057971                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 97544.083370                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97544.083370                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 97544.083370                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97544.083370                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               517.062943                       # Cycle average of tags in use
system.cpu2.icache.total_refs               981389444                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1894574.216216                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.062943                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.067409                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.828627                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10939082                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10939082                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10939082                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10939082                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10939082                       # number of overall hits
system.cpu2.icache.overall_hits::total       10939082                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8605531                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8605531                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8605531                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8605531                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8605531                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8605531                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10939130                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10939130                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10939130                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10939130                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10939130                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10939130                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 179281.895833                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 179281.895833                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 179281.895833                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 179281.895833                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 179281.895833                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 179281.895833                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7631253                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7631253                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7631253                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7631253                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7631253                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7631253                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       177471                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       177471                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       177471                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       177471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       177471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       177471                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36469                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               160518701                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36725                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4370.829163                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.744399                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.255601                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.913064                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.086936                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7535448                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7535448                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6340395                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6340395                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16274                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16274                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15267                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15267                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     13875843                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13875843                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     13875843                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13875843                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       116623                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       116623                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          814                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          814                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       117437                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        117437                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       117437                       # number of overall misses
system.cpu2.dcache.overall_misses::total       117437                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13077696321                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13077696321                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     69346476                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     69346476                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13147042797                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13147042797                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13147042797                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13147042797                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7652071                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7652071                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6341209                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6341209                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15267                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15267                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     13993280                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     13993280                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     13993280                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     13993280                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015241                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015241                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008392                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008392                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008392                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008392                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112136.510988                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112136.510988                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85192.230958                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85192.230958                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111949.750053                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111949.750053                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111949.750053                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111949.750053                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7997                       # number of writebacks
system.cpu2.dcache.writebacks::total             7997                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80293                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80293                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          675                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          675                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80968                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80968                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80968                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80968                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36330                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36330                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          139                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36469                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36469                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36469                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36469                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3283134067                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3283134067                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9136643                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9136643                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3292270710                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3292270710                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3292270710                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3292270710                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004748                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004748                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002606                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002606                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002606                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002606                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90369.778888                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90369.778888                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65731.244604                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65731.244604                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90275.870191                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90275.870191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90275.870191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90275.870191                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.169340                       # Cycle average of tags in use
system.cpu3.icache.total_refs               981389041                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1898237.990329                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.169340                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.065977                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.827194                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     10938679                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10938679                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     10938679                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10938679                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     10938679                       # number of overall hits
system.cpu3.icache.overall_hits::total       10938679                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9345834                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9345834                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9345834                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9345834                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9345834                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9345834                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     10938727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10938727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     10938727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10938727                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     10938727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10938727                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 194704.875000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 194704.875000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 194704.875000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 194704.875000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 194704.875000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 194704.875000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      8233129                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      8233129                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      8233129                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      8233129                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      8233129                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      8233129                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 196026.880952                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 196026.880952                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 196026.880952                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 196026.880952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 196026.880952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 196026.880952                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 36499                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               160526319                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 36755                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4367.468889                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.742390                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.257610                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913056                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086944                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7538102                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7538102                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6345253                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6345253                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16367                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16367                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15280                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15280                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     13883355                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13883355                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     13883355                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13883355                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       116841                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       116841                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          818                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          818                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       117659                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        117659                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       117659                       # number of overall misses
system.cpu3.dcache.overall_misses::total       117659                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  13074670075                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  13074670075                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     69863373                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     69863373                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  13144533448                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  13144533448                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  13144533448                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  13144533448                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7654943                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7654943                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6346071                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6346071                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15280                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15280                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     14001014                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14001014                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     14001014                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14001014                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015263                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015263                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000129                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008404                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008404                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008404                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008404                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111901.387997                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111901.387997                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85407.546455                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85407.546455                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111717.195013                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111717.195013                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111717.195013                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111717.195013                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8000                       # number of writebacks
system.cpu3.dcache.writebacks::total             8000                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80481                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80481                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          679                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          679                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        81160                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        81160                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        81160                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        81160                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        36360                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        36360                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          139                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        36499                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        36499                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        36499                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        36499                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3274338050                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3274338050                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9162103                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9162103                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3283500153                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3283500153                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3283500153                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3283500153                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002607                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002607                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90053.301705                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90053.301705                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65914.410072                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65914.410072                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89961.372997                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89961.372997                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89961.372997                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89961.372997                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               496.085939                       # Cycle average of tags in use
system.cpu4.icache.total_refs               984594951                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1981076.360161                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    41.085939                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.065843                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.795010                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11011390                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11011390                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11011390                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11011390                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11011390                       # number of overall hits
system.cpu4.icache.overall_hits::total       11011390                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8223387                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8223387                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8223387                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8223387                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8223387                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8223387                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11011442                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11011442                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11011442                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11011442                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11011442                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11011442                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 158142.057692                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 158142.057692                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 158142.057692                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 158142.057692                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 158142.057692                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 158142.057692                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           42                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           42                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6710777                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6710777                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6710777                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6710777                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6710777                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6710777                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159780.404762                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159780.404762                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159780.404762                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159780.404762                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159780.404762                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159780.404762                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 32657                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158080814                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 32913                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4802.990125                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.246542                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.753458                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911119                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088881                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8780499                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8780499                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6523605                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6523605                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        16850                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        16850                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        15866                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        15866                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15304104                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15304104                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15304104                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15304104                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        83772                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        83772                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         1827                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1827                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        85599                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         85599                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        85599                       # number of overall misses
system.cpu4.dcache.overall_misses::total        85599                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   8198148475                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8198148475                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    121561783                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    121561783                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   8319710258                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   8319710258                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   8319710258                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   8319710258                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8864271                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8864271                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6525432                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6525432                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        16850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15866                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15866                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15389703                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15389703                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15389703                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15389703                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009451                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009451                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000280                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000280                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005562                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005562                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005562                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005562                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 97862.632801                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 97862.632801                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 66536.279693                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 66536.279693                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 97194.012290                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 97194.012290                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 97194.012290                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 97194.012290                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        72412                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 24137.333333                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8213                       # number of writebacks
system.cpu4.dcache.writebacks::total             8213                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        51300                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        51300                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         1642                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1642                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        52942                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        52942                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        52942                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        52942                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        32472                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        32472                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          185                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          185                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        32657                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        32657                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        32657                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        32657                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   2857530007                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   2857530007                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     13927997                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     13927997                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   2871458004                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   2871458004                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   2871458004                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   2871458004                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002122                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002122                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 87999.815441                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 87999.815441                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 75286.470270                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 75286.470270                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 87927.795082                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 87927.795082                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 87927.795082                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 87927.795082                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               516.953606                       # Cycle average of tags in use
system.cpu5.icache.total_refs               981388726                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1894572.830116                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    41.953606                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.067233                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.828451                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     10938364                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10938364                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     10938364                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10938364                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     10938364                       # number of overall hits
system.cpu5.icache.overall_hits::total       10938364                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           46                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           46                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           46                       # number of overall misses
system.cpu5.icache.overall_misses::total           46                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8648788                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8648788                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8648788                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8648788                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8648788                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8648788                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     10938410                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10938410                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     10938410                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10938410                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     10938410                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10938410                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 188017.130435                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 188017.130435                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 188017.130435                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 188017.130435                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 188017.130435                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 188017.130435                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            3                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            3                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7839879                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7839879                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7839879                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7839879                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7839879                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7839879                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 182322.767442                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 182322.767442                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 182322.767442                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 182322.767442                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 182322.767442                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 182322.767442                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 36494                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               160522385                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 36750                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4367.956054                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.742389                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.257611                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.913056                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.086944                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      7535786                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7535786                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6343736                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6343736                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        16271                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        16271                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15275                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15275                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     13879522                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        13879522                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     13879522                       # number of overall hits
system.cpu5.dcache.overall_hits::total       13879522                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       116723                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       116723                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          804                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          804                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       117527                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        117527                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       117527                       # number of overall misses
system.cpu5.dcache.overall_misses::total       117527                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  13075652280                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  13075652280                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     68167992                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     68167992                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  13143820272                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  13143820272                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  13143820272                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  13143820272                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      7652509                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7652509                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6344540                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6344540                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        16271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        16271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15275                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15275                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     13997049                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     13997049                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     13997049                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     13997049                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015253                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015253                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000127                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008397                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008397                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008397                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008397                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112022.928472                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112022.928472                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84786.059701                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84786.059701                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 111836.601564                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 111836.601564                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 111836.601564                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 111836.601564                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7930                       # number of writebacks
system.cpu5.dcache.writebacks::total             7930                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        80366                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        80366                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          667                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          667                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        81033                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        81033                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        81033                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        81033                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        36357                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        36357                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          137                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        36494                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        36494                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        36494                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        36494                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3280700560                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3280700560                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8942900                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8942900                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3289643460                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3289643460                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3289643460                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3289643460                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002607                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002607                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90235.733421                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 90235.733421                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65276.642336                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65276.642336                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 90142.035951                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 90142.035951                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 90142.035951                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 90142.035951                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               494.359446                       # Cycle average of tags in use
system.cpu6.icache.total_refs               984594918                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1989080.642424                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.359446                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.063076                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.792243                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11011357                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11011357                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11011357                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11011357                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11011357                       # number of overall hits
system.cpu6.icache.overall_hits::total       11011357                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8349134                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8349134                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8349134                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8349134                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8349134                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8349134                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11011410                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11011410                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11011410                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11011410                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11011410                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11011410                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 157530.830189                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 157530.830189                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 157530.830189                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 157530.830189                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 157530.830189                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 157530.830189                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6472921                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6472921                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6472921                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6472921                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6472921                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6472921                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161823.025000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161823.025000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161823.025000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161823.025000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161823.025000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161823.025000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 32656                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158079640                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 32912                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4803.100389                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.250805                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.749195                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911136                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088864                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8779910                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8779910                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6522982                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6522982                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        16888                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        16888                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15866                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15866                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15302892                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15302892                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15302892                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15302892                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        83780                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        83780                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         1842                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1842                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        85622                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         85622                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        85622                       # number of overall misses
system.cpu6.dcache.overall_misses::total        85622                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   8209316799                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   8209316799                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    120860353                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    120860353                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   8330177152                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   8330177152                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   8330177152                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   8330177152                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8863690                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8863690                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6524824                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6524824                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        16888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        16888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15866                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15866                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15388514                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15388514                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15388514                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15388514                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009452                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009452                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000282                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000282                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005564                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005564                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005564                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005564                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 97986.593447                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 97986.593447                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 65613.655266                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 65613.655266                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 97290.149167                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97290.149167                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 97290.149167                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97290.149167                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       105200                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets        21040                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8068                       # number of writebacks
system.cpu6.dcache.writebacks::total             8068                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        51309                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        51309                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1657                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1657                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        52966                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        52966                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        52966                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        52966                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        32471                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        32471                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          185                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          185                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        32656                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        32656                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        32656                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        32656                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   2857003196                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   2857003196                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     13774762                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     13774762                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   2870777958                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   2870777958                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   2870777958                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   2870777958                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002122                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002122                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87986.301500                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87986.301500                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 74458.172973                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 74458.172973                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87909.663094                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87909.663094                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87909.663094                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87909.663094                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.977450                       # Cycle average of tags in use
system.cpu7.icache.total_refs               981388774                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1894572.922780                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.977450                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067272                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828490                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     10938412                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10938412                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     10938412                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10938412                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     10938412                       # number of overall hits
system.cpu7.icache.overall_hits::total       10938412                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     10311344                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     10311344                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     10311344                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     10311344                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     10311344                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     10311344                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     10938465                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10938465                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     10938465                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10938465                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     10938465                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10938465                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 194553.660377                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 194553.660377                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 194553.660377                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 194553.660377                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 194553.660377                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 194553.660377                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      8672529                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      8672529                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      8672529                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      8672529                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      8672529                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      8672529                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 201686.720930                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 201686.720930                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 201686.720930                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 201686.720930                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 201686.720930                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 201686.720930                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 36485                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               160521052                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 36741                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4368.989739                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.741827                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.258173                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.913054                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.086946                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7535084                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7535084                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6343127                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6343127                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        16249                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        16249                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15275                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15275                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     13878211                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        13878211                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     13878211                       # number of overall hits
system.cpu7.dcache.overall_hits::total       13878211                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       116811                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       116811                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          770                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          770                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       117581                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        117581                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       117581                       # number of overall misses
system.cpu7.dcache.overall_misses::total       117581                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  13099419997                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  13099419997                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     66762979                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     66762979                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  13166182976                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  13166182976                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  13166182976                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  13166182976                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7651895                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7651895                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6343897                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6343897                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        16249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        16249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15275                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15275                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     13995792                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     13995792                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     13995792                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     13995792                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015266                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015266                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000121                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008401                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008401                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008401                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008401                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112142.007148                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112142.007148                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 86705.167532                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 86705.167532                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 111975.429500                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 111975.429500                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 111975.429500                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 111975.429500                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8068                       # number of writebacks
system.cpu7.dcache.writebacks::total             8068                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        80459                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        80459                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          637                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          637                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        81096                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        81096                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        81096                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        81096                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        36352                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        36352                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          133                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        36485                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        36485                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        36485                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        36485                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3283446928                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3283446928                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8904986                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8904986                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3292351914                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3292351914                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3292351914                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3292351914                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002607                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002607                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90323.694102                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 90323.694102                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66954.781955                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66954.781955                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 90238.506619                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 90238.506619                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 90238.506619                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 90238.506619                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
