============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 27 2019  07:11:46 pm
  Module:                 AddShift
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                      launch                                   0 R 
(AddShift.sdc_line_11_17_1)      ext delay                     +100     100 F 
InputVector[2]                   in port         9 127.6    0    +0     100 F 
ADDER/A14[3] 
  g8468__1377/A                                                  +0     100   
  g8468__1377/Z                  XOR2_C          2  31.9  172  +143     243 F 
  g8382__6789/B                                                  +0     243   
  g8382__6789/Z                  XOR2_C          5  77.1  371  +264     507 F 
  g8306__3377/A                                                  +0     507   
  g8306__3377/Z                  NAND2_F         2  36.4  186  +146     653 R 
  g8223__3457/B                                                  +0     653   
  g8223__3457/Z                  XNOR2_C         2  35.2  284  +163     816 F 
  g8119__1297/B                                                  +0     816   
  g8119__1297/Z                  XOR2_C          2  32.6  286  +214    1030 R 
  g8058__3779/B                                                  +0    1030   
  g8058__3779/Z                  XNOR2_C         1  20.6  204  +157    1187 R 
  g8528__7765/B                                                  +0    1187   
  g8528__7765/Z                  XNOR2_C         1  20.9  165  +132    1320 F 
  CPA_1_g1451__1122/A                                            +0    1320   
  CPA_1_g1451__1122/COUT         ADDF_E          1  19.5  138  +253    1573 F 
  CPA_1_g1450__2001/CIN                                          +0    1573   
  CPA_1_g1450__2001/COUT         ADDF_E          1  19.5  136  +152    1724 F 
  CPA_1_g1449__5927/CIN                                          +0    1724   
  CPA_1_g1449__5927/COUT         ADDF_E          1  19.5  136  +151    1876 F 
  CPA_1_g1448__6789/CIN                                          +0    1876   
  CPA_1_g1448__6789/COUT         ADDF_E          1  19.5  140  +151    2027 F 
  CPA_1_g1447__1591/CIN                                          +0    2027   
  CPA_1_g1447__1591/COUT         ADDF_E          1  19.5  136  +152    2179 F 
  CPA_1_g1446__9719/CIN                                          +0    2179   
  CPA_1_g1446__9719/COUT         ADDF_E          1  19.5  139  +151    2330 F 
  CPA_1_g1445__3377/CIN                                          +0    2330   
  CPA_1_g1445__3377/COUT         ADDF_E          1  19.5  139  +152    2482 F 
  CPA_1_g1444__9867/CIN                                          +0    2482   
  CPA_1_g1444__9867/COUT         ADDF_E          1  19.5  139  +152    2634 F 
  CPA_1_g1443__7765/CIN                                          +0    2634   
  CPA_1_g1443__7765/COUT         ADDF_E          1  19.5  139  +152    2785 F 
  CPA_1_g1442__7547/CIN                                          +0    2785   
  CPA_1_g1442__7547/COUT         ADDF_E          1  19.5  139  +152    2937 F 
  CPA_1_g1441__2833/CIN                                          +0    2937   
  CPA_1_g1441__2833/COUT         ADDF_E          1  19.5  139  +152    3089 F 
  CPA_1_g1440__2006/CIN                                          +0    3089   
  CPA_1_g1440__2006/COUT         ADDF_E          1  19.5  139  +152    3241 F 
  CPA_1_g1439__1297/CIN                                          +0    3241   
  CPA_1_g1439__1297/COUT         ADDF_E          1  19.5  139  +152    3393 F 
  CPA_1_g1438__1237/CIN                                          +0    3393   
  CPA_1_g1438__1237/COUT         ADDF_E          1  19.5  139  +152    3544 F 
  CPA_1_g1437__2007/CIN                                          +0    3544   
  CPA_1_g1437__2007/COUT         ADDF_E          1  19.5  139  +152    3696 F 
  CPA_1_g1436__3779/CIN                                          +0    3696   
  CPA_1_g1436__3779/COUT         ADDF_E          1  19.5  139  +152    3848 F 
  CPA_1_g1435__4599/CIN                                          +0    3848   
  CPA_1_g1435__4599/COUT         ADDF_E          1  19.5  139  +152    4000 F 
  CPA_1_g1434__3717/CIN                                          +0    4000   
  CPA_1_g1434__3717/COUT         ADDF_E          1  19.5  137  +152    4152 F 
  CPA_1_g1433__1377/CIN                                          +0    4152   
  CPA_1_g1433__1377/COUT         ADDF_E          1  19.5  137  +151    4303 F 
  CPA_1_g1432__8867/CIN                                          +0    4303   
  CPA_1_g1432__8867/COUT         ADDF_E          1  19.5  139  +151    4454 F 
  CPA_1_g1431__7654/CIN                                          +0    4454   
  CPA_1_g1431__7654/COUT         ADDF_E          1  19.5  139  +152    4606 F 
  CPA_1_g1430__7557/CIN                                          +0    4606   
  CPA_1_g1430__7557/COUT         ADDF_E          1  19.5  139  +152    4758 F 
  CPA_1_g1429__7837/CIN                                          +0    4758   
  CPA_1_g1429__7837/COUT         ADDF_E          1  19.5  137  +152    4910 F 
  CPA_1_g1428__6179/CIN                                          +0    4910   
  CPA_1_g1428__6179/COUT         ADDF_E          1  19.5  139  +151    5061 F 
  CPA_1_g1427__1279/CIN                                          +0    5061   
  CPA_1_g1427__1279/COUT         ADDF_E          1  19.5  139  +152    5213 F 
  CPA_1_g1426__3457/CIN                                          +0    5213   
  CPA_1_g1426__3457/COUT         ADDF_E          1  19.5  139  +152    5365 F 
  CPA_1_g1425__9771/CIN                                          +0    5365   
  CPA_1_g1425__9771/COUT         ADDF_E          1  19.5  139  +152    5516 F 
  CPA_1_g1424__2005/CIN                                          +0    5516   
  CPA_1_g1424__2005/COUT         ADDF_E          1  19.5  139  +152    5668 F 
  CPA_1_g1423__1122/CIN                                          +0    5668   
  CPA_1_g1423__1122/COUT         ADDF_E          1  19.5  140  +152    5820 F 
  CPA_1_g1422__2001/CIN                                          +0    5820   
  CPA_1_g1422__2001/COUT         ADDF_E          1  19.5  140  +152    5972 F 
  CPA_1_g1421__5927/CIN                                          +0    5972   
  CPA_1_g1421__5927/COUT         ADDF_E          1  19.5  136  +152    6124 F 
  CPA_1_g1420__6789/CIN                                          +0    6124   
  CPA_1_g1420__6789/COUT         ADDF_E          1  19.5  140  +151    6275 F 
  CPA_1_g1419__1591/CIN                                          +0    6275   
  CPA_1_g1419__1591/COUT         ADDF_E          1  18.2  136  +149    6424 F 
  CPA_1_g1418__9719/B                                            +0    6424   
  CPA_1_g1418__9719/Z            XOR2_C          1   8.8  142  +113    6537 R 
ADDER/OutputVector[39] 
OutputVector[39]            <<<  out port                        +0    6537 R 
(AddShift.sdc_line_12)           ext delay                     +200    6737 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                              20000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   13263ps 
Start-point  : InputVector[2]
End-point    : OutputVector[39]
