{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748119199827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748119199827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 24 17:39:59 2025 " "Processing started: Sat May 24 17:39:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748119199827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119199827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M1 -c M1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off M1 -c M1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119199827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748119200093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748119200093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/m1t_soc/toplevel_m1t.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/m1t_soc/toplevel_m1t.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Toplevel_m1t " "Found entity 1: Toplevel_m1t" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/m1t_soc/memorycontroller_m1t.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/m1t_soc/memorycontroller_m1t.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryController_m1t " "Found entity 1: MemoryController_m1t" {  } { { "../../rtl/M1T_SOC/MemoryController_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/MemoryController_m1t.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/types_m1.sv 1 0 " "Found 1 design units, including 0 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/types_m1.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types_m1 (SystemVerilog) " "Found design unit 1: Types_m1 (SystemVerilog)" {  } { { "../../rtl/Core/Types_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Types_m1.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/core_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/core_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Core_m1 " "Found entity 1: Core_m1" {  } { { "../../rtl/Core/Core_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/writeback_stage/writebackstage_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/writeback_stage/writebackstage_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WritebackStage_m1 " "Found entity 1: WritebackStage_m1" {  } { { "../../rtl/Core/Writeback_stage/WritebackStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Writeback_stage/WritebackStage_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/execute_stage/multiplier_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/multiplier_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_m1 " "Found entity 1: Multiplier_m1" {  } { { "../../rtl/Core/Execute_stage/Multiplier_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Multiplier_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/execute_stage/lsu_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/lsu_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSU_m1 " "Found entity 1: LSU_m1" {  } { { "../../rtl/Core/Execute_stage/LSU_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/execute_stage/divider_m1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/divider_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divider_m1 " "Found entity 1: Divider_m1" {  } { { "../../rtl/Core/Execute_stage/Divider_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208413 ""} { "Info" "ISGN_ENTITY_NAME" "2 RDivIteration_m1 " "Found entity 2: RDivIteration_m1" {  } { { "../../rtl/Core/Execute_stage/Divider_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/execute_stage/branchunit_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/branchunit_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BranchUnit_m1 " "Found entity 1: BranchUnit_m1" {  } { { "../../rtl/Core/Execute_stage/BranchUnit_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/BranchUnit_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/execute_stage/alu_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/alu_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_m1 " "Found entity 1: ALU_m1" {  } { { "../../rtl/Core/Execute_stage/ALU_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/ALU_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/issue_stage/issuestage_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/issue_stage/issuestage_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IssueStage_m1 " "Found entity 1: IssueStage_m1" {  } { { "../../rtl/Core/Issue_stage/IssueStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Issue_stage/IssueStage_m1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/decode_stage/regfile_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/decode_stage/regfile_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_m1 " "Found entity 1: Regfile_m1" {  } { { "../../rtl/Core/Decode_stage/Regfile_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/Regfile_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/decode_stage/instdecoder_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/decode_stage/instdecoder_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstDecoder_m1 " "Found entity 1: InstDecoder_m1" {  } { { "../../rtl/Core/Decode_stage/InstDecoder_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/InstDecoder_m1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/decode_stage/decodestage_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/decode_stage/decodestage_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeStage_m1 " "Found entity 1: DecodeStage_m1" {  } { { "../../rtl/Core/Decode_stage/DecodeStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/DecodeStage_m1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/fetch_stage/fetchstage_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/fetch_stage/fetchstage_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchStage_m1 " "Found entity 1: FetchStage_m1" {  } { { "../../rtl/Core/Fetch_stage/FetchStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Fetch_stage/FetchStage_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_m1t.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_m1t.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_m1t " "Found entity 1: pll_m1t" {  } { { "pll_m1t.v" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel_m1t " "Elaborating entity \"Toplevel_m1t\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748119208472 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 2047 Toplevel_m1t.sv(39) " "Verilog HDL warning at Toplevel_m1t.sv(39): number of words (6) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 39 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1748119208481 "|Toplevel_m1t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Toplevel_m1t.sv(53) " "Verilog HDL assignment warning at Toplevel_m1t.sv(53): truncated value with size 32 to match size of target (20)" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748119208553 "|Toplevel_m1t"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "irom.data_a 0 Toplevel_m1t.sv(34) " "Net \"irom.data_a\" at Toplevel_m1t.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748119208569 "|Toplevel_m1t"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "irom.waddr_a 0 Toplevel_m1t.sv(34) " "Net \"irom.waddr_a\" at Toplevel_m1t.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748119208569 "|Toplevel_m1t"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "irom.we_a 0 Toplevel_m1t.sv(34) " "Net \"irom.we_a\" at Toplevel_m1t.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748119208569 "|Toplevel_m1t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_m1t pll_m1t:pll " "Elaborating entity \"pll_m1t\" for hierarchy \"pll_m1t:pll\"" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "pll" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_m1t:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_m1t:pll\|altpll:altpll_component\"" {  } { { "pll_m1t.v" "altpll_component" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_m1t:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_m1t:pll\|altpll:altpll_component\"" {  } { { "pll_m1t.v" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_m1t:pll\|altpll:altpll_component " "Instantiated megafunction \"pll_m1t:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 78125 " "Parameter \"clk0_divide_by\" = \"78125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_m1t " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_m1t\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119208618 ""}  } { { "pll_m1t.v" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748119208618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_m1t_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_m1t_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_m1t_altpll " "Found entity 1: pll_m1t_altpll" {  } { { "db/pll_m1t_altpll.v" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/pll_m1t_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119208660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119208660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_m1t_altpll pll_m1t:pll\|altpll:altpll_component\|pll_m1t_altpll:auto_generated " "Elaborating entity \"pll_m1t_altpll\" for hierarchy \"pll_m1t:pll\|altpll:altpll_component\|pll_m1t_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/heavy_programs/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Core_m1 Core_m1:Core " "Elaborating entity \"Core_m1\" for hierarchy \"Core_m1:Core\"" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "Core" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchStage_m1 Core_m1:Core\|FetchStage_m1:FetchStage " "Elaborating entity \"FetchStage_m1\" for hierarchy \"Core_m1:Core\|FetchStage_m1:FetchStage\"" {  } { { "../../rtl/Core/Core_m1.sv" "FetchStage" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 FetchStage_m1.sv(23) " "Verilog HDL assignment warning at FetchStage_m1.sv(23): truncated value with size 32 to match size of target (15)" {  } { { "../../rtl/Core/Fetch_stage/FetchStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Fetch_stage/FetchStage_m1.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748119208668 "|Toplevel_m1t|Core_m1:Core|FetchStage_m1:FetchStage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 FetchStage_m1.sv(31) " "Verilog HDL assignment warning at FetchStage_m1.sv(31): truncated value with size 32 to match size of target (15)" {  } { { "../../rtl/Core/Fetch_stage/FetchStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Fetch_stage/FetchStage_m1.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748119208668 "|Toplevel_m1t|Core_m1:Core|FetchStage_m1:FetchStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeStage_m1 Core_m1:Core\|DecodeStage_m1:DecodeStage " "Elaborating entity \"DecodeStage_m1\" for hierarchy \"Core_m1:Core\|DecodeStage_m1:DecodeStage\"" {  } { { "../../rtl/Core/Core_m1.sv" "DecodeStage" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DecodeStage_m1.sv(52) " "Verilog HDL assignment warning at DecodeStage_m1.sv(52): truncated value with size 32 to match size of target (15)" {  } { { "../../rtl/Core/Decode_stage/DecodeStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/DecodeStage_m1.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748119208670 "|Toplevel_m1t|Core_m1:Core|DecodeStage_m1:DecodeStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstDecoder_m1 Core_m1:Core\|DecodeStage_m1:DecodeStage\|InstDecoder_m1:InstructionDecoder " "Elaborating entity \"InstDecoder_m1\" for hierarchy \"Core_m1:Core\|DecodeStage_m1:DecodeStage\|InstDecoder_m1:InstructionDecoder\"" {  } { { "../../rtl/Core/Decode_stage/DecodeStage_m1.sv" "InstructionDecoder" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/DecodeStage_m1.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_m1 Core_m1:Core\|DecodeStage_m1:DecodeStage\|Regfile_m1:RegisterFile " "Elaborating entity \"Regfile_m1\" for hierarchy \"Core_m1:Core\|DecodeStage_m1:DecodeStage\|Regfile_m1:RegisterFile\"" {  } { { "../../rtl/Core/Decode_stage/DecodeStage_m1.sv" "RegisterFile" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/DecodeStage_m1.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IssueStage_m1 Core_m1:Core\|IssueStage_m1:IssueStage " "Elaborating entity \"IssueStage_m1\" for hierarchy \"Core_m1:Core\|IssueStage_m1:IssueStage\"" {  } { { "../../rtl/Core/Core_m1.sv" "IssueStage" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 IssueStage_m1.sv(54) " "Verilog HDL assignment warning at IssueStage_m1.sv(54): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/Core/Issue_stage/IssueStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Issue_stage/IssueStage_m1.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748119208679 "|Toplevel_m1t|Core_m1:Core|IssueStage_m1:IssueStage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IssueStage_m1.sv(73) " "Verilog HDL assignment warning at IssueStage_m1.sv(73): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/Core/Issue_stage/IssueStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Issue_stage/IssueStage_m1.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748119208679 "|Toplevel_m1t|Core_m1:Core|IssueStage_m1:IssueStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_m1 Core_m1:Core\|ALU_m1:ALU " "Elaborating entity \"ALU_m1\" for hierarchy \"Core_m1:Core\|ALU_m1:ALU\"" {  } { { "../../rtl/Core/Core_m1.sv" "ALU" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bitwise ALU_m1.sv(40) " "Verilog HDL or VHDL warning at ALU_m1.sv(40): object \"bitwise\" assigned a value but never read" {  } { { "../../rtl/Core/Execute_stage/ALU_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/ALU_m1.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748119208683 "|Toplevel_m1t|Core_m1:Core|ALU_m1:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALU_m1.sv(83) " "Verilog HDL assignment warning at ALU_m1.sv(83): truncated value with size 32 to match size of target (5)" {  } { { "../../rtl/Core/Execute_stage/ALU_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/ALU_m1.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748119208683 "|Toplevel_m1t|Core_m1:Core|ALU_m1:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_m1 Core_m1:Core\|Multiplier_m1:Multiplier " "Elaborating entity \"Multiplier_m1\" for hierarchy \"Core_m1:Core\|Multiplier_m1:Multiplier\"" {  } { { "../../rtl/Core/Core_m1.sv" "Multiplier" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider_m1 Core_m1:Core\|Divider_m1:Divider " "Elaborating entity \"Divider_m1\" for hierarchy \"Core_m1:Core\|Divider_m1:Divider\"" {  } { { "../../rtl/Core/Core_m1.sv" "Divider" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Divider_m1.sv(93) " "Verilog HDL assignment warning at Divider_m1.sv(93): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/Core/Execute_stage/Divider_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748119208689 "|Toplevel_m1t|Core_m1:Core|Divider_m1:Divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDivIteration_m1 Core_m1:Core\|Divider_m1:Divider\|RDivIteration_m1:iteration1 " "Elaborating entity \"RDivIteration_m1\" for hierarchy \"Core_m1:Core\|Divider_m1:Divider\|RDivIteration_m1:iteration1\"" {  } { { "../../rtl/Core/Execute_stage/Divider_m1.sv" "iteration1" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSU_m1 Core_m1:Core\|LSU_m1:LSU " "Elaborating entity \"LSU_m1\" for hierarchy \"Core_m1:Core\|LSU_m1:LSU\"" {  } { { "../../rtl/Core/Core_m1.sv" "LSU" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LSU_m1.sv(109) " "Verilog HDL assignment warning at LSU_m1.sv(109): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/Core/Execute_stage/LSU_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748119208694 "|Toplevel_m1t|Core_m1:Core|LSU_m1:LSU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LSU_m1.sv(112) " "Verilog HDL assignment warning at LSU_m1.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/Core/Execute_stage/LSU_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748119208694 "|Toplevel_m1t|Core_m1:Core|LSU_m1:LSU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchUnit_m1 Core_m1:Core\|BranchUnit_m1:BranchUnit " "Elaborating entity \"BranchUnit_m1\" for hierarchy \"Core_m1:Core\|BranchUnit_m1:BranchUnit\"" {  } { { "../../rtl/Core/Core_m1.sv" "BranchUnit" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 BranchUnit_m1.sv(28) " "Verilog HDL assignment warning at BranchUnit_m1.sv(28): truncated value with size 16 to match size of target (15)" {  } { { "../../rtl/Core/Execute_stage/BranchUnit_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/BranchUnit_m1.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748119208695 "|Toplevel_m1t|Core_m1:Core|BranchUnit_m1:BranchUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WritebackStage_m1 Core_m1:Core\|WritebackStage_m1:WritebackStage " "Elaborating entity \"WritebackStage_m1\" for hierarchy \"Core_m1:Core\|WritebackStage_m1:WritebackStage\"" {  } { { "../../rtl/Core/Core_m1.sv" "WritebackStage" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController_m1t MemoryController_m1t:MemoryController " "Elaborating entity \"MemoryController_m1t\" for hierarchy \"MemoryController_m1t:MemoryController\"" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "MemoryController" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119208701 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_m1t:pll\|altpll:altpll_component\|pll_m1t_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll_m1t:pll\|altpll:altpll_component\|pll_m1t_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_m1t_altpll.v" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/pll_m1t_altpll.v" 93 -1 0 } } { "altpll.tdf" "" { Text "e:/heavy_programs/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll_m1t.v" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v" 104 0 0 } } { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 29 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748119208895 "|Toplevel_m1t|pll_m1t:pll|altpll:altpll_component|pll_m1t_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1748119208895 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1748119208895 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MemoryController_m1t:MemoryController\|ram0_rtl_0 " "Inferred dual-clock RAM node \"MemoryController_m1t:MemoryController\|ram0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1748119209354 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MemoryController_m1t:MemoryController\|ram1_rtl_0 " "Inferred dual-clock RAM node \"MemoryController_m1t:MemoryController\|ram1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1748119209355 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Core_m1:Core\|LSU_m1:LSU\|lsq " "RAM logic \"Core_m1:Core\|LSU_m1:LSU\|lsq\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/Core/Execute_stage/LSU_m1.sv" "lsq" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv" 95 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1748119209355 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1748119209355 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "irom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"irom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/M1.ram0_Toplevel_m1t_8ae482b7.hdl.mif " "Parameter INIT_FILE set to db/M1.ram0_Toplevel_m1t_8ae482b7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryController_m1t:MemoryController\|ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryController_m1t:MemoryController\|ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryController_m1t:MemoryController\|ram1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryController_m1t:MemoryController\|ram1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748119210279 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1748119210279 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748119210279 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Core_m1:Core\|Multiplier_m1:Multiplier\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Core_m1:Core\|Multiplier_m1:Multiplier\|Mult0\"" {  } { { "../../rtl/Core/Execute_stage/Multiplier_m1.sv" "Mult0" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Multiplier_m1.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748119210282 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748119210282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:irom_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:irom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119210322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:irom_rtl_0 " "Instantiated megafunction \"altsyncram:irom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/M1.ram0_Toplevel_m1t_8ae482b7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/M1.ram0_Toplevel_m1t_8ae482b7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210323 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748119210323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ep71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ep71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ep71 " "Found entity 1: altsyncram_ep71" {  } { { "db/altsyncram_ep71.tdf" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/altsyncram_ep71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119210366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119210366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryController_m1t:MemoryController\|altsyncram:ram0_rtl_0 " "Elaborated megafunction instantiation \"MemoryController_m1t:MemoryController\|altsyncram:ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119210377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryController_m1t:MemoryController\|altsyncram:ram0_rtl_0 " "Instantiated megafunction \"MemoryController_m1t:MemoryController\|altsyncram:ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210377 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748119210377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvd1 " "Found entity 1: altsyncram_mvd1" {  } { { "db/altsyncram_mvd1.tdf" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/altsyncram_mvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119210416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119210416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Core_m1:Core\|Multiplier_m1:Multiplier\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Core_m1:Core\|Multiplier_m1:Multiplier\|lpm_mult:Mult0\"" {  } { { "../../rtl/Core/Execute_stage/Multiplier_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Multiplier_m1.sv" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119210440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Core_m1:Core\|Multiplier_m1:Multiplier\|lpm_mult:Mult0 " "Instantiated megafunction \"Core_m1:Core\|Multiplier_m1:Multiplier\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748119210440 ""}  } { { "../../rtl/Core/Execute_stage/Multiplier_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Multiplier_m1.sv" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748119210440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748119210477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119210477 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748119210775 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748119211877 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748119214402 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748119214789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748119214789 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tclk " "No output dependent on input pin \"tclk\"" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748119215002 "|Toplevel_m1t|tclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748119215002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2627 " "Implemented 2627 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748119215003 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748119215003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2582 " "Implemented 2582 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748119215003 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1748119215003 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1748119215003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748119215003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748119215040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 24 17:40:15 2025 " "Processing ended: Sat May 24 17:40:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748119215040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748119215040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748119215040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748119215040 ""}
