#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug 20 13:03:17 2024
# Process ID: 5648
# Current directory: E:/FYP/FPGA_XILINX/Multiplier_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17000 E:\FYP\FPGA_XILINX\Multiplier_IP\Multiplier_IP.xpr
# Log file: E:/FYP/FPGA_XILINX/Multiplier_IP/vivado.log
# Journal file: E:/FYP/FPGA_XILINX/Multiplier_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FYP/FPGA_XILINX/Multiplier_IP/Multiplier_IP.xpr
INFO: [Project 1-313] Project file moved from 'E:/FYP/FPGA_XILINX 2/Multiplier_IP' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 820.043 ; gain = 92.168
update_compile_order -fileset sources_1
open_bd_design {E:/FYP/FPGA_XILINX/Multiplier_IP/Multiplier_IP.srcs/sources_1/bd/Multi_Bit_Multiplier/Multi_Bit_Multiplier.bd}
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Successfully read diagram <Multi_Bit_Multiplier> from BD file <E:/FYP/FPGA_XILINX/Multiplier_IP/Multiplier_IP.srcs/sources_1/bd/Multi_Bit_Multiplier/Multi_Bit_Multiplier.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 922.508 ; gain = 85.793
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 20 13:04:49 2024...
