Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TopModuleTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TopModuleTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "TopModuleTB_time_impl.sdf", for root module "TopModuleTB/tb".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "TopModuleTB_time_impl.sdf", for root module "TopModuleTB/tb".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.Bin_7Segment_Display
Compiling module xil_defaultlib.BcdDisplay
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1010100010...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b011110111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b011000111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b011111101...
Compiling module xil_defaultlib.bram_blk_mem_gen_0_0
Compiling module xil_defaultlib.bram
Compiling module xil_defaultlib.bram_wrapper
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.CacheController
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.TopModuleTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopModuleTB_time_impl
