PCREPORT: module result__Chained__2__Chained registered for pc moduleId is 1
PCREPORT: PC is registered name: in type 1 moduleId 1 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 1 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 1 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 1 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 1 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 1 portId 0
PCREPORT: module result__Chained_1__Chained registered for pc moduleId is 2
PCREPORT: PC is registered name: in type 1 moduleId 2 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 2 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 2 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 2 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 2 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 2 portId 0
PCREPORT: module kd registered for pc moduleId is 3
PCREPORT: PC is registered name: in type 1 moduleId 3 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 3 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 3 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 3 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 3 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 3 portId 0
PCREPORT: module xx2__Replicated registered for pc moduleId is 4
PCREPORT: PC is registered name: in type 1 moduleId 4 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 4 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 4 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 4 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 4 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 4 portId 0
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 5
PCREPORT: PC is registered name: in type 1 moduleId 5 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 5 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 5 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 5 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 5 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 5 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 6
PCREPORT: PC is registered name: in type 1 moduleId 6 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 6 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 6 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 6 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 6 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 6 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 6 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 7
PCREPORT: PC is registered name: in type 1 moduleId 7 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 7 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 7 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 7 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 7 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 7 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 7 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 7 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 8
PCREPORT: PC is registered name: in type 1 moduleId 8 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 8 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 8 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 8 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 8 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 8 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 8 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 8 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 8 portId 0
PCREPORT: module ke registered for pc moduleId is 9
PCREPORT: PC is registered name: in type 1 moduleId 9 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 9 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 9 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 9 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 9 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 9 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 9 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 9 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 9 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 9 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 10
PCREPORT: PC is registered name: in type 1 moduleId 10 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 10 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 10 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 10 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 10 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 10 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 11
PCREPORT: PC is registered name: in type 1 moduleId 11 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 11 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 11 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 11 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 11 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 11 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 11 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 12
PCREPORT: PC is registered name: in type 1 moduleId 12 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 12 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 12 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 12 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 12 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 12 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 12 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 12 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 13
PCREPORT: PC is registered name: in type 1 moduleId 13 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 13 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 13 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 13 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 13 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 13 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 13 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 13 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 13 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 14
PCREPORT: PC is registered name: in type 1 moduleId 14 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 14 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 14 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 14 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 14 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 14 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 14 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 14 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 14 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 14 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 15
PCREPORT: PC is registered name: in type 1 moduleId 15 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 15 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 15 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 15 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 15 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 15 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 15 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 15 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 15 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 15 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 15 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 16
PCREPORT: PC is registered name: in type 1 moduleId 16 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 16 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 16 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 16 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 16 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 16 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 16 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 16 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 16 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 16 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 16 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 16 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 17
PCREPORT: PC is registered name: in type 1 moduleId 17 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 17 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 17 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 17 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 17 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 17 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 17 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 17 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 17 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 17 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 17 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 17 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 17 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 18
PCREPORT: PC is registered name: in type 1 moduleId 18 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 18 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 18 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 18 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 18 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 18 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 18 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 18 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 18 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 18 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 18 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 18 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 18 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 18 portId 0
PCREPORT: module xx1 registered for pc moduleId is 19
PCREPORT: PC is registered name: in type 1 moduleId 19 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 19 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 19 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 19 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 19 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 19 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 19 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 19 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 19 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 19 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 19 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 19 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 19 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 19 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 19 portId 0
PCREPORT: module sub1 registered for pc moduleId is 20
PCREPORT: PC is registered name: in type 1 moduleId 20 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 20 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 20 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 20 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 20 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 20 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 21
PCREPORT: PC is registered name: in type 1 moduleId 21 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 21 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 21 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 21 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 21 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 21 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 22
PCREPORT: PC is registered name: in type 1 moduleId 22 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 22 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 22 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 22 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 22 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 22 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 23
PCREPORT: PC is registered name: in type 1 moduleId 23 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 23 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 23 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 23 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 23 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 23 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 24
PCREPORT: PC is registered name: in type 1 moduleId 24 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 24 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 24 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 24 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 24 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 24 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 25
PCREPORT: PC is registered name: in type 1 moduleId 25 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 25 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 25 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 25 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 25 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 25 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 26
PCREPORT: PC is registered name: in type 1 moduleId 26 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 26 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 26 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 26 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 26 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 26 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 27
PCREPORT: PC is registered name: in type 1 moduleId 27 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 27 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 27 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 27 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 27 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 27 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 28
PCREPORT: PC is registered name: in type 1 moduleId 28 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 28 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 28 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 28 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 28 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 28 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 29
PCREPORT: PC is registered name: in type 1 moduleId 29 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 29 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 29 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 29 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 29 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 29 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 30
PCREPORT: PC is registered name: in type 1 moduleId 30 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 30 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 30 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 30 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 30 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 30 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 31
PCREPORT: PC is registered name: in type 1 moduleId 31 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 31 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 31 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 31 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 31 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 31 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 32
PCREPORT: PC is registered name: in type 1 moduleId 32 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 32 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 32 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 32 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 32 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 32 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 33
PCREPORT: PC is registered name: in type 1 moduleId 33 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 33 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 33 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 33 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 33 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 33 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 33 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 34
PCREPORT: PC is registered name: in type 1 moduleId 34 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 34 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 34 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 34 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 34 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 34 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 34 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 34 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 35
PCREPORT: PC is registered name: in type 1 moduleId 35 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 35 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 35 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 35 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 35 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 35 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 35 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 35 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 35 portId 0
PCREPORT: module ke registered for pc moduleId is 36
PCREPORT: PC is registered name: in type 1 moduleId 36 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 36 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 36 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 36 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 36 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 36 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 36 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 36 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 36 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 36 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 37
PCREPORT: PC is registered name: in type 1 moduleId 37 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 37 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 37 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 37 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 37 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 37 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 38
PCREPORT: PC is registered name: in type 1 moduleId 38 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 38 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 38 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 38 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 38 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 38 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 38 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 39
PCREPORT: PC is registered name: in type 1 moduleId 39 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 39 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 39 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 39 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 39 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 39 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 39 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 39 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 40
PCREPORT: PC is registered name: in type 1 moduleId 40 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 40 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 40 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 40 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 40 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 40 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 40 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 40 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 40 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 41
PCREPORT: PC is registered name: in type 1 moduleId 41 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 41 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 41 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 41 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 41 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 41 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 41 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 41 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 41 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 41 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 42
PCREPORT: PC is registered name: in type 1 moduleId 42 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 42 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 42 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 42 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 42 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 42 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 42 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 42 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 42 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 42 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 42 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 43
PCREPORT: PC is registered name: in type 1 moduleId 43 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 43 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 43 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 43 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 43 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 43 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 43 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 43 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 43 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 43 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 43 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 43 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 44
PCREPORT: PC is registered name: in type 1 moduleId 44 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 44 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 44 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 44 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 44 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 44 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 44 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 44 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 44 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 44 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 44 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 44 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 44 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 45
PCREPORT: PC is registered name: in type 1 moduleId 45 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 45 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 45 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 45 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 45 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 45 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 45 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 45 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 45 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 45 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 45 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 45 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 45 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 45 portId 0
PCREPORT: module xx1 registered for pc moduleId is 46
PCREPORT: PC is registered name: in type 1 moduleId 46 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 46 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 46 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 46 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 46 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 46 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 46 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 46 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 46 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 46 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 46 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 46 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 46 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 46 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 46 portId 0
PCREPORT: module sub1 registered for pc moduleId is 47
PCREPORT: PC is registered name: in type 1 moduleId 47 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 47 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 47 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 47 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 47 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 47 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 48
PCREPORT: PC is registered name: in type 1 moduleId 48 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 48 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 48 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 48 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 48 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 48 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 49
PCREPORT: PC is registered name: in type 1 moduleId 49 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 49 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 49 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 49 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 49 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 49 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 50
PCREPORT: PC is registered name: in type 1 moduleId 50 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 50 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 50 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 50 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 50 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 50 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 51
PCREPORT: PC is registered name: in type 1 moduleId 51 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 51 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 51 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 51 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 51 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 51 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 52
PCREPORT: PC is registered name: in type 1 moduleId 52 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 52 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 52 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 52 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 52 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 52 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 53
PCREPORT: PC is registered name: in type 1 moduleId 53 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 53 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 53 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 53 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 53 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 53 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 54
PCREPORT: PC is registered name: in type 1 moduleId 54 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 54 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 54 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 54 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 54 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 54 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 55
PCREPORT: PC is registered name: in type 1 moduleId 55 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 55 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 55 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 55 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 55 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 55 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 56
PCREPORT: PC is registered name: in type 1 moduleId 56 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 56 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 56 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 56 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 56 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 56 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 57
PCREPORT: PC is registered name: in type 1 moduleId 57 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 57 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 57 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 57 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 57 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 57 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 58
PCREPORT: PC is registered name: in type 1 moduleId 58 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 58 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 58 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 58 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 58 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 58 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child RRDistributorComponent
Design hierarchy --- parent RRDistributorComponent child gRRDistributor
Design hierarchy --- parent xx2__Replicated child RRAggregatorComponent_1
Design hierarchy --- parent RRAggregatorComponent_1 child gRRArbiter
Design hierarchy --- parent result__Chained_1__Chained child kd
Design hierarchy --- parent kd child 
Design hierarchy --- parent kd child 
Design hierarchy --- parent kd child 
Design hierarchy --- parent result__Chained_1__Chained child xx2__Replicated
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child RRDistributorComponent
Design hierarchy --- parent RRDistributorComponent child gRRDistributor
Design hierarchy --- parent xx2__Replicated child RRAggregatorComponent_1
Design hierarchy --- parent RRAggregatorComponent_1 child gRRArbiter
PCREPORT: module krPlus__Offloaded__add__Offloaded__add registered for pc moduleId is 59
PCREPORT: PC is registered name: in type 1 moduleId 59 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 59 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 59 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 59 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 59 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 59 portId 0
PCREPORT: module krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 60
PCREPORT: PC is registered name: in type 1 moduleId 60 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 60 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 60 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 60 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 60 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 60 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 60 portId 0
PCREPORT: module kr registered for pc moduleId is 61
PCREPORT: PC is registered name: in type 1 moduleId 61 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 61 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 61 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 61 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 61 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 61 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 61 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 61 portId 0
PCREPORT: module pa registered for pc moduleId is 62
PCREPORT: PC is registered name: in type 1 moduleId 62 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 62 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 62 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 62 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 62 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 62 portId 0
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kr
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 63
PCREPORT: PC is registered name: in type 1 moduleId 63 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 63 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 63 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 63 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 63 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 63 portId 0
Design hierarchy --- parent krPlus__Offloaded__add__Offloaded__add child krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kr
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent krPlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent result__Chained__2__Chained child result__Chained_1__Chained
Design hierarchy --- parent result__Chained_1__Chained child kd
Design hierarchy --- parent kd child 
Design hierarchy --- parent kd child 
Design hierarchy --- parent kd child 
Design hierarchy --- parent result__Chained_1__Chained child xx2__Replicated
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child RRDistributorComponent
Design hierarchy --- parent RRDistributorComponent child gRRDistributor
Design hierarchy --- parent xx2__Replicated child RRAggregatorComponent_1
Design hierarchy --- parent RRAggregatorComponent_1 child gRRArbiter
Design hierarchy --- parent result__Chained__2__Chained child krPlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent krPlus__Offloaded__add__Offloaded__add child krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kr
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent krPlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: Performance counter reset received
PCREPORT: throughput 0.0019
PCREPORT: cycles 53476
PCREPORT: Performance counter pause ack received
PCREPORT: input back pressure add2 received 0.0000
PCREPORT: output back pressure add2 received 0.0000
PCREPORT: input back pressure add1 received 0.0000
PCREPORT: output back pressure add1 received 0.0000
PCREPORT: input back pressure sub1 received 0.0000
PCREPORT: output back pressure sub1 received 0.0000
PCREPORT: input back pressure mul2 received 0.0000
PCREPORT: output back pressure mul2 received 0.0000
PCREPORT: input back pressure result__Chained_1__Chained received 0.0000
PCREPORT: output back pressure result__Chained_1__Chained received 0.0000
PCREPORT: input back pressure add received 0.0000
PCREPORT: output back pressure add received 0.0000
PCREPORT: input back pressure sub2 received 0.0000
PCREPORT: output back pressure sub2 received 0.0000
PCREPORT: input back pressure sqrt received 0.0000
PCREPORT: output back pressure sqrt received 0.0000
PCREPORT: input back pressure krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: output back pressure krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: offload back pressure 3 krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: input back pressure krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: output back pressure krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: input back pressure xx2__Replicated received 0.0000
PCREPORT: output back pressure xx2__Replicated received 0.0000
PCREPORT: input back pressure mul1 received 0.0000
PCREPORT: output back pressure mul1 received 0.0000
PCREPORT: input back pressure xx1 received 0.0000
PCREPORT: output back pressure xx1 received 0.0000
PCREPORT: offload back pressure 3 xx1 received 0.0000
PCREPORT: offload back pressure 4 xx1 received 0.0000
PCREPORT: offload back pressure 5 xx1 received 0.0000
PCREPORT: offload back pressure 6 xx1 received 0.0000
PCREPORT: offload back pressure 7 xx1 received 0.0000
PCREPORT: offload back pressure 8 xx1 received 0.0000
PCREPORT: offload back pressure 9 xx1 received 0.0000
PCREPORT: offload back pressure 10 xx1 received 0.0000
PCREPORT: offload back pressure 11 xx1 received 0.0000
PCREPORT: input back pressure pa received 0.0000
PCREPORT: output back pressure pa received 0.0000
PCREPORT: input back pressure dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 7 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 8 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 9 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 10 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: input back pressure dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: output back pressure dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: input back pressure kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: output back pressure kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: offload back pressure 3 kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: input back pressure dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: input back pressure kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: output back pressure kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: input back pressure dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 7 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: input back pressure kd received 0.0056
PCREPORT: output back pressure kd received 0.8314
PCREPORT: input back pressure kr received 0.0054
PCREPORT: output back pressure kr received 0.0007
PCREPORT: offload back pressure 3 kr received 0.0000
PCREPORT: offload back pressure 4 kr received 0.0000
PCREPORT: input back pressure sub3 received 0.0000
PCREPORT: output back pressure sub3 received 0.0000
PCREPORT: input back pressure kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: output back pressure kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: offload back pressure 3 kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: offload back pressure 4 kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: input back pressure dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: input back pressure cm received 0.0000
PCREPORT: output back pressure cm received 0.0000
PCREPORT: input back pressure dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 7 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 8 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 9 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: input back pressure dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: input back pressure result__Chained__2__Chained received 0.0000
PCREPORT: output back pressure result__Chained__2__Chained received 0.0000
PCREPORT: input back pressure ke received 0.8314
PCREPORT: output back pressure ke received 0.0054
PCREPORT: offload back pressure 3 ke received 0.0000
PCREPORT: offload back pressure 4 ke received 0.0000
PCREPORT: offload back pressure 5 ke received 0.0000
PCREPORT: offload back pressure 6 ke received 0.0000
PCREPORT: input back pressure dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: input back pressure mul3 received 0.0000
PCREPORT: output back pressure mul3 received 0.0000
PCREPORT: input back pressure dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 7 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 8 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: input back pressure kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: output back pressure kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: offload back pressure 3 kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: offload back pressure 4 kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: offload back pressure 5 kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: offload rate add2 received 0.0004
PCREPORT: offload rate add1 received 0.0004
PCREPORT: offload rate sub1 received 0.0004
PCREPORT: offload rate mul2 received 0.0004
PCREPORT: offload rate result__Chained_1__Chained received 0.0000
PCREPORT: offload rate add received 0.0004
PCREPORT: offload rate sub2 received 0.0004
PCREPORT: offload rate sqrt received 0.0004
PCREPORT: offload rate krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: offload rate krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: offload rate xx2__Replicated received 0.0000
PCREPORT: offload rate mul1 received 0.0004
PCREPORT: offload rate xx1 received 0.0103
PCREPORT: offload rate pa received 0.0004
PCREPORT: offload rate dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload rate dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: offload rate kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: offload rate dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: offload rate kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: offload rate dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload rate kd received 0.0004
PCREPORT: offload rate kr received 0.0006
PCREPORT: offload rate sub3 received 0.0004
PCREPORT: offload rate kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: offload rate dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload rate cm received 0.0004
PCREPORT: offload rate dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload rate dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: offload rate result__Chained__2__Chained received 0.0000
PCREPORT: offload rate ke received 0.0105
PCREPORT: offload rate dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: offload rate mul3 received 0.0004
PCREPORT: offload rate dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload rate kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: engine utilization add2 received 0.0926
PCREPORT: engine utilization add1 received 0.0926
PCREPORT: engine utilization sub1 received 0.0926
PCREPORT: engine utilization mul2 received 0.2571
PCREPORT: engine utilization result__Chained_1__Chained received 0.0000
PCREPORT: engine utilization add received 0.0050
PCREPORT: engine utilization sub2 received 0.0926
PCREPORT: engine utilization sqrt received 0.2571
PCREPORT: engine utilization krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: engine utilization krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: engine utilization xx2__Replicated received 0.0000
PCREPORT: engine utilization mul1 received 0.2571
PCREPORT: engine utilization xx1 received 0.8742
PCREPORT: engine utilization pa received 0.0012
PCREPORT: engine utilization dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: engine utilization dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: engine utilization kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: engine utilization dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: engine utilization kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: engine utilization dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: engine utilization kd received 0.8383
PCREPORT: engine utilization kr received 0.1253
PCREPORT: engine utilization sub3 received 0.0926
PCREPORT: engine utilization kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: engine utilization dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: engine utilization cm received 0.0314
PCREPORT: engine utilization dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: engine utilization dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: engine utilization result__Chained__2__Chained received 0.0000
PCREPORT: engine utilization ke received 0.9729
PCREPORT: engine utilization dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: engine utilization mul3 received 0.2571
PCREPORT: engine utilization dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: engine utilization kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: in tokens add2 received 5.5000
PCREPORT: in tokens add1 received 5.5000
PCREPORT: in tokens sub1 received 5.5000
PCREPORT: in tokens mul2 received 5.5000
PCREPORT: in tokens result__Chained_1__Chained received 0.0000
PCREPORT: in tokens add received 0.3000
PCREPORT: in tokens sub2 received 5.5000
PCREPORT: in tokens sqrt received 5.5000
PCREPORT: in tokens krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: in tokens krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: in tokens xx2__Replicated received 0.0000
PCREPORT: in tokens mul1 received 5.5000
PCREPORT: in tokens xx1 received 5.5000
PCREPORT: in tokens pa received 0.2100
PCREPORT: in tokens dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: in tokens dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: in tokens kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: in tokens dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: in tokens kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: in tokens dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: in tokens kd received 1.1200
PCREPORT: in tokens kr received 0.1000
PCREPORT: in tokens sub3 received 5.5000
PCREPORT: in tokens kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: in tokens dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: in tokens cm received 5.6000
PCREPORT: in tokens dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: in tokens dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: in tokens result__Chained__2__Chained received 0.0000
PCREPORT: in tokens ke received 0.6200
PCREPORT: in tokens dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: in tokens mul3 received 5.5000
PCREPORT: in tokens dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: in tokens kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: out tokens add2 received 5.5000
PCREPORT: out tokens add1 received 5.5000
PCREPORT: out tokens sub1 received 5.5000
PCREPORT: out tokens mul2 received 5.5000
PCREPORT: out tokens result__Chained_1__Chained received 0.0000
PCREPORT: out tokens add received 0.3000
PCREPORT: out tokens sub2 received 5.5000
PCREPORT: out tokens sqrt received 5.5000
PCREPORT: out tokens krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: out tokens krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: out tokens xx2__Replicated received 0.0000
PCREPORT: out tokens mul1 received 5.5000
PCREPORT: out tokens xx1 received 5.5000
PCREPORT: out tokens pa received 0.2100
PCREPORT: out tokens dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: out tokens dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: out tokens kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: out tokens dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: out tokens kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: out tokens dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: out tokens kd received 1.2300
PCREPORT: out tokens kr received 0.0000
PCREPORT: out tokens sub3 received 5.5000
PCREPORT: out tokens kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: out tokens dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: out tokens cm received 5.6000
PCREPORT: out tokens dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: out tokens dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: out tokens result__Chained__2__Chained received 0.0000
PCREPORT: out tokens ke received 0.1000
PCREPORT: out tokens dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: out tokens mul3 received 5.5000
PCREPORT: out tokens dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: out tokens kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
//XX variable version 2
package Tutorial

import Chisel._
import Node._
import Literal._
import scala.collection.mutable.HashMap
import scala.collection.mutable.ArrayBuffer

class Top extends Component with include {
  val io = new gInOutBundle (() => new KEngineIO_t , () => new KEngineIO_t)

  val ke =  MTEngine("KEngine.c", #NUM_OF_THREADS)
  val kd =  Engine("KDistribute.c")
  val kr =  Engine("KReduce.c")
  val sub1 = FPDPAdder() 
  val sub2 = FPDPAdder()
  val sub3 = FPDPAdder()
  val mul1 = FPDPMultiplier() 
  val mul2 = FPDPMultiplier()
  val mul3 = FPDPMultiplier()
  val add1 = FPDPAdder()
  val add2 = FPDPAdder()
  val sqrt = FPDPSqrt() 
  val dFUab = ArrayBuffer((sub1, "sub1"), (sub2, "sub2"), (sub3, "sub3"), (mul1, "mul1"), (mul2, "mul2"), (mul3, "mul3"), (add1, "add1"), (add2, "add2"), (sqrt, "sqrt"))  
  val xx1 = MTEngine("distanceFU.c", #NUM_OF_DFU_THREADS)
  val dFU = Offload( xx1 , dFUab)
  val add = FPDPAdder() 
  val pa = Engine("pAccMem.c")
  val cm = Engine("cMem.c")
  val ab11 = ArrayBuffer((dFU, "distanceFU"), (cm, "centeroidMem"), (pa, "partialAccumulatorMem"), (add, "add"))
  val ab12 = ArrayBuffer((cm, "centeroidMem"), (pa, "partialAccumulatorMem"), (add, "add"))
  val kePlus = Offload(ke, ab11)
  val ab2 = ArrayBuffer((pa, "partialAccumulatorMem"), (add, "add"))
  val krPlus = Offload(kr, ab2)
  val xx2 = Replicate(kePlus, #NUM_OF_ENGINES)
  val result = Chain(kd,  xx2 , krPlus)
}
****************************************
PCREPORT: module result__Chained__2__Chained registered for pc moduleId is 1
PCREPORT: PC is registered name: in type 1 moduleId 1 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 1 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 1 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 1 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 1 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 1 portId 0
PCREPORT: module result__Chained_1__Chained registered for pc moduleId is 2
PCREPORT: PC is registered name: in type 1 moduleId 2 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 2 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 2 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 2 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 2 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 2 portId 0
PCREPORT: module kd registered for pc moduleId is 3
PCREPORT: PC is registered name: in type 1 moduleId 3 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 3 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 3 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 3 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 3 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 3 portId 0
PCREPORT: module xx2__Replicated registered for pc moduleId is 4
PCREPORT: PC is registered name: in type 1 moduleId 4 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 4 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 4 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 4 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 4 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 4 portId 0
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 5
PCREPORT: PC is registered name: in type 1 moduleId 5 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 5 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 5 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 5 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 5 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 5 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 6
PCREPORT: PC is registered name: in type 1 moduleId 6 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 6 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 6 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 6 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 6 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 6 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 6 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 7
PCREPORT: PC is registered name: in type 1 moduleId 7 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 7 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 7 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 7 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 7 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 7 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 7 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 7 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 8
PCREPORT: PC is registered name: in type 1 moduleId 8 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 8 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 8 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 8 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 8 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 8 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 8 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 8 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 8 portId 0
PCREPORT: module ke registered for pc moduleId is 9
PCREPORT: PC is registered name: in type 1 moduleId 9 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 9 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 9 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 9 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 9 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 9 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 9 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 9 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 9 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 9 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 10
PCREPORT: PC is registered name: in type 1 moduleId 10 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 10 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 10 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 10 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 10 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 10 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 11
PCREPORT: PC is registered name: in type 1 moduleId 11 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 11 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 11 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 11 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 11 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 11 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 11 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 12
PCREPORT: PC is registered name: in type 1 moduleId 12 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 12 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 12 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 12 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 12 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 12 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 12 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 12 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 13
PCREPORT: PC is registered name: in type 1 moduleId 13 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 13 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 13 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 13 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 13 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 13 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 13 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 13 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 13 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 14
PCREPORT: PC is registered name: in type 1 moduleId 14 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 14 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 14 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 14 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 14 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 14 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 14 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 14 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 14 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 14 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 15
PCREPORT: PC is registered name: in type 1 moduleId 15 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 15 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 15 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 15 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 15 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 15 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 15 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 15 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 15 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 15 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 15 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 16
PCREPORT: PC is registered name: in type 1 moduleId 16 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 16 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 16 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 16 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 16 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 16 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 16 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 16 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 16 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 16 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 16 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 16 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 17
PCREPORT: PC is registered name: in type 1 moduleId 17 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 17 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 17 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 17 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 17 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 17 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 17 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 17 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 17 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 17 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 17 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 17 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 17 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 18
PCREPORT: PC is registered name: in type 1 moduleId 18 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 18 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 18 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 18 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 18 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 18 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 18 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 18 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 18 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 18 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 18 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 18 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 18 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 18 portId 0
PCREPORT: module xx1 registered for pc moduleId is 19
PCREPORT: PC is registered name: in type 1 moduleId 19 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 19 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 19 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 19 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 19 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 19 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 19 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 19 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 19 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 19 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 19 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 19 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 19 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 19 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 19 portId 0
PCREPORT: module sub1 registered for pc moduleId is 20
PCREPORT: PC is registered name: in type 1 moduleId 20 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 20 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 20 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 20 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 20 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 20 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 21
PCREPORT: PC is registered name: in type 1 moduleId 21 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 21 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 21 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 21 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 21 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 21 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 22
PCREPORT: PC is registered name: in type 1 moduleId 22 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 22 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 22 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 22 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 22 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 22 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 23
PCREPORT: PC is registered name: in type 1 moduleId 23 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 23 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 23 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 23 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 23 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 23 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 24
PCREPORT: PC is registered name: in type 1 moduleId 24 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 24 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 24 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 24 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 24 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 24 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 25
PCREPORT: PC is registered name: in type 1 moduleId 25 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 25 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 25 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 25 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 25 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 25 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 26
PCREPORT: PC is registered name: in type 1 moduleId 26 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 26 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 26 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 26 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 26 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 26 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 27
PCREPORT: PC is registered name: in type 1 moduleId 27 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 27 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 27 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 27 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 27 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 27 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 28
PCREPORT: PC is registered name: in type 1 moduleId 28 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 28 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 28 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 28 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 28 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 28 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 29
PCREPORT: PC is registered name: in type 1 moduleId 29 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 29 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 29 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 29 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 29 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 29 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 30
PCREPORT: PC is registered name: in type 1 moduleId 30 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 30 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 30 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 30 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 30 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 30 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 31
PCREPORT: PC is registered name: in type 1 moduleId 31 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 31 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 31 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 31 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 31 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 31 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 32
PCREPORT: PC is registered name: in type 1 moduleId 32 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 32 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 32 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 32 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 32 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 32 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 33
PCREPORT: PC is registered name: in type 1 moduleId 33 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 33 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 33 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 33 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 33 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 33 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 33 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 34
PCREPORT: PC is registered name: in type 1 moduleId 34 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 34 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 34 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 34 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 34 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 34 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 34 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 34 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 35
PCREPORT: PC is registered name: in type 1 moduleId 35 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 35 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 35 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 35 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 35 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 35 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 35 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 35 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 35 portId 0
PCREPORT: module ke registered for pc moduleId is 36
PCREPORT: PC is registered name: in type 1 moduleId 36 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 36 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 36 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 36 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 36 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 36 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 36 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 36 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 36 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 36 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 37
PCREPORT: PC is registered name: in type 1 moduleId 37 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 37 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 37 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 37 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 37 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 37 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 38
PCREPORT: PC is registered name: in type 1 moduleId 38 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 38 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 38 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 38 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 38 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 38 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 38 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 39
PCREPORT: PC is registered name: in type 1 moduleId 39 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 39 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 39 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 39 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 39 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 39 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 39 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 39 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 40
PCREPORT: PC is registered name: in type 1 moduleId 40 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 40 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 40 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 40 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 40 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 40 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 40 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 40 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 40 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 41
PCREPORT: PC is registered name: in type 1 moduleId 41 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 41 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 41 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 41 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 41 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 41 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 41 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 41 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 41 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 41 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 42
PCREPORT: PC is registered name: in type 1 moduleId 42 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 42 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 42 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 42 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 42 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 42 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 42 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 42 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 42 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 42 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 42 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 43
PCREPORT: PC is registered name: in type 1 moduleId 43 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 43 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 43 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 43 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 43 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 43 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 43 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 43 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 43 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 43 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 43 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 43 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 44
PCREPORT: PC is registered name: in type 1 moduleId 44 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 44 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 44 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 44 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 44 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 44 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 44 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 44 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 44 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 44 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 44 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 44 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 44 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 45
PCREPORT: PC is registered name: in type 1 moduleId 45 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 45 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 45 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 45 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 45 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 45 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 45 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 45 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 45 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 45 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 45 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 45 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 45 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 45 portId 0
PCREPORT: module xx1 registered for pc moduleId is 46
PCREPORT: PC is registered name: in type 1 moduleId 46 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 46 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 46 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 46 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 46 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 46 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 46 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 46 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 46 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 46 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 46 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 46 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 46 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 46 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 46 portId 0
PCREPORT: module sub1 registered for pc moduleId is 47
PCREPORT: PC is registered name: in type 1 moduleId 47 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 47 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 47 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 47 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 47 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 47 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 48
PCREPORT: PC is registered name: in type 1 moduleId 48 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 48 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 48 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 48 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 48 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 48 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 49
PCREPORT: PC is registered name: in type 1 moduleId 49 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 49 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 49 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 49 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 49 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 49 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 50
PCREPORT: PC is registered name: in type 1 moduleId 50 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 50 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 50 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 50 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 50 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 50 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 51
PCREPORT: PC is registered name: in type 1 moduleId 51 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 51 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 51 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 51 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 51 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 51 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 52
PCREPORT: PC is registered name: in type 1 moduleId 52 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 52 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 52 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 52 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 52 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 52 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 53
PCREPORT: PC is registered name: in type 1 moduleId 53 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 53 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 53 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 53 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 53 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 53 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 54
PCREPORT: PC is registered name: in type 1 moduleId 54 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 54 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 54 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 54 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 54 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 54 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 55
PCREPORT: PC is registered name: in type 1 moduleId 55 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 55 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 55 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 55 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 55 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 55 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 56
PCREPORT: PC is registered name: in type 1 moduleId 56 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 56 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 56 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 56 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 56 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 56 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 57
PCREPORT: PC is registered name: in type 1 moduleId 57 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 57 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 57 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 57 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 57 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 57 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 58
PCREPORT: PC is registered name: in type 1 moduleId 58 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 58 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 58 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 58 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 58 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 58 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 59
PCREPORT: PC is registered name: in type 1 moduleId 59 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 59 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 59 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 59 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 59 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 59 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 60
PCREPORT: PC is registered name: in type 1 moduleId 60 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 60 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 60 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 60 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 60 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 60 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 60 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 61
PCREPORT: PC is registered name: in type 1 moduleId 61 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 61 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 61 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 61 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 61 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 61 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 61 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 61 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 62
PCREPORT: PC is registered name: in type 1 moduleId 62 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 62 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 62 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 62 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 62 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 62 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 62 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 62 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 62 portId 0
PCREPORT: module ke registered for pc moduleId is 63
PCREPORT: PC is registered name: in type 1 moduleId 63 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 63 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 63 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 63 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 63 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 63 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 63 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 63 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 63 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 63 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 64
PCREPORT: PC is registered name: in type 1 moduleId 64 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 64 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 64 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 64 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 64 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 64 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 65
PCREPORT: PC is registered name: in type 1 moduleId 65 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 65 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 65 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 65 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 65 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 65 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 65 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 66
PCREPORT: PC is registered name: in type 1 moduleId 66 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 66 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 66 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 66 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 66 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 66 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 66 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 66 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 67
PCREPORT: PC is registered name: in type 1 moduleId 67 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 67 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 67 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 67 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 67 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 67 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 67 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 67 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 67 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 68
PCREPORT: PC is registered name: in type 1 moduleId 68 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 68 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 68 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 68 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 68 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 68 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 68 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 68 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 68 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 68 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 69
PCREPORT: PC is registered name: in type 1 moduleId 69 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 69 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 69 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 69 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 69 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 69 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 69 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 69 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 69 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 69 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 69 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 70
PCREPORT: PC is registered name: in type 1 moduleId 70 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 70 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 70 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 70 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 70 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 70 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 70 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 70 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 70 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 70 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 70 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 70 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 71
PCREPORT: PC is registered name: in type 1 moduleId 71 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 71 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 71 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 71 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 71 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 71 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 71 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 71 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 71 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 71 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 71 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 71 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 71 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 72
PCREPORT: PC is registered name: in type 1 moduleId 72 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 72 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 72 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 72 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 72 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 72 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 72 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 72 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 72 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 72 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 72 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 72 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 72 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 72 portId 0
PCREPORT: module xx1 registered for pc moduleId is 73
PCREPORT: PC is registered name: in type 1 moduleId 73 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 73 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 73 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 73 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 73 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 73 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 73 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 73 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 73 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 73 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 73 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 73 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 73 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 73 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 73 portId 0
PCREPORT: module sub1 registered for pc moduleId is 74
PCREPORT: PC is registered name: in type 1 moduleId 74 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 74 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 74 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 74 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 74 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 74 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 75
PCREPORT: PC is registered name: in type 1 moduleId 75 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 75 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 75 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 75 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 75 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 75 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 76
PCREPORT: PC is registered name: in type 1 moduleId 76 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 76 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 76 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 76 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 76 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 76 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 77
PCREPORT: PC is registered name: in type 1 moduleId 77 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 77 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 77 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 77 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 77 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 77 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 78
PCREPORT: PC is registered name: in type 1 moduleId 78 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 78 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 78 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 78 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 78 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 78 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 79
PCREPORT: PC is registered name: in type 1 moduleId 79 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 79 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 79 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 79 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 79 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 79 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 80
PCREPORT: PC is registered name: in type 1 moduleId 80 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 80 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 80 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 80 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 80 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 80 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 81
PCREPORT: PC is registered name: in type 1 moduleId 81 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 81 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 81 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 81 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 81 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 81 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 82
PCREPORT: PC is registered name: in type 1 moduleId 82 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 82 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 82 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 82 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 82 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 82 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 83
PCREPORT: PC is registered name: in type 1 moduleId 83 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 83 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 83 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 83 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 83 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 83 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 84
PCREPORT: PC is registered name: in type 1 moduleId 84 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 84 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 84 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 84 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 84 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 84 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 85
PCREPORT: PC is registered name: in type 1 moduleId 85 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 85 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 85 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 85 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 85 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 85 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 86
PCREPORT: PC is registered name: in type 1 moduleId 86 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 86 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 86 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 86 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 86 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 86 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 87
PCREPORT: PC is registered name: in type 1 moduleId 87 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 87 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 87 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 87 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 87 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 87 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 87 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 88
PCREPORT: PC is registered name: in type 1 moduleId 88 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 88 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 88 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 88 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 88 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 88 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 88 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 88 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 89
PCREPORT: PC is registered name: in type 1 moduleId 89 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 89 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 89 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 89 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 89 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 89 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 89 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 89 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 89 portId 0
PCREPORT: module ke registered for pc moduleId is 90
PCREPORT: PC is registered name: in type 1 moduleId 90 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 90 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 90 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 90 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 90 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 90 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 90 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 90 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 90 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 90 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 91
PCREPORT: PC is registered name: in type 1 moduleId 91 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 91 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 91 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 91 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 91 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 91 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 92
PCREPORT: PC is registered name: in type 1 moduleId 92 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 92 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 92 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 92 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 92 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 92 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 92 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 93
PCREPORT: PC is registered name: in type 1 moduleId 93 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 93 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 93 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 93 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 93 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 93 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 93 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 93 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 94
PCREPORT: PC is registered name: in type 1 moduleId 94 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 94 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 94 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 94 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 94 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 94 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 94 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 94 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 94 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 95
PCREPORT: PC is registered name: in type 1 moduleId 95 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 95 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 95 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 95 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 95 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 95 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 95 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 95 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 95 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 95 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 96
PCREPORT: PC is registered name: in type 1 moduleId 96 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 96 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 96 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 96 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 96 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 96 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 96 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 96 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 96 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 96 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 96 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 97
PCREPORT: PC is registered name: in type 1 moduleId 97 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 97 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 97 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 97 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 97 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 97 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 97 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 97 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 97 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 97 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 97 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 97 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 98
PCREPORT: PC is registered name: in type 1 moduleId 98 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 98 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 98 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 98 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 98 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 98 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 98 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 98 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 98 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 98 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 98 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 98 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 98 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 99
PCREPORT: PC is registered name: in type 1 moduleId 99 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 99 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 99 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 99 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 99 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 99 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 99 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 99 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 99 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 99 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 99 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 99 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 99 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 99 portId 0
PCREPORT: module xx1 registered for pc moduleId is 100
PCREPORT: PC is registered name: in type 1 moduleId 100 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 100 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 100 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 100 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 100 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 100 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 100 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 100 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 100 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 100 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 100 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 100 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 100 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 100 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 100 portId 0
PCREPORT: module sub1 registered for pc moduleId is 101
PCREPORT: PC is registered name: in type 1 moduleId 101 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 101 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 101 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 101 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 101 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 101 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 102
PCREPORT: PC is registered name: in type 1 moduleId 102 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 102 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 102 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 102 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 102 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 102 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 103
PCREPORT: PC is registered name: in type 1 moduleId 103 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 103 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 103 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 103 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 103 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 103 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 104
PCREPORT: PC is registered name: in type 1 moduleId 104 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 104 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 104 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 104 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 104 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 104 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 105
PCREPORT: PC is registered name: in type 1 moduleId 105 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 105 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 105 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 105 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 105 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 105 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 106
PCREPORT: PC is registered name: in type 1 moduleId 106 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 106 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 106 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 106 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 106 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 106 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 107
PCREPORT: PC is registered name: in type 1 moduleId 107 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 107 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 107 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 107 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 107 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 107 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 108
PCREPORT: PC is registered name: in type 1 moduleId 108 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 108 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 108 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 108 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 108 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 108 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 109
PCREPORT: PC is registered name: in type 1 moduleId 109 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 109 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 109 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 109 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 109 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 109 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 110
PCREPORT: PC is registered name: in type 1 moduleId 110 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 110 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 110 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 110 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 110 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 110 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 111
PCREPORT: PC is registered name: in type 1 moduleId 111 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 111 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 111 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 111 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 111 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 111 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 112
PCREPORT: PC is registered name: in type 1 moduleId 112 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 112 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 112 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 112 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 112 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 112 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child RRDistributorComponent
Design hierarchy --- parent RRDistributorComponent child gRRDistributor
Design hierarchy --- parent xx2__Replicated child RRAggregatorComponent_1
Design hierarchy --- parent RRAggregatorComponent_1 child gRRArbiter
Design hierarchy --- parent result__Chained_1__Chained child kd
Design hierarchy --- parent kd child 
Design hierarchy --- parent kd child 
Design hierarchy --- parent kd child 
Design hierarchy --- parent result__Chained_1__Chained child xx2__Replicated
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child RRDistributorComponent
Design hierarchy --- parent RRDistributorComponent child gRRDistributor
Design hierarchy --- parent xx2__Replicated child RRAggregatorComponent_1
Design hierarchy --- parent RRAggregatorComponent_1 child gRRArbiter
PCREPORT: module krPlus__Offloaded__add__Offloaded__add registered for pc moduleId is 113
PCREPORT: PC is registered name: in type 1 moduleId 113 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 113 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 113 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 113 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 113 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 113 portId 0
PCREPORT: module krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 114
PCREPORT: PC is registered name: in type 1 moduleId 114 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 114 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 114 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 114 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 114 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 114 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 114 portId 0
PCREPORT: module kr registered for pc moduleId is 115
PCREPORT: PC is registered name: in type 1 moduleId 115 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 115 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 115 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 115 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 115 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 115 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 115 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 115 portId 0
PCREPORT: module pa registered for pc moduleId is 116
PCREPORT: PC is registered name: in type 1 moduleId 116 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 116 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 116 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 116 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 116 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 116 portId 0
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kr
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 117
PCREPORT: PC is registered name: in type 1 moduleId 117 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 117 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 117 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 117 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 117 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 117 portId 0
Design hierarchy --- parent krPlus__Offloaded__add__Offloaded__add child krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kr
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent krPlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent result__Chained__2__Chained child result__Chained_1__Chained
Design hierarchy --- parent result__Chained_1__Chained child kd
Design hierarchy --- parent kd child 
Design hierarchy --- parent kd child 
Design hierarchy --- parent kd child 
Design hierarchy --- parent result__Chained_1__Chained child xx2__Replicated
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child RRDistributorComponent
Design hierarchy --- parent RRDistributorComponent child gRRDistributor
Design hierarchy --- parent xx2__Replicated child RRAggregatorComponent_1
Design hierarchy --- parent RRAggregatorComponent_1 child gRRArbiter
Design hierarchy --- parent result__Chained__2__Chained child krPlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent krPlus__Offloaded__add__Offloaded__add child krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kr
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent krPlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: Performance counter reset received
PCREPORT: throughput 0.0036
PCREPORT: cycles 27651
PCREPORT: Performance counter pause ack received
PCREPORT: input back pressure add2 received 0.0000
PCREPORT: output back pressure add2 received 0.0000
PCREPORT: input back pressure add1 received 0.0000
PCREPORT: output back pressure add1 received 0.0000
PCREPORT: input back pressure sub1 received 0.0000
PCREPORT: output back pressure sub1 received 0.0000
PCREPORT: input back pressure mul2 received 0.0000
PCREPORT: output back pressure mul2 received 0.0000
PCREPORT: input back pressure result__Chained_1__Chained received 0.0000
PCREPORT: output back pressure result__Chained_1__Chained received 0.0000
PCREPORT: input back pressure add received 0.0000
PCREPORT: output back pressure add received 0.0000
PCREPORT: input back pressure sub2 received 0.0000
PCREPORT: output back pressure sub2 received 0.0000
PCREPORT: input back pressure sqrt received 0.0000
PCREPORT: output back pressure sqrt received 0.0000
PCREPORT: input back pressure krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: output back pressure krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: offload back pressure 3 krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: input back pressure krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: output back pressure krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: input back pressure xx2__Replicated received 0.0000
PCREPORT: output back pressure xx2__Replicated received 0.0000
PCREPORT: input back pressure mul1 received 0.0000
PCREPORT: output back pressure mul1 received 0.0000
PCREPORT: input back pressure xx1 received 0.0000
PCREPORT: output back pressure xx1 received 0.0000
PCREPORT: offload back pressure 3 xx1 received 0.0000
PCREPORT: offload back pressure 4 xx1 received 0.0000
PCREPORT: offload back pressure 5 xx1 received 0.0000
PCREPORT: offload back pressure 6 xx1 received 0.0000
PCREPORT: offload back pressure 7 xx1 received 0.0000
PCREPORT: offload back pressure 8 xx1 received 0.0000
PCREPORT: offload back pressure 9 xx1 received 0.0000
PCREPORT: offload back pressure 10 xx1 received 0.0000
PCREPORT: offload back pressure 11 xx1 received 0.0000
PCREPORT: input back pressure pa received 0.0000
PCREPORT: output back pressure pa received 0.0000
PCREPORT: input back pressure dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 7 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 8 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 9 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 10 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: input back pressure dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: output back pressure dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: input back pressure kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: output back pressure kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: offload back pressure 3 kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: input back pressure dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: input back pressure kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: output back pressure kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: input back pressure dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 7 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: input back pressure kd received 0.0035
PCREPORT: output back pressure kd received 0.6603
PCREPORT: input back pressure kr received 0.0104
PCREPORT: output back pressure kr received 0.0025
PCREPORT: offload back pressure 3 kr received 0.0000
PCREPORT: offload back pressure 4 kr received 0.0000
PCREPORT: input back pressure sub3 received 0.0000
PCREPORT: output back pressure sub3 received 0.0000
PCREPORT: input back pressure kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: output back pressure kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: offload back pressure 3 kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: offload back pressure 4 kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: input back pressure dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: input back pressure cm received 0.0000
PCREPORT: output back pressure cm received 0.0000
PCREPORT: input back pressure dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 7 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 8 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 9 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: input back pressure dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: input back pressure result__Chained__2__Chained received 0.0000
PCREPORT: output back pressure result__Chained__2__Chained received 0.0000
PCREPORT: input back pressure ke received 0.6603
PCREPORT: output back pressure ke received 0.0000
PCREPORT: offload back pressure 3 ke received 0.0000
PCREPORT: offload back pressure 4 ke received 0.0000
PCREPORT: offload back pressure 5 ke received 0.0000
PCREPORT: offload back pressure 6 ke received 0.0000
PCREPORT: input back pressure dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: input back pressure mul3 received 0.0000
PCREPORT: output back pressure mul3 received 0.0000
PCREPORT: input back pressure dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 7 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 8 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: input back pressure kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: output back pressure kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: offload back pressure 3 kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: offload back pressure 4 kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: offload back pressure 5 kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: offload rate add2 received 0.0007
PCREPORT: offload rate add1 received 0.0007
PCREPORT: offload rate sub1 received 0.0007
PCREPORT: offload rate mul2 received 0.0007
PCREPORT: offload rate result__Chained_1__Chained received 0.0000
PCREPORT: offload rate add received 0.0007
PCREPORT: offload rate sub2 received 0.0007
PCREPORT: offload rate sqrt received 0.0007
PCREPORT: offload rate krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: offload rate krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: offload rate xx2__Replicated received 0.0000
PCREPORT: offload rate mul1 received 0.0007
PCREPORT: offload rate xx1 received 0.0099
PCREPORT: offload rate pa received 0.0007
PCREPORT: offload rate dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload rate dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: offload rate kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: offload rate dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: offload rate kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: offload rate dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload rate kd received 0.0007
PCREPORT: offload rate kr received 0.0011
PCREPORT: offload rate sub3 received 0.0007
PCREPORT: offload rate kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: offload rate dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload rate cm received 0.0007
PCREPORT: offload rate dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload rate dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: offload rate result__Chained__2__Chained received 0.0000
PCREPORT: offload rate ke received 0.0103
PCREPORT: offload rate dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: offload rate mul3 received 0.0007
PCREPORT: offload rate dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload rate kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: engine utilization add2 received 0.0895
PCREPORT: engine utilization add1 received 0.0895
PCREPORT: engine utilization sub1 received 0.0895
PCREPORT: engine utilization mul2 received 0.2486
PCREPORT: engine utilization result__Chained_1__Chained received 0.0000
PCREPORT: engine utilization add received 0.0098
PCREPORT: engine utilization sub2 received 0.0895
PCREPORT: engine utilization sqrt received 0.2486
PCREPORT: engine utilization krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: engine utilization krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: engine utilization xx2__Replicated received 0.0000
PCREPORT: engine utilization mul1 received 0.2486
PCREPORT: engine utilization xx1 received 0.8454
PCREPORT: engine utilization pa received 0.0023
PCREPORT: engine utilization dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: engine utilization dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: engine utilization kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: engine utilization dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: engine utilization kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: engine utilization dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: engine utilization kd received 0.6761
PCREPORT: engine utilization kr received 0.4276
PCREPORT: engine utilization sub3 received 0.0895
PCREPORT: engine utilization kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: engine utilization dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: engine utilization cm received 0.0309
PCREPORT: engine utilization dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: engine utilization dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: engine utilization result__Chained__2__Chained received 0.0000
PCREPORT: engine utilization ke received 0.9353
PCREPORT: engine utilization dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: engine utilization mul3 received 0.2486
PCREPORT: engine utilization dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: engine utilization kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: in tokens add2 received 2.7500
PCREPORT: in tokens add1 received 2.7500
PCREPORT: in tokens sub1 received 2.7500
PCREPORT: in tokens mul2 received 2.7500
PCREPORT: in tokens result__Chained_1__Chained received 0.0000
PCREPORT: in tokens add received 0.3000
PCREPORT: in tokens sub2 received 2.7500
PCREPORT: in tokens sqrt received 2.7500
PCREPORT: in tokens krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: in tokens krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: in tokens xx2__Replicated received 0.0000
PCREPORT: in tokens mul1 received 2.7500
PCREPORT: in tokens xx1 received 2.7500
PCREPORT: in tokens pa received 0.2100
PCREPORT: in tokens dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: in tokens dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: in tokens kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: in tokens dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: in tokens kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: in tokens dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: in tokens kd received 1.1200
PCREPORT: in tokens kr received 0.1000
PCREPORT: in tokens sub3 received 2.7500
PCREPORT: in tokens kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: in tokens dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: in tokens cm received 2.8500
PCREPORT: in tokens dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: in tokens dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: in tokens result__Chained__2__Chained received 0.0000
PCREPORT: in tokens ke received 0.3600
PCREPORT: in tokens dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: in tokens mul3 received 2.7500
PCREPORT: in tokens dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: in tokens kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: out tokens add2 received 2.7500
PCREPORT: out tokens add1 received 2.7500
PCREPORT: out tokens sub1 received 2.7500
PCREPORT: out tokens mul2 received 2.7500
PCREPORT: out tokens result__Chained_1__Chained received 0.0000
PCREPORT: out tokens add received 0.3000
PCREPORT: out tokens sub2 received 2.7500
PCREPORT: out tokens sqrt received 2.7500
PCREPORT: out tokens krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: out tokens krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: out tokens xx2__Replicated received 0.0000
PCREPORT: out tokens mul1 received 2.7500
PCREPORT: out tokens xx1 received 2.7500
PCREPORT: out tokens pa received 0.2100
PCREPORT: out tokens dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: out tokens dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: out tokens kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: out tokens dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: out tokens kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: out tokens dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: out tokens kd received 1.4500
PCREPORT: out tokens kr received 0.0000
PCREPORT: out tokens sub3 received 2.7500
PCREPORT: out tokens kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: out tokens dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: out tokens cm received 2.8500
PCREPORT: out tokens dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: out tokens dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: out tokens result__Chained__2__Chained received 0.0000
PCREPORT: out tokens ke received 0.0000
PCREPORT: out tokens dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: out tokens mul3 received 2.7500
PCREPORT: out tokens dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: out tokens kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
//XX variable version 2
package Tutorial

import Chisel._
import Node._
import Literal._
import scala.collection.mutable.HashMap
import scala.collection.mutable.ArrayBuffer

class Top extends Component with include {
  val io = new gInOutBundle (() => new KEngineIO_t , () => new KEngineIO_t)

  val ke =  MTEngine("KEngine.c", #NUM_OF_THREADS)
  val kd =  Engine("KDistribute.c")
  val kr =  Engine("KReduce.c")
  val sub1 = FPDPAdder() 
  val sub2 = FPDPAdder()
  val sub3 = FPDPAdder()
  val mul1 = FPDPMultiplier() 
  val mul2 = FPDPMultiplier()
  val mul3 = FPDPMultiplier()
  val add1 = FPDPAdder()
  val add2 = FPDPAdder()
  val sqrt = FPDPSqrt() 
  val dFUab = ArrayBuffer((sub1, "sub1"), (sub2, "sub2"), (sub3, "sub3"), (mul1, "mul1"), (mul2, "mul2"), (mul3, "mul3"), (add1, "add1"), (add2, "add2"), (sqrt, "sqrt"))  
  val xx1 = MTEngine("distanceFU.c", #NUM_OF_DFU_THREADS)
  val dFU = Offload( xx1 , dFUab)
  val add = FPDPAdder() 
  val pa = Engine("pAccMem.c")
  val cm = Engine("cMem.c")
  val ab11 = ArrayBuffer((dFU, "distanceFU"), (cm, "centeroidMem"), (pa, "partialAccumulatorMem"), (add, "add"))
  val ab12 = ArrayBuffer((cm, "centeroidMem"), (pa, "partialAccumulatorMem"), (add, "add"))
  val kePlus = Offload(ke, ab11)
  val ab2 = ArrayBuffer((pa, "partialAccumulatorMem"), (add, "add"))
  val krPlus = Offload(kr, ab2)
  val xx2 = Replicate(kePlus, #NUM_OF_ENGINES)
  val result = Chain(kd,  xx2 , krPlus)
}
****************************************
PCREPORT: module result__Chained__2__Chained registered for pc moduleId is 1
PCREPORT: PC is registered name: in type 1 moduleId 1 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 1 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 1 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 1 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 1 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 1 portId 0
PCREPORT: module result__Chained_1__Chained registered for pc moduleId is 2
PCREPORT: PC is registered name: in type 1 moduleId 2 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 2 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 2 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 2 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 2 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 2 portId 0
PCREPORT: module kd registered for pc moduleId is 3
PCREPORT: PC is registered name: in type 1 moduleId 3 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 3 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 3 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 3 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 3 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 3 portId 0
PCREPORT: module xx2__Replicated registered for pc moduleId is 4
PCREPORT: PC is registered name: in type 1 moduleId 4 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 4 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 4 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 4 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 4 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 4 portId 0
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 5
PCREPORT: PC is registered name: in type 1 moduleId 5 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 5 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 5 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 5 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 5 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 5 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 6
PCREPORT: PC is registered name: in type 1 moduleId 6 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 6 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 6 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 6 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 6 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 6 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 6 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 7
PCREPORT: PC is registered name: in type 1 moduleId 7 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 7 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 7 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 7 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 7 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 7 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 7 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 7 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 8
PCREPORT: PC is registered name: in type 1 moduleId 8 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 8 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 8 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 8 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 8 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 8 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 8 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 8 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 8 portId 0
PCREPORT: module ke registered for pc moduleId is 9
PCREPORT: PC is registered name: in type 1 moduleId 9 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 9 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 9 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 9 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 9 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 9 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 9 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 9 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 9 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 9 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 10
PCREPORT: PC is registered name: in type 1 moduleId 10 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 10 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 10 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 10 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 10 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 10 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 11
PCREPORT: PC is registered name: in type 1 moduleId 11 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 11 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 11 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 11 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 11 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 11 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 11 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 12
PCREPORT: PC is registered name: in type 1 moduleId 12 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 12 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 12 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 12 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 12 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 12 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 12 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 12 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 13
PCREPORT: PC is registered name: in type 1 moduleId 13 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 13 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 13 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 13 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 13 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 13 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 13 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 13 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 13 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 14
PCREPORT: PC is registered name: in type 1 moduleId 14 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 14 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 14 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 14 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 14 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 14 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 14 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 14 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 14 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 14 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 15
PCREPORT: PC is registered name: in type 1 moduleId 15 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 15 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 15 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 15 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 15 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 15 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 15 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 15 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 15 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 15 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 15 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 16
PCREPORT: PC is registered name: in type 1 moduleId 16 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 16 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 16 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 16 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 16 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 16 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 16 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 16 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 16 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 16 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 16 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 16 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 17
PCREPORT: PC is registered name: in type 1 moduleId 17 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 17 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 17 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 17 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 17 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 17 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 17 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 17 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 17 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 17 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 17 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 17 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 17 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 18
PCREPORT: PC is registered name: in type 1 moduleId 18 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 18 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 18 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 18 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 18 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 18 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 18 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 18 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 18 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 18 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 18 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 18 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 18 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 18 portId 0
PCREPORT: module xx1 registered for pc moduleId is 19
PCREPORT: PC is registered name: in type 1 moduleId 19 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 19 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 19 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 19 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 19 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 19 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 19 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 19 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 19 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 19 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 19 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 19 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 19 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 19 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 19 portId 0
PCREPORT: module sub1 registered for pc moduleId is 20
PCREPORT: PC is registered name: in type 1 moduleId 20 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 20 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 20 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 20 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 20 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 20 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 21
PCREPORT: PC is registered name: in type 1 moduleId 21 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 21 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 21 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 21 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 21 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 21 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 22
PCREPORT: PC is registered name: in type 1 moduleId 22 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 22 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 22 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 22 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 22 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 22 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 23
PCREPORT: PC is registered name: in type 1 moduleId 23 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 23 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 23 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 23 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 23 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 23 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 24
PCREPORT: PC is registered name: in type 1 moduleId 24 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 24 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 24 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 24 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 24 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 24 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 25
PCREPORT: PC is registered name: in type 1 moduleId 25 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 25 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 25 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 25 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 25 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 25 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 26
PCREPORT: PC is registered name: in type 1 moduleId 26 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 26 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 26 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 26 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 26 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 26 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 27
PCREPORT: PC is registered name: in type 1 moduleId 27 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 27 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 27 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 27 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 27 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 27 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 28
PCREPORT: PC is registered name: in type 1 moduleId 28 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 28 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 28 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 28 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 28 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 28 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 29
PCREPORT: PC is registered name: in type 1 moduleId 29 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 29 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 29 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 29 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 29 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 29 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 30
PCREPORT: PC is registered name: in type 1 moduleId 30 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 30 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 30 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 30 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 30 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 30 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 31
PCREPORT: PC is registered name: in type 1 moduleId 31 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 31 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 31 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 31 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 31 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 31 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 32
PCREPORT: PC is registered name: in type 1 moduleId 32 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 32 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 32 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 32 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 32 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 32 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 33
PCREPORT: PC is registered name: in type 1 moduleId 33 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 33 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 33 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 33 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 33 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 33 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 33 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 34
PCREPORT: PC is registered name: in type 1 moduleId 34 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 34 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 34 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 34 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 34 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 34 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 34 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 34 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 35
PCREPORT: PC is registered name: in type 1 moduleId 35 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 35 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 35 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 35 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 35 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 35 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 35 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 35 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 35 portId 0
PCREPORT: module ke registered for pc moduleId is 36
PCREPORT: PC is registered name: in type 1 moduleId 36 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 36 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 36 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 36 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 36 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 36 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 36 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 36 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 36 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 36 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 37
PCREPORT: PC is registered name: in type 1 moduleId 37 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 37 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 37 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 37 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 37 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 37 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 38
PCREPORT: PC is registered name: in type 1 moduleId 38 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 38 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 38 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 38 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 38 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 38 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 38 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 39
PCREPORT: PC is registered name: in type 1 moduleId 39 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 39 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 39 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 39 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 39 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 39 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 39 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 39 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 40
PCREPORT: PC is registered name: in type 1 moduleId 40 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 40 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 40 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 40 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 40 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 40 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 40 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 40 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 40 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 41
PCREPORT: PC is registered name: in type 1 moduleId 41 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 41 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 41 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 41 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 41 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 41 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 41 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 41 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 41 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 41 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 42
PCREPORT: PC is registered name: in type 1 moduleId 42 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 42 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 42 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 42 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 42 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 42 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 42 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 42 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 42 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 42 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 42 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 43
PCREPORT: PC is registered name: in type 1 moduleId 43 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 43 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 43 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 43 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 43 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 43 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 43 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 43 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 43 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 43 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 43 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 43 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 44
PCREPORT: PC is registered name: in type 1 moduleId 44 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 44 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 44 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 44 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 44 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 44 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 44 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 44 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 44 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 44 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 44 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 44 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 44 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 45
PCREPORT: PC is registered name: in type 1 moduleId 45 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 45 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 45 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 45 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 45 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 45 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 45 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 45 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 45 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 45 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 45 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 45 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 45 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 45 portId 0
PCREPORT: module xx1 registered for pc moduleId is 46
PCREPORT: PC is registered name: in type 1 moduleId 46 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 46 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 46 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 46 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 46 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 46 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 46 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 46 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 46 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 46 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 46 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 46 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 46 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 46 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 46 portId 0
PCREPORT: module sub1 registered for pc moduleId is 47
PCREPORT: PC is registered name: in type 1 moduleId 47 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 47 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 47 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 47 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 47 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 47 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 48
PCREPORT: PC is registered name: in type 1 moduleId 48 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 48 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 48 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 48 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 48 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 48 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 49
PCREPORT: PC is registered name: in type 1 moduleId 49 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 49 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 49 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 49 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 49 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 49 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 50
PCREPORT: PC is registered name: in type 1 moduleId 50 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 50 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 50 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 50 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 50 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 50 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 51
PCREPORT: PC is registered name: in type 1 moduleId 51 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 51 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 51 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 51 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 51 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 51 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 52
PCREPORT: PC is registered name: in type 1 moduleId 52 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 52 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 52 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 52 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 52 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 52 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 53
PCREPORT: PC is registered name: in type 1 moduleId 53 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 53 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 53 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 53 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 53 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 53 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 54
PCREPORT: PC is registered name: in type 1 moduleId 54 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 54 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 54 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 54 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 54 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 54 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 55
PCREPORT: PC is registered name: in type 1 moduleId 55 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 55 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 55 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 55 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 55 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 55 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 56
PCREPORT: PC is registered name: in type 1 moduleId 56 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 56 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 56 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 56 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 56 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 56 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 57
PCREPORT: PC is registered name: in type 1 moduleId 57 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 57 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 57 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 57 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 57 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 57 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 58
PCREPORT: PC is registered name: in type 1 moduleId 58 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 58 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 58 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 58 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 58 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 58 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 59
PCREPORT: PC is registered name: in type 1 moduleId 59 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 59 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 59 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 59 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 59 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 59 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 60
PCREPORT: PC is registered name: in type 1 moduleId 60 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 60 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 60 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 60 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 60 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 60 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 60 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 61
PCREPORT: PC is registered name: in type 1 moduleId 61 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 61 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 61 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 61 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 61 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 61 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 61 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 61 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 62
PCREPORT: PC is registered name: in type 1 moduleId 62 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 62 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 62 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 62 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 62 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 62 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 62 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 62 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 62 portId 0
PCREPORT: module ke registered for pc moduleId is 63
PCREPORT: PC is registered name: in type 1 moduleId 63 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 63 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 63 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 63 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 63 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 63 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 63 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 63 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 63 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 63 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 64
PCREPORT: PC is registered name: in type 1 moduleId 64 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 64 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 64 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 64 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 64 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 64 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 65
PCREPORT: PC is registered name: in type 1 moduleId 65 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 65 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 65 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 65 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 65 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 65 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 65 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 66
PCREPORT: PC is registered name: in type 1 moduleId 66 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 66 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 66 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 66 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 66 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 66 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 66 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 66 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 67
PCREPORT: PC is registered name: in type 1 moduleId 67 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 67 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 67 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 67 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 67 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 67 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 67 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 67 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 67 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 68
PCREPORT: PC is registered name: in type 1 moduleId 68 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 68 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 68 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 68 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 68 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 68 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 68 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 68 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 68 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 68 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 69
PCREPORT: PC is registered name: in type 1 moduleId 69 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 69 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 69 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 69 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 69 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 69 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 69 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 69 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 69 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 69 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 69 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 70
PCREPORT: PC is registered name: in type 1 moduleId 70 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 70 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 70 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 70 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 70 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 70 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 70 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 70 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 70 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 70 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 70 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 70 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 71
PCREPORT: PC is registered name: in type 1 moduleId 71 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 71 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 71 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 71 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 71 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 71 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 71 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 71 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 71 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 71 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 71 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 71 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 71 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 72
PCREPORT: PC is registered name: in type 1 moduleId 72 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 72 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 72 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 72 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 72 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 72 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 72 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 72 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 72 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 72 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 72 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 72 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 72 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 72 portId 0
PCREPORT: module xx1 registered for pc moduleId is 73
PCREPORT: PC is registered name: in type 1 moduleId 73 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 73 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 73 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 73 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 73 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 73 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 73 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 73 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 73 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 73 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 73 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 73 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 73 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 73 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 73 portId 0
PCREPORT: module sub1 registered for pc moduleId is 74
PCREPORT: PC is registered name: in type 1 moduleId 74 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 74 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 74 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 74 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 74 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 74 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 75
PCREPORT: PC is registered name: in type 1 moduleId 75 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 75 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 75 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 75 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 75 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 75 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 76
PCREPORT: PC is registered name: in type 1 moduleId 76 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 76 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 76 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 76 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 76 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 76 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 77
PCREPORT: PC is registered name: in type 1 moduleId 77 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 77 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 77 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 77 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 77 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 77 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 78
PCREPORT: PC is registered name: in type 1 moduleId 78 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 78 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 78 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 78 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 78 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 78 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 79
PCREPORT: PC is registered name: in type 1 moduleId 79 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 79 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 79 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 79 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 79 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 79 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 80
PCREPORT: PC is registered name: in type 1 moduleId 80 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 80 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 80 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 80 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 80 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 80 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 81
PCREPORT: PC is registered name: in type 1 moduleId 81 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 81 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 81 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 81 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 81 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 81 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 82
PCREPORT: PC is registered name: in type 1 moduleId 82 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 82 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 82 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 82 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 82 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 82 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 83
PCREPORT: PC is registered name: in type 1 moduleId 83 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 83 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 83 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 83 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 83 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 83 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 84
PCREPORT: PC is registered name: in type 1 moduleId 84 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 84 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 84 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 84 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 84 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 84 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 85
PCREPORT: PC is registered name: in type 1 moduleId 85 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 85 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 85 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 85 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 85 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 85 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 86
PCREPORT: PC is registered name: in type 1 moduleId 86 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 86 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 86 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 86 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 86 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 86 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 87
PCREPORT: PC is registered name: in type 1 moduleId 87 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 87 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 87 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 87 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 87 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 87 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 87 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 88
PCREPORT: PC is registered name: in type 1 moduleId 88 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 88 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 88 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 88 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 88 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 88 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 88 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 88 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 89
PCREPORT: PC is registered name: in type 1 moduleId 89 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 89 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 89 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 89 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 89 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 89 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 89 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 89 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 89 portId 0
PCREPORT: module ke registered for pc moduleId is 90
PCREPORT: PC is registered name: in type 1 moduleId 90 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 90 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 90 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 90 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 90 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 90 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 90 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 90 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 90 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 90 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 91
PCREPORT: PC is registered name: in type 1 moduleId 91 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 91 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 91 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 91 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 91 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 91 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 92
PCREPORT: PC is registered name: in type 1 moduleId 92 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 92 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 92 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 92 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 92 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 92 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 92 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 93
PCREPORT: PC is registered name: in type 1 moduleId 93 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 93 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 93 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 93 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 93 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 93 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 93 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 93 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 94
PCREPORT: PC is registered name: in type 1 moduleId 94 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 94 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 94 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 94 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 94 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 94 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 94 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 94 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 94 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 95
PCREPORT: PC is registered name: in type 1 moduleId 95 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 95 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 95 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 95 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 95 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 95 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 95 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 95 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 95 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 95 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 96
PCREPORT: PC is registered name: in type 1 moduleId 96 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 96 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 96 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 96 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 96 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 96 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 96 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 96 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 96 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 96 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 96 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 97
PCREPORT: PC is registered name: in type 1 moduleId 97 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 97 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 97 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 97 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 97 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 97 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 97 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 97 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 97 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 97 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 97 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 97 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 98
PCREPORT: PC is registered name: in type 1 moduleId 98 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 98 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 98 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 98 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 98 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 98 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 98 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 98 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 98 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 98 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 98 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 98 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 98 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 99
PCREPORT: PC is registered name: in type 1 moduleId 99 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 99 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 99 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 99 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 99 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 99 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 99 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 99 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 99 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 99 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 99 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 99 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 99 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 99 portId 0
PCREPORT: module xx1 registered for pc moduleId is 100
PCREPORT: PC is registered name: in type 1 moduleId 100 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 100 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 100 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 100 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 100 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 100 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 100 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 100 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 100 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 100 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 100 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 100 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 100 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 100 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 100 portId 0
PCREPORT: module sub1 registered for pc moduleId is 101
PCREPORT: PC is registered name: in type 1 moduleId 101 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 101 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 101 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 101 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 101 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 101 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 102
PCREPORT: PC is registered name: in type 1 moduleId 102 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 102 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 102 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 102 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 102 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 102 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 103
PCREPORT: PC is registered name: in type 1 moduleId 103 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 103 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 103 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 103 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 103 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 103 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 104
PCREPORT: PC is registered name: in type 1 moduleId 104 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 104 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 104 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 104 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 104 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 104 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 105
PCREPORT: PC is registered name: in type 1 moduleId 105 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 105 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 105 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 105 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 105 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 105 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 106
PCREPORT: PC is registered name: in type 1 moduleId 106 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 106 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 106 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 106 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 106 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 106 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 107
PCREPORT: PC is registered name: in type 1 moduleId 107 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 107 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 107 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 107 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 107 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 107 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 108
PCREPORT: PC is registered name: in type 1 moduleId 108 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 108 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 108 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 108 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 108 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 108 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 109
PCREPORT: PC is registered name: in type 1 moduleId 109 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 109 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 109 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 109 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 109 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 109 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 110
PCREPORT: PC is registered name: in type 1 moduleId 110 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 110 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 110 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 110 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 110 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 110 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 111
PCREPORT: PC is registered name: in type 1 moduleId 111 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 111 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 111 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 111 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 111 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 111 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 112
PCREPORT: PC is registered name: in type 1 moduleId 112 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 112 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 112 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 112 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 112 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 112 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 113
PCREPORT: PC is registered name: in type 1 moduleId 113 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 113 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 113 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 113 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 113 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 113 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 114
PCREPORT: PC is registered name: in type 1 moduleId 114 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 114 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 114 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 114 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 114 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 114 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 114 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 115
PCREPORT: PC is registered name: in type 1 moduleId 115 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 115 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 115 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 115 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 115 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 115 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 115 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 115 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 116
PCREPORT: PC is registered name: in type 1 moduleId 116 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 116 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 116 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 116 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 116 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 116 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 116 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 116 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 116 portId 0
PCREPORT: module ke registered for pc moduleId is 117
PCREPORT: PC is registered name: in type 1 moduleId 117 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 117 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 117 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 117 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 117 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 117 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 117 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 117 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 117 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 117 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 118
PCREPORT: PC is registered name: in type 1 moduleId 118 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 118 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 118 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 118 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 118 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 118 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 119
PCREPORT: PC is registered name: in type 1 moduleId 119 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 119 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 119 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 119 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 119 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 119 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 119 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 120
PCREPORT: PC is registered name: in type 1 moduleId 120 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 120 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 120 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 120 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 120 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 120 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 120 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 120 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 121
PCREPORT: PC is registered name: in type 1 moduleId 121 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 121 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 121 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 121 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 121 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 121 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 121 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 121 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 121 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 122
PCREPORT: PC is registered name: in type 1 moduleId 122 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 122 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 122 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 122 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 122 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 122 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 122 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 122 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 122 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 122 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 123
PCREPORT: PC is registered name: in type 1 moduleId 123 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 123 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 123 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 123 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 123 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 123 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 123 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 123 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 123 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 123 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 123 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 124
PCREPORT: PC is registered name: in type 1 moduleId 124 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 124 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 124 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 124 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 124 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 124 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 124 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 124 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 124 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 124 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 124 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 124 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 125
PCREPORT: PC is registered name: in type 1 moduleId 125 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 125 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 125 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 125 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 125 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 125 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 125 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 125 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 125 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 125 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 125 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 125 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 125 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 126
PCREPORT: PC is registered name: in type 1 moduleId 126 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 126 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 126 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 126 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 126 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 126 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 126 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 126 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 126 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 126 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 126 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 126 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 126 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 126 portId 0
PCREPORT: module xx1 registered for pc moduleId is 127
PCREPORT: PC is registered name: in type 1 moduleId 127 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 127 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 127 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 127 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 127 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 127 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 127 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 127 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 127 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 127 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 127 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 127 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 127 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 127 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 127 portId 0
PCREPORT: module sub1 registered for pc moduleId is 128
PCREPORT: PC is registered name: in type 1 moduleId 128 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 128 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 128 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 128 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 128 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 128 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 129
PCREPORT: PC is registered name: in type 1 moduleId 129 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 129 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 129 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 129 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 129 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 129 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 130
PCREPORT: PC is registered name: in type 1 moduleId 130 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 130 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 130 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 130 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 130 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 130 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 131
PCREPORT: PC is registered name: in type 1 moduleId 131 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 131 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 131 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 131 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 131 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 131 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 132
PCREPORT: PC is registered name: in type 1 moduleId 132 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 132 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 132 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 132 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 132 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 132 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 133
PCREPORT: PC is registered name: in type 1 moduleId 133 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 133 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 133 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 133 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 133 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 133 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 134
PCREPORT: PC is registered name: in type 1 moduleId 134 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 134 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 134 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 134 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 134 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 134 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 135
PCREPORT: PC is registered name: in type 1 moduleId 135 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 135 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 135 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 135 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 135 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 135 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 136
PCREPORT: PC is registered name: in type 1 moduleId 136 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 136 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 136 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 136 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 136 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 136 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 137
PCREPORT: PC is registered name: in type 1 moduleId 137 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 137 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 137 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 137 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 137 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 137 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 138
PCREPORT: PC is registered name: in type 1 moduleId 138 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 138 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 138 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 138 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 138 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 138 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 139
PCREPORT: PC is registered name: in type 1 moduleId 139 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 139 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 139 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 139 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 139 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 139 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 140
PCREPORT: PC is registered name: in type 1 moduleId 140 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 140 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 140 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 140 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 140 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 140 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 141
PCREPORT: PC is registered name: in type 1 moduleId 141 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 141 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 141 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 141 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 141 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 141 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 141 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 142
PCREPORT: PC is registered name: in type 1 moduleId 142 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 142 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 142 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 142 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 142 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 142 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 142 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 142 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 143
PCREPORT: PC is registered name: in type 1 moduleId 143 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 143 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 143 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 143 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 143 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 143 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 143 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 143 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 143 portId 0
PCREPORT: module ke registered for pc moduleId is 144
PCREPORT: PC is registered name: in type 1 moduleId 144 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 144 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 144 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 144 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 144 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 144 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 144 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 144 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 144 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 144 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 145
PCREPORT: PC is registered name: in type 1 moduleId 145 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 145 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 145 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 145 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 145 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 145 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 146
PCREPORT: PC is registered name: in type 1 moduleId 146 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 146 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 146 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 146 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 146 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 146 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 146 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 147
PCREPORT: PC is registered name: in type 1 moduleId 147 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 147 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 147 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 147 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 147 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 147 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 147 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 147 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 148
PCREPORT: PC is registered name: in type 1 moduleId 148 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 148 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 148 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 148 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 148 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 148 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 148 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 148 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 148 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 149
PCREPORT: PC is registered name: in type 1 moduleId 149 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 149 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 149 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 149 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 149 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 149 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 149 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 149 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 149 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 149 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 150
PCREPORT: PC is registered name: in type 1 moduleId 150 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 150 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 150 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 150 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 150 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 150 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 150 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 150 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 150 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 150 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 150 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 151
PCREPORT: PC is registered name: in type 1 moduleId 151 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 151 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 151 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 151 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 151 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 151 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 151 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 151 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 151 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 151 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 151 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 151 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 152
PCREPORT: PC is registered name: in type 1 moduleId 152 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 152 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 152 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 152 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 152 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 152 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 152 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 152 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 152 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 152 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 152 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 152 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 152 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 153
PCREPORT: PC is registered name: in type 1 moduleId 153 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 153 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 153 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 153 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 153 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 153 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 153 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 153 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 153 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 153 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 153 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 153 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 153 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 153 portId 0
PCREPORT: module xx1 registered for pc moduleId is 154
PCREPORT: PC is registered name: in type 1 moduleId 154 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 154 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 154 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 154 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 154 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 154 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 154 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 154 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 154 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 154 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 154 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 154 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 154 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 154 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 154 portId 0
PCREPORT: module sub1 registered for pc moduleId is 155
PCREPORT: PC is registered name: in type 1 moduleId 155 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 155 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 155 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 155 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 155 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 155 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 156
PCREPORT: PC is registered name: in type 1 moduleId 156 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 156 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 156 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 156 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 156 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 156 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 157
PCREPORT: PC is registered name: in type 1 moduleId 157 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 157 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 157 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 157 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 157 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 157 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 158
PCREPORT: PC is registered name: in type 1 moduleId 158 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 158 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 158 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 158 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 158 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 158 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 159
PCREPORT: PC is registered name: in type 1 moduleId 159 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 159 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 159 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 159 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 159 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 159 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 160
PCREPORT: PC is registered name: in type 1 moduleId 160 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 160 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 160 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 160 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 160 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 160 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 161
PCREPORT: PC is registered name: in type 1 moduleId 161 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 161 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 161 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 161 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 161 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 161 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 162
PCREPORT: PC is registered name: in type 1 moduleId 162 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 162 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 162 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 162 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 162 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 162 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 163
PCREPORT: PC is registered name: in type 1 moduleId 163 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 163 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 163 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 163 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 163 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 163 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 164
PCREPORT: PC is registered name: in type 1 moduleId 164 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 164 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 164 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 164 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 164 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 164 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 165
PCREPORT: PC is registered name: in type 1 moduleId 165 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 165 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 165 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 165 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 165 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 165 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 166
PCREPORT: PC is registered name: in type 1 moduleId 166 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 166 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 166 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 166 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 166 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 166 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 167
PCREPORT: PC is registered name: in type 1 moduleId 167 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 167 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 167 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 167 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 167 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 167 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 168
PCREPORT: PC is registered name: in type 1 moduleId 168 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 168 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 168 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 168 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 168 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 168 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 168 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 169
PCREPORT: PC is registered name: in type 1 moduleId 169 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 169 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 169 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 169 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 169 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 169 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 169 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 169 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 170
PCREPORT: PC is registered name: in type 1 moduleId 170 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 170 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 170 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 170 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 170 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 170 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 170 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 170 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 170 portId 0
PCREPORT: module ke registered for pc moduleId is 171
PCREPORT: PC is registered name: in type 1 moduleId 171 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 171 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 171 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 171 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 171 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 171 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 171 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 171 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 171 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 171 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 172
PCREPORT: PC is registered name: in type 1 moduleId 172 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 172 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 172 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 172 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 172 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 172 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 173
PCREPORT: PC is registered name: in type 1 moduleId 173 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 173 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 173 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 173 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 173 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 173 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 173 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 174
PCREPORT: PC is registered name: in type 1 moduleId 174 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 174 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 174 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 174 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 174 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 174 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 174 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 174 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 175
PCREPORT: PC is registered name: in type 1 moduleId 175 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 175 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 175 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 175 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 175 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 175 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 175 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 175 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 175 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 176
PCREPORT: PC is registered name: in type 1 moduleId 176 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 176 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 176 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 176 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 176 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 176 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 176 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 176 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 176 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 176 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 177
PCREPORT: PC is registered name: in type 1 moduleId 177 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 177 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 177 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 177 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 177 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 177 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 177 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 177 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 177 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 177 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 177 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 178
PCREPORT: PC is registered name: in type 1 moduleId 178 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 178 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 178 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 178 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 178 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 178 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 178 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 178 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 178 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 178 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 178 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 178 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 179
PCREPORT: PC is registered name: in type 1 moduleId 179 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 179 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 179 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 179 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 179 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 179 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 179 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 179 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 179 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 179 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 179 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 179 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 179 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 180
PCREPORT: PC is registered name: in type 1 moduleId 180 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 180 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 180 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 180 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 180 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 180 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 180 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 180 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 180 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 180 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 180 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 180 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 180 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 180 portId 0
PCREPORT: module xx1 registered for pc moduleId is 181
PCREPORT: PC is registered name: in type 1 moduleId 181 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 181 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 181 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 181 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 181 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 181 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 181 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 181 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 181 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 181 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 181 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 181 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 181 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 181 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 181 portId 0
PCREPORT: module sub1 registered for pc moduleId is 182
PCREPORT: PC is registered name: in type 1 moduleId 182 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 182 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 182 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 182 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 182 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 182 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 183
PCREPORT: PC is registered name: in type 1 moduleId 183 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 183 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 183 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 183 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 183 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 183 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 184
PCREPORT: PC is registered name: in type 1 moduleId 184 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 184 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 184 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 184 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 184 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 184 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 185
PCREPORT: PC is registered name: in type 1 moduleId 185 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 185 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 185 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 185 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 185 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 185 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 186
PCREPORT: PC is registered name: in type 1 moduleId 186 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 186 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 186 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 186 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 186 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 186 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 187
PCREPORT: PC is registered name: in type 1 moduleId 187 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 187 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 187 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 187 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 187 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 187 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 188
PCREPORT: PC is registered name: in type 1 moduleId 188 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 188 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 188 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 188 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 188 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 188 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 189
PCREPORT: PC is registered name: in type 1 moduleId 189 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 189 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 189 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 189 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 189 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 189 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 190
PCREPORT: PC is registered name: in type 1 moduleId 190 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 190 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 190 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 190 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 190 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 190 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 191
PCREPORT: PC is registered name: in type 1 moduleId 191 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 191 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 191 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 191 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 191 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 191 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 192
PCREPORT: PC is registered name: in type 1 moduleId 192 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 192 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 192 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 192 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 192 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 192 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 193
PCREPORT: PC is registered name: in type 1 moduleId 193 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 193 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 193 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 193 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 193 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 193 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: module kePlus__Offloaded__add__Offloaded__add registered for pc moduleId is 194
PCREPORT: PC is registered name: in type 1 moduleId 194 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 194 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 194 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 194 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 194 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 194 portId 0
PCREPORT: module kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 195
PCREPORT: PC is registered name: in type 1 moduleId 195 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 195 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 195 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 195 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 195 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 195 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 195 portId 0
PCREPORT: module kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem registered for pc moduleId is 196
PCREPORT: PC is registered name: in type 1 moduleId 196 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 196 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 196 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 196 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 196 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 196 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 196 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 196 portId 0
PCREPORT: module kePlus__Offloaded__distanceFU__Offloaded__distanceFU registered for pc moduleId is 197
PCREPORT: PC is registered name: in type 1 moduleId 197 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 197 portId 2
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 197 portId 3
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 197 portId 4
PCREPORT: PC is registered name: add type 1 moduleId 197 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 197 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 197 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 197 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 197 portId 0
PCREPORT: module ke registered for pc moduleId is 198
PCREPORT: PC is registered name: in type 1 moduleId 198 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 198 portId 2
PCREPORT: PC is registered name: distanceFU type 1 moduleId 198 portId 3
PCREPORT: PC is registered name: centeroidMem type 1 moduleId 198 portId 4
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 198 portId 5
PCREPORT: PC is registered name: add type 1 moduleId 198 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 198 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 198 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 198 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 198 portId 0
PCREPORT: module dFU__Offloaded__sqrt__Offloaded__sqrt registered for pc moduleId is 199
PCREPORT: PC is registered name: in type 1 moduleId 199 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 199 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 199 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 199 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 199 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 199 portId 0
PCREPORT: module dFU__Offloaded__add2__Offloaded__add2 registered for pc moduleId is 200
PCREPORT: PC is registered name: in type 1 moduleId 200 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 200 portId 2
PCREPORT: PC is registered name: sqrt type 1 moduleId 200 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 200 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 200 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 200 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 200 portId 0
PCREPORT: module dFU__Offloaded__add1__Offloaded__add1 registered for pc moduleId is 201
PCREPORT: PC is registered name: in type 1 moduleId 201 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 201 portId 2
PCREPORT: PC is registered name: add2 type 1 moduleId 201 portId 3
PCREPORT: PC is registered name: sqrt type 1 moduleId 201 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 201 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 201 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 201 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 201 portId 0
PCREPORT: module dFU__Offloaded__mul3__Offloaded__mul3 registered for pc moduleId is 202
PCREPORT: PC is registered name: in type 1 moduleId 202 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 202 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 202 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 202 portId 4
PCREPORT: PC is registered name: sqrt type 1 moduleId 202 portId 5
PCREPORT: PC is registered name: offloadRate type 2 moduleId 202 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 202 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 202 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 202 portId 0
PCREPORT: module dFU__Offloaded__mul2__Offloaded__mul2 registered for pc moduleId is 203
PCREPORT: PC is registered name: in type 1 moduleId 203 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 203 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 203 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 203 portId 4
PCREPORT: PC is registered name: mul3 type 1 moduleId 203 portId 5
PCREPORT: PC is registered name: sqrt type 1 moduleId 203 portId 6
PCREPORT: PC is registered name: offloadRate type 2 moduleId 203 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 203 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 203 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 203 portId 0
PCREPORT: module dFU__Offloaded__mul1__Offloaded__mul1 registered for pc moduleId is 204
PCREPORT: PC is registered name: in type 1 moduleId 204 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 204 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 204 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 204 portId 4
PCREPORT: PC is registered name: mul2 type 1 moduleId 204 portId 5
PCREPORT: PC is registered name: mul3 type 1 moduleId 204 portId 6
PCREPORT: PC is registered name: sqrt type 1 moduleId 204 portId 7
PCREPORT: PC is registered name: offloadRate type 2 moduleId 204 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 204 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 204 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 204 portId 0
PCREPORT: module dFU__Offloaded__sub3__Offloaded__sub3 registered for pc moduleId is 205
PCREPORT: PC is registered name: in type 1 moduleId 205 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 205 portId 2
PCREPORT: PC is registered name: add1 type 1 moduleId 205 portId 3
PCREPORT: PC is registered name: add2 type 1 moduleId 205 portId 4
PCREPORT: PC is registered name: mul1 type 1 moduleId 205 portId 5
PCREPORT: PC is registered name: mul2 type 1 moduleId 205 portId 6
PCREPORT: PC is registered name: mul3 type 1 moduleId 205 portId 7
PCREPORT: PC is registered name: sqrt type 1 moduleId 205 portId 8
PCREPORT: PC is registered name: offloadRate type 2 moduleId 205 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 205 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 205 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 205 portId 0
PCREPORT: module dFU__Offloaded__sub2__Offloaded__sub2 registered for pc moduleId is 206
PCREPORT: PC is registered name: in type 1 moduleId 206 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 206 portId 2
PCREPORT: PC is registered name: sub3 type 1 moduleId 206 portId 3
PCREPORT: PC is registered name: add1 type 1 moduleId 206 portId 4
PCREPORT: PC is registered name: add2 type 1 moduleId 206 portId 5
PCREPORT: PC is registered name: mul1 type 1 moduleId 206 portId 6
PCREPORT: PC is registered name: mul2 type 1 moduleId 206 portId 7
PCREPORT: PC is registered name: mul3 type 1 moduleId 206 portId 8
PCREPORT: PC is registered name: sqrt type 1 moduleId 206 portId 9
PCREPORT: PC is registered name: offloadRate type 2 moduleId 206 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 206 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 206 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 206 portId 0
PCREPORT: module dFU__Offloaded__sub1__Offloaded__sub1 registered for pc moduleId is 207
PCREPORT: PC is registered name: in type 1 moduleId 207 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 207 portId 2
PCREPORT: PC is registered name: sub2 type 1 moduleId 207 portId 3
PCREPORT: PC is registered name: sub3 type 1 moduleId 207 portId 4
PCREPORT: PC is registered name: add1 type 1 moduleId 207 portId 5
PCREPORT: PC is registered name: add2 type 1 moduleId 207 portId 6
PCREPORT: PC is registered name: mul1 type 1 moduleId 207 portId 7
PCREPORT: PC is registered name: mul2 type 1 moduleId 207 portId 8
PCREPORT: PC is registered name: mul3 type 1 moduleId 207 portId 9
PCREPORT: PC is registered name: sqrt type 1 moduleId 207 portId 10
PCREPORT: PC is registered name: offloadRate type 2 moduleId 207 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 207 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 207 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 207 portId 0
PCREPORT: module xx1 registered for pc moduleId is 208
PCREPORT: PC is registered name: in type 1 moduleId 208 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 208 portId 2
PCREPORT: PC is registered name: sub1 type 1 moduleId 208 portId 3
PCREPORT: PC is registered name: sub2 type 1 moduleId 208 portId 4
PCREPORT: PC is registered name: sub3 type 1 moduleId 208 portId 5
PCREPORT: PC is registered name: add1 type 1 moduleId 208 portId 6
PCREPORT: PC is registered name: add2 type 1 moduleId 208 portId 7
PCREPORT: PC is registered name: mul1 type 1 moduleId 208 portId 8
PCREPORT: PC is registered name: mul2 type 1 moduleId 208 portId 9
PCREPORT: PC is registered name: mul3 type 1 moduleId 208 portId 10
PCREPORT: PC is registered name: sqrt type 1 moduleId 208 portId 11
PCREPORT: PC is registered name: offloadRate type 2 moduleId 208 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 208 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 208 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 208 portId 0
PCREPORT: module sub1 registered for pc moduleId is 209
PCREPORT: PC is registered name: in type 1 moduleId 209 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 209 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 209 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 209 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 209 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 209 portId 0
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
PCREPORT: module sub2 registered for pc moduleId is 210
PCREPORT: PC is registered name: in type 1 moduleId 210 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 210 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 210 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 210 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 210 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 210 portId 0
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
PCREPORT: module sub3 registered for pc moduleId is 211
PCREPORT: PC is registered name: in type 1 moduleId 211 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 211 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 211 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 211 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 211 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 211 portId 0
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
PCREPORT: module mul1 registered for pc moduleId is 212
PCREPORT: PC is registered name: in type 1 moduleId 212 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 212 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 212 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 212 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 212 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 212 portId 0
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
PCREPORT: module mul2 registered for pc moduleId is 213
PCREPORT: PC is registered name: in type 1 moduleId 213 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 213 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 213 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 213 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 213 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 213 portId 0
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
PCREPORT: module mul3 registered for pc moduleId is 214
PCREPORT: PC is registered name: in type 1 moduleId 214 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 214 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 214 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 214 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 214 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 214 portId 0
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
PCREPORT: module add1 registered for pc moduleId is 215
PCREPORT: PC is registered name: in type 1 moduleId 215 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 215 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 215 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 215 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 215 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 215 portId 0
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
PCREPORT: module add2 registered for pc moduleId is 216
PCREPORT: PC is registered name: in type 1 moduleId 216 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 216 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 216 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 216 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 216 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 216 portId 0
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
PCREPORT: module sqrt registered for pc moduleId is 217
PCREPORT: PC is registered name: in type 1 moduleId 217 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 217 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 217 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 217 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 217 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 217 portId 0
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
PCREPORT: module cm registered for pc moduleId is 218
PCREPORT: PC is registered name: in type 1 moduleId 218 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 218 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 218 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 218 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 218 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 218 portId 0
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
PCREPORT: module pa registered for pc moduleId is 219
PCREPORT: PC is registered name: in type 1 moduleId 219 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 219 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 219 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 219 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 219 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 219 portId 0
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 220
PCREPORT: PC is registered name: in type 1 moduleId 220 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 220 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 220 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 220 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 220 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 220 portId 0
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child RRDistributorComponent
Design hierarchy --- parent RRDistributorComponent child gRRDistributor
Design hierarchy --- parent xx2__Replicated child RRAggregatorComponent_1
Design hierarchy --- parent RRAggregatorComponent_1 child gRRArbiter
Design hierarchy --- parent result__Chained_1__Chained child kd
Design hierarchy --- parent kd child 
Design hierarchy --- parent kd child 
Design hierarchy --- parent kd child 
Design hierarchy --- parent result__Chained_1__Chained child xx2__Replicated
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child RRDistributorComponent
Design hierarchy --- parent RRDistributorComponent child gRRDistributor
Design hierarchy --- parent xx2__Replicated child RRAggregatorComponent_1
Design hierarchy --- parent RRAggregatorComponent_1 child gRRArbiter
PCREPORT: module krPlus__Offloaded__add__Offloaded__add registered for pc moduleId is 221
PCREPORT: PC is registered name: in type 1 moduleId 221 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 221 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 221 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 221 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 221 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 221 portId 0
PCREPORT: module krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem registered for pc moduleId is 222
PCREPORT: PC is registered name: in type 1 moduleId 222 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 222 portId 2
PCREPORT: PC is registered name: add type 1 moduleId 222 portId 3
PCREPORT: PC is registered name: offloadRate type 2 moduleId 222 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 222 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 222 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 222 portId 0
PCREPORT: module kr registered for pc moduleId is 223
PCREPORT: PC is registered name: in type 1 moduleId 223 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 223 portId 2
PCREPORT: PC is registered name: partialAccumulatorMem type 1 moduleId 223 portId 3
PCREPORT: PC is registered name: add type 1 moduleId 223 portId 4
PCREPORT: PC is registered name: offloadRate type 2 moduleId 223 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 223 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 223 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 223 portId 0
PCREPORT: module pa registered for pc moduleId is 224
PCREPORT: PC is registered name: in type 1 moduleId 224 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 224 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 224 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 224 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 224 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 224 portId 0
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kr
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
PCREPORT: module add registered for pc moduleId is 225
PCREPORT: PC is registered name: in type 1 moduleId 225 portId 1
PCREPORT: PC is registered name: out type 1 moduleId 225 portId 2
PCREPORT: PC is registered name: offloadRate type 2 moduleId 225 portId 0
PCREPORT: PC is registered name: engineUtilization type 3 moduleId 225 portId 0
PCREPORT: PC is registered name: inTokens type 6 moduleId 225 portId 0
PCREPORT: PC is registered name: outTokens type 7 moduleId 225 portId 0
Design hierarchy --- parent krPlus__Offloaded__add__Offloaded__add child krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kr
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent krPlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent result__Chained__2__Chained child result__Chained_1__Chained
Design hierarchy --- parent result__Chained_1__Chained child kd
Design hierarchy --- parent kd child 
Design hierarchy --- parent kd child 
Design hierarchy --- parent kd child 
Design hierarchy --- parent result__Chained_1__Chained child xx2__Replicated
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child kePlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child kePlus__Offloaded__distanceFU__Offloaded__distanceFU
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child ke
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent ke child 
Design hierarchy --- parent kePlus__Offloaded__distanceFU__Offloaded__distanceFU child dFU__Offloaded__sqrt__Offloaded__sqrt
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child dFU__Offloaded__add2__Offloaded__add2
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child dFU__Offloaded__add1__Offloaded__add1
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child dFU__Offloaded__mul3__Offloaded__mul3
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child dFU__Offloaded__mul2__Offloaded__mul2
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child dFU__Offloaded__mul1__Offloaded__mul1
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child dFU__Offloaded__sub3__Offloaded__sub3
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child dFU__Offloaded__sub2__Offloaded__sub2
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child dFU__Offloaded__sub1__Offloaded__sub1
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child xx1
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent xx1 child 
Design hierarchy --- parent dFU__Offloaded__sub1__Offloaded__sub1 child sub1
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent sub1 child 
Design hierarchy --- parent dFU__Offloaded__sub2__Offloaded__sub2 child sub2
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent sub2 child 
Design hierarchy --- parent dFU__Offloaded__sub3__Offloaded__sub3 child sub3
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent sub3 child 
Design hierarchy --- parent dFU__Offloaded__mul1__Offloaded__mul1 child mul1
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent mul1 child 
Design hierarchy --- parent dFU__Offloaded__mul2__Offloaded__mul2 child mul2
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent mul2 child 
Design hierarchy --- parent dFU__Offloaded__mul3__Offloaded__mul3 child mul3
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent mul3 child 
Design hierarchy --- parent dFU__Offloaded__add1__Offloaded__add1 child add1
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent add1 child 
Design hierarchy --- parent dFU__Offloaded__add2__Offloaded__add2 child add2
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent add2 child 
Design hierarchy --- parent dFU__Offloaded__sqrt__Offloaded__sqrt child sqrt
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent sqrt child 
Design hierarchy --- parent kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem child cm
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent cm child 
Design hierarchy --- parent kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent kePlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent xx2__Replicated child RRDistributorComponent
Design hierarchy --- parent RRDistributorComponent child gRRDistributor
Design hierarchy --- parent xx2__Replicated child RRAggregatorComponent_1
Design hierarchy --- parent RRAggregatorComponent_1 child gRRArbiter
Design hierarchy --- parent result__Chained__2__Chained child krPlus__Offloaded__add__Offloaded__add
Design hierarchy --- parent krPlus__Offloaded__add__Offloaded__add child krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child kr
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent kr child 
Design hierarchy --- parent krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem child pa
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent pa child 
Design hierarchy --- parent krPlus__Offloaded__add__Offloaded__add child add
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
Design hierarchy --- parent add child 
PCREPORT: Performance counter reset received
PCREPORT: throughput 0.0068
PCREPORT: cycles 14734
PCREPORT: Performance counter pause ack received
PCREPORT: input back pressure add2 received 0.0000
PCREPORT: output back pressure add2 received 0.0000
PCREPORT: input back pressure add1 received 0.0000
PCREPORT: output back pressure add1 received 0.0000
PCREPORT: input back pressure sub1 received 0.0000
PCREPORT: output back pressure sub1 received 0.0000
PCREPORT: input back pressure mul2 received 0.0000
PCREPORT: output back pressure mul2 received 0.0000
PCREPORT: input back pressure result__Chained_1__Chained received 0.0000
PCREPORT: output back pressure result__Chained_1__Chained received 0.0000
PCREPORT: input back pressure add received 0.0000
PCREPORT: output back pressure add received 0.0000
PCREPORT: input back pressure sub2 received 0.0000
PCREPORT: output back pressure sub2 received 0.0000
PCREPORT: input back pressure sqrt received 0.0000
PCREPORT: output back pressure sqrt received 0.0000
PCREPORT: input back pressure krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: output back pressure krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: offload back pressure 3 krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: input back pressure krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: output back pressure krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: input back pressure xx2__Replicated received 0.0000
PCREPORT: output back pressure xx2__Replicated received 0.0000
PCREPORT: input back pressure mul1 received 0.0000
PCREPORT: output back pressure mul1 received 0.0000
PCREPORT: input back pressure xx1 received 0.0000
PCREPORT: output back pressure xx1 received 0.0000
PCREPORT: offload back pressure 3 xx1 received 0.0000
PCREPORT: offload back pressure 4 xx1 received 0.0000
PCREPORT: offload back pressure 5 xx1 received 0.0000
PCREPORT: offload back pressure 6 xx1 received 0.0000
PCREPORT: offload back pressure 7 xx1 received 0.0000
PCREPORT: offload back pressure 8 xx1 received 0.0000
PCREPORT: offload back pressure 9 xx1 received 0.0000
PCREPORT: offload back pressure 10 xx1 received 0.0000
PCREPORT: offload back pressure 11 xx1 received 0.0000
PCREPORT: input back pressure pa received 0.0000
PCREPORT: output back pressure pa received 0.0000
PCREPORT: input back pressure dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 7 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 8 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 9 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload back pressure 10 dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: input back pressure dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: output back pressure dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: input back pressure kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: output back pressure kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: offload back pressure 3 kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: input back pressure dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: input back pressure kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: output back pressure kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: input back pressure dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload back pressure 7 dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: input back pressure kd received 0.0000
PCREPORT: output back pressure kd received 0.3592
PCREPORT: input back pressure kr received 0.0195
PCREPORT: output back pressure kr received 0.0084
PCREPORT: offload back pressure 3 kr received 0.0000
PCREPORT: offload back pressure 4 kr received 0.0000
PCREPORT: input back pressure sub3 received 0.0000
PCREPORT: output back pressure sub3 received 0.0000
PCREPORT: input back pressure kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: output back pressure kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: offload back pressure 3 kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: offload back pressure 4 kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: input back pressure dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: input back pressure cm received 0.0000
PCREPORT: output back pressure cm received 0.0000
PCREPORT: input back pressure dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 7 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 8 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload back pressure 9 dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: input back pressure dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: input back pressure result__Chained__2__Chained received 0.0000
PCREPORT: output back pressure result__Chained__2__Chained received 0.0000
PCREPORT: input back pressure ke received 0.3592
PCREPORT: output back pressure ke received 0.0000
PCREPORT: offload back pressure 3 ke received 0.0000
PCREPORT: offload back pressure 4 ke received 0.0000
PCREPORT: offload back pressure 5 ke received 0.0000
PCREPORT: offload back pressure 6 ke received 0.0000
PCREPORT: input back pressure dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: input back pressure mul3 received 0.0000
PCREPORT: output back pressure mul3 received 0.0000
PCREPORT: input back pressure dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: output back pressure dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 3 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 4 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 5 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 6 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 7 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload back pressure 8 dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: input back pressure kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: output back pressure kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: offload back pressure 3 kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: offload back pressure 4 kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: offload back pressure 5 kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: offload rate add2 received 0.0014
PCREPORT: offload rate add1 received 0.0014
PCREPORT: offload rate sub1 received 0.0014
PCREPORT: offload rate mul2 received 0.0014
PCREPORT: offload rate result__Chained_1__Chained received 0.0000
PCREPORT: offload rate add received 0.0014
PCREPORT: offload rate sub2 received 0.0014
PCREPORT: offload rate sqrt received 0.0014
PCREPORT: offload rate krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: offload rate krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: offload rate xx2__Replicated received 0.0000
PCREPORT: offload rate mul1 received 0.0014
PCREPORT: offload rate xx1 received 0.0090
PCREPORT: offload rate pa received 0.0014
PCREPORT: offload rate dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: offload rate dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: offload rate kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: offload rate dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: offload rate kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: offload rate dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: offload rate kd received 0.0014
PCREPORT: offload rate kr received 0.0020
PCREPORT: offload rate sub3 received 0.0014
PCREPORT: offload rate kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: offload rate dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: offload rate cm received 0.0014
PCREPORT: offload rate dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: offload rate dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: offload rate result__Chained__2__Chained received 0.0000
PCREPORT: offload rate ke received 0.0096
PCREPORT: offload rate dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: offload rate mul3 received 0.0014
PCREPORT: offload rate dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: offload rate kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: engine utilization add2 received 0.0806
PCREPORT: engine utilization add1 received 0.0806
PCREPORT: engine utilization sub1 received 0.0806
PCREPORT: engine utilization mul2 received 0.2240
PCREPORT: engine utilization result__Chained_1__Chained received 0.0000
PCREPORT: engine utilization add received 0.0183
PCREPORT: engine utilization sub2 received 0.0806
PCREPORT: engine utilization sqrt received 0.2240
PCREPORT: engine utilization krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: engine utilization krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: engine utilization xx2__Replicated received 0.0000
PCREPORT: engine utilization mul1 received 0.2240
PCREPORT: engine utilization xx1 received 0.7615
PCREPORT: engine utilization pa received 0.0043
PCREPORT: engine utilization dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: engine utilization dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: engine utilization kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: engine utilization dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: engine utilization kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: engine utilization dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: engine utilization kd received 0.3977
PCREPORT: engine utilization kr received 1.4980
PCREPORT: engine utilization sub3 received 0.0806
PCREPORT: engine utilization kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: engine utilization dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: engine utilization cm received 0.0289
PCREPORT: engine utilization dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: engine utilization dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: engine utilization result__Chained__2__Chained received 0.0000
PCREPORT: engine utilization ke received 0.8447
PCREPORT: engine utilization dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: engine utilization mul3 received 0.2240
PCREPORT: engine utilization dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: engine utilization kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: in tokens add2 received 1.3200
PCREPORT: in tokens add1 received 1.3200
PCREPORT: in tokens sub1 received 1.3200
PCREPORT: in tokens mul2 received 1.3200
PCREPORT: in tokens result__Chained_1__Chained received 0.0000
PCREPORT: in tokens add received 0.3000
PCREPORT: in tokens sub2 received 1.3200
PCREPORT: in tokens sqrt received 1.3200
PCREPORT: in tokens krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: in tokens krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: in tokens xx2__Replicated received 0.0000
PCREPORT: in tokens mul1 received 1.3200
PCREPORT: in tokens xx1 received 1.3200
PCREPORT: in tokens pa received 0.2100
PCREPORT: in tokens dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: in tokens dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: in tokens kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: in tokens dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: in tokens kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: in tokens dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: in tokens kd received 1.1200
PCREPORT: in tokens kr received 0.1000
PCREPORT: in tokens sub3 received 1.3200
PCREPORT: in tokens kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: in tokens dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: in tokens cm received 1.4200
PCREPORT: in tokens dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: in tokens dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: in tokens result__Chained__2__Chained received 0.0000
PCREPORT: in tokens ke received 0.2300
PCREPORT: in tokens dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: in tokens mul3 received 1.3200
PCREPORT: in tokens dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: in tokens kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
PCREPORT: out tokens add2 received 1.3200
PCREPORT: out tokens add1 received 1.3200
PCREPORT: out tokens sub1 received 1.3200
PCREPORT: out tokens mul2 received 1.3200
PCREPORT: out tokens result__Chained_1__Chained received 0.0000
PCREPORT: out tokens add received 0.3000
PCREPORT: out tokens sub2 received 1.3200
PCREPORT: out tokens sqrt received 1.3200
PCREPORT: out tokens krPlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: out tokens krPlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: out tokens xx2__Replicated received 0.0000
PCREPORT: out tokens mul1 received 1.3200
PCREPORT: out tokens xx1 received 1.3200
PCREPORT: out tokens pa received 0.2100
PCREPORT: out tokens dFU__Offloaded__sub1__Offloaded__sub1 received 0.0000
PCREPORT: out tokens dFU__Offloaded__sqrt__Offloaded__sqrt received 0.0000
PCREPORT: out tokens kePlus__Offloaded__partialAccumulatorMem__Offloaded__partialAccumulatorMem received 0.0000
PCREPORT: out tokens dFU__Offloaded__mul3__Offloaded__mul3 received 0.0000
PCREPORT: out tokens kePlus__Offloaded__add__Offloaded__add received 0.0000
PCREPORT: out tokens dFU__Offloaded__mul1__Offloaded__mul1 received 0.0000
PCREPORT: out tokens kd received 1.8900
PCREPORT: out tokens kr received 0.0000
PCREPORT: out tokens sub3 received 1.3200
PCREPORT: out tokens kePlus__Offloaded__centeroidMem__Offloaded__centeroidMem received 0.0000
PCREPORT: out tokens dFU__Offloaded__mul2__Offloaded__mul2 received 0.0000
PCREPORT: out tokens cm received 1.4200
PCREPORT: out tokens dFU__Offloaded__sub2__Offloaded__sub2 received 0.0000
PCREPORT: out tokens dFU__Offloaded__add2__Offloaded__add2 received 0.0000
PCREPORT: out tokens result__Chained__2__Chained received 0.0000
PCREPORT: out tokens ke received 0.0000
PCREPORT: out tokens dFU__Offloaded__add1__Offloaded__add1 received 0.0000
PCREPORT: out tokens mul3 received 1.3200
PCREPORT: out tokens dFU__Offloaded__sub3__Offloaded__sub3 received 0.0000
PCREPORT: out tokens kePlus__Offloaded__distanceFU__Offloaded__distanceFU received 0.0000
//XX variable version 2
package Tutorial

import Chisel._
import Node._
import Literal._
import scala.collection.mutable.HashMap
import scala.collection.mutable.ArrayBuffer

class Top extends Component with include {
  val io = new gInOutBundle (() => new KEngineIO_t , () => new KEngineIO_t)

  val ke =  MTEngine("KEngine.c", #NUM_OF_THREADS)
  val kd =  Engine("KDistribute.c")
  val kr =  Engine("KReduce.c")
  val sub1 = FPDPAdder() 
  val sub2 = FPDPAdder()
  val sub3 = FPDPAdder()
  val mul1 = FPDPMultiplier() 
  val mul2 = FPDPMultiplier()
  val mul3 = FPDPMultiplier()
  val add1 = FPDPAdder()
  val add2 = FPDPAdder()
  val sqrt = FPDPSqrt() 
  val dFUab = ArrayBuffer((sub1, "sub1"), (sub2, "sub2"), (sub3, "sub3"), (mul1, "mul1"), (mul2, "mul2"), (mul3, "mul3"), (add1, "add1"), (add2, "add2"), (sqrt, "sqrt"))  
  val xx1 = MTEngine("distanceFU.c", #NUM_OF_DFU_THREADS)
  val dFU = Offload( xx1 , dFUab)
  val add = FPDPAdder() 
  val pa = Engine("pAccMem.c")
  val cm = Engine("cMem.c")
  val ab11 = ArrayBuffer((dFU, "distanceFU"), (cm, "centeroidMem"), (pa, "partialAccumulatorMem"), (add, "add"))
  val ab12 = ArrayBuffer((cm, "centeroidMem"), (pa, "partialAccumulatorMem"), (add, "add"))
  val kePlus = Offload(ke, ab11)
  val ab2 = ArrayBuffer((pa, "partialAccumulatorMem"), (add, "add"))
  val krPlus = Offload(kr, ab2)
  val xx2 = Replicate(kePlus, #NUM_OF_ENGINES)
  val result = Chain(kd,  xx2 , krPlus)
}
****************************************
