head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.6
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.4
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.2
	gdb_7_4-2011-12-13-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.04.17.44.21;	author vapier;	state Exp;
branches;
next	;


desc
@@


1.1
log
@sim: bfin: import testsuite

Now that the common sim testsuite code supports .S and .c files, we
can import the Blackfin testsuite.  There are about ~800 tests here,
so I'm only attaching a compressed patch of them.  Other than adding
files to sim/testsuite/sim/bfin/, the sim/configure.tgt file was
updated to mark Blackfin as having a testsuite, and sim/configure
regenerated.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@/*  SHIFT test program.
 *  Test r0, r1, A0 >>= BITMUX;
 */
# mach: bfin

.include "testutils.inc"
	start

	init_r_regs 0;
	ASTAT = r0;

// load r0=0x80000009
// load r1=0x10000009
// load r2=0x0000000f
// load r3=0x00000000
// load r4=0x80000008
// load r5=0x00000000
	loadsym P0, data0;
	loadsym P1, data0;
	R0 = [ P0 ++ ];
	R1 = [ P0 ++ ];
	R2 = [ P0 ++ ];
	R3 = [ P0 ++ ];
	R4 = [ P0 ++ ];
	R5 = [ P0 ++ ];

// insert two bits, both equal to 1
// A0: 00 0000 000f -> c0 0000 0003
// r0:    8000 0009 ->    4000 0004
// r1:    1000 0009 ->    0800 0004
	R0 = [ P1 + 0 ];
	R1 = [ P1 + 4 ];
	A0.w = R2;
	A0.x = R3.L;
	BITMUX( R0 , R1, A0) (ASR);
	R6 = A0.w;
	R7.L = A0.x;
	DBGA ( R6.L , 0x0003 );
	DBGA ( R6.H , 0x0000 );
	DBGA ( R7.L , 0xffc0 );
	DBGA ( R0.L , 0x0004 );
	DBGA ( R0.H , 0x4000 );
	DBGA ( R1.L , 0x0004 );
	DBGA ( R1.H , 0x0800 );

// insert two bits, one equal to 1, other to 0
// A0: 00 0000 000f -> 40 0000 0003
// r0:    8000 0009 ->    4000 0004
// r4:    8000 0008 ->    4000 0004
	R0 = [ P1 + 0 ];
	R4 = [ P1 + 16 ];
	A0.w = R2;
	A0.x = R3.L;
	BITMUX( R0 , R4, A0) (ASR);
	R6 = A0.w;
	R7.L = A0.x;
	DBGA ( R6.L , 0x0003 );
	DBGA ( R6.H , 0x0000 );
	DBGA ( R7.L , 0x0040 );
	DBGA ( R0.L , 0x0004 );
	DBGA ( R0.H , 0x4000 );
	DBGA ( R4.L , 0x0004 );
	DBGA ( R4.H , 0x4000 );

	pass

	.data
data0:
	.dw 0x0009
	.dw 0x8000

	.dw 0x0009
	.dw 0x1000

	.dw 0x000f
	.dw 0x0000

	.dw 0x0000
	.dw 0x0000

	.dw 0x0008
	.dw 0x8000

	.dw 0x0000
	.dw 0x0000
@
