I Implemented Cache controller to Mitigate the data Transfer between Main Memory and Processor.
Here I Implemented 2 Way set associative Multi-Word Cache Controller.
With word size of of 2 words per block.
Integrated with Main Memory of 1 word per block and it contains 1024 blocks.
L1 cache is defined with 8 blocks. Each of size 2 words per block and 2 blocks per set.
L1 Cache consists of 4 Sets.
