// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module BankedDataArray(
  input         clock,
  input         reset,
  output        io_read_0_ready,
  input         io_read_0_valid,
  input  [3:0]  io_read_0_bits_way_en,
  input  [47:0] io_read_0_bits_addr,
  input  [47:0] io_read_0_bits_addr_dup,
  input  [7:0]  io_read_0_bits_bankMask,
  input         io_read_0_bits_lqIdx_flag,
  input  [6:0]  io_read_0_bits_lqIdx_value,
  output        io_read_1_ready,
  input         io_read_1_valid,
  input  [3:0]  io_read_1_bits_way_en,
  input  [47:0] io_read_1_bits_addr,
  input  [47:0] io_read_1_bits_addr_dup,
  input  [7:0]  io_read_1_bits_bankMask,
  input         io_read_1_bits_lqIdx_flag,
  input  [6:0]  io_read_1_bits_lqIdx_value,
  output        io_read_2_ready,
  input         io_read_2_valid,
  input  [3:0]  io_read_2_bits_way_en,
  input  [47:0] io_read_2_bits_addr,
  input  [47:0] io_read_2_bits_addr_dup,
  input  [7:0]  io_read_2_bits_bankMask,
  input         io_read_2_bits_lqIdx_flag,
  input  [6:0]  io_read_2_bits_lqIdx_value,
  input         io_is128Req_0,
  input         io_is128Req_1,
  input         io_is128Req_2,
  output        io_readline_ready,
  input         io_readline_valid,
  input  [3:0]  io_readline_bits_way_en,
  input  [47:0] io_readline_bits_addr,
  input  [7:0]  io_readline_bits_rmask,
  input         io_readline_can_go,
  input         io_readline_stall,
  input         io_readline_can_resp,
  input         io_write_valid,
  input  [7:0]  io_write_bits_wmask,
  input  [63:0] io_write_bits_data_0,
  input  [63:0] io_write_bits_data_1,
  input  [63:0] io_write_bits_data_2,
  input  [63:0] io_write_bits_data_3,
  input  [63:0] io_write_bits_data_4,
  input  [63:0] io_write_bits_data_5,
  input  [63:0] io_write_bits_data_6,
  input  [63:0] io_write_bits_data_7,
  input         io_write_dup_0_valid,
  input  [3:0]  io_write_dup_0_bits_way_en,
  input  [47:0] io_write_dup_0_bits_addr,
  input         io_write_dup_1_valid,
  input  [3:0]  io_write_dup_1_bits_way_en,
  input  [47:0] io_write_dup_1_bits_addr,
  input         io_write_dup_2_valid,
  input  [3:0]  io_write_dup_2_bits_way_en,
  input  [47:0] io_write_dup_2_bits_addr,
  input         io_write_dup_3_valid,
  input  [3:0]  io_write_dup_3_bits_way_en,
  input  [47:0] io_write_dup_3_bits_addr,
  input         io_write_dup_4_valid,
  input  [3:0]  io_write_dup_4_bits_way_en,
  input  [47:0] io_write_dup_4_bits_addr,
  input         io_write_dup_5_valid,
  input  [3:0]  io_write_dup_5_bits_way_en,
  input  [47:0] io_write_dup_5_bits_addr,
  input         io_write_dup_6_valid,
  input  [3:0]  io_write_dup_6_bits_way_en,
  input  [47:0] io_write_dup_6_bits_addr,
  input         io_write_dup_7_valid,
  input  [3:0]  io_write_dup_7_bits_way_en,
  input  [47:0] io_write_dup_7_bits_addr,
  output [63:0] io_readline_resp_0_raw_data,
  output [63:0] io_readline_resp_1_raw_data,
  output [63:0] io_readline_resp_2_raw_data,
  output [63:0] io_readline_resp_3_raw_data,
  output [63:0] io_readline_resp_4_raw_data,
  output [63:0] io_readline_resp_5_raw_data,
  output [63:0] io_readline_resp_6_raw_data,
  output [63:0] io_readline_resp_7_raw_data,
  output        io_readline_error_delayed,
  output [63:0] io_read_resp_0_0_raw_data,
  output [63:0] io_read_resp_0_1_raw_data,
  output [63:0] io_read_resp_1_0_raw_data,
  output [63:0] io_read_resp_1_1_raw_data,
  output [63:0] io_read_resp_2_0_raw_data,
  output [63:0] io_read_resp_2_1_raw_data,
  output        io_read_error_delayed_0_0,
  output        io_read_error_delayed_0_1,
  output        io_read_error_delayed_1_0,
  output        io_read_error_delayed_1_1,
  output        io_read_error_delayed_2_0,
  output        io_read_error_delayed_2_1,
  output        io_bank_conflict_slow_0,
  output        io_bank_conflict_slow_1,
  output        io_bank_conflict_slow_2,
  output        io_pseudo_error_ready,
  input         io_pseudo_error_valid,
  input         io_pseudo_error_bits_0_valid,
  input  [63:0] io_pseudo_error_bits_0_mask,
  input         io_pseudo_error_bits_1_valid,
  input  [63:0] io_pseudo_error_bits_1_mask,
  input         io_pseudo_error_bits_2_valid,
  input  [63:0] io_pseudo_error_bits_2_mask,
  input         io_pseudo_error_bits_3_valid,
  input  [63:0] io_pseudo_error_bits_3_mask,
  input         io_pseudo_error_bits_4_valid,
  input  [63:0] io_pseudo_error_bits_4_mask,
  input         io_pseudo_error_bits_5_valid,
  input  [63:0] io_pseudo_error_bits_5_mask,
  input         io_pseudo_error_bits_6_valid,
  input  [63:0] io_pseudo_error_bits_6_mask,
  input         io_pseudo_error_bits_7_valid,
  input  [63:0] io_pseudo_error_bits_7_mask,
  input  [4:0]  boreChildrenBd_bore_array,
  input         boreChildrenBd_bore_all,
  input         boreChildrenBd_bore_req,
  output        boreChildrenBd_bore_ack,
  input         boreChildrenBd_bore_writeen,
  input         boreChildrenBd_bore_be,
  input  [8:0]  boreChildrenBd_bore_addr,
  input  [71:0] boreChildrenBd_bore_indata,
  input         boreChildrenBd_bore_readen,
  input  [8:0]  boreChildrenBd_bore_addr_rd,
  output [71:0] boreChildrenBd_bore_outdata,
  input         sigFromSrams_bore_ram_hold,
  input         sigFromSrams_bore_ram_bypass,
  input         sigFromSrams_bore_ram_bp_clken,
  input         sigFromSrams_bore_ram_aux_clk,
  input         sigFromSrams_bore_ram_aux_ckbp,
  input         sigFromSrams_bore_ram_mcp_hold,
  input         sigFromSrams_bore_cgen,
  input         sigFromSrams_bore_1_ram_hold,
  input         sigFromSrams_bore_1_ram_bypass,
  input         sigFromSrams_bore_1_ram_bp_clken,
  input         sigFromSrams_bore_1_ram_aux_clk,
  input         sigFromSrams_bore_1_ram_aux_ckbp,
  input         sigFromSrams_bore_1_ram_mcp_hold,
  input         sigFromSrams_bore_1_cgen,
  input         sigFromSrams_bore_2_ram_hold,
  input         sigFromSrams_bore_2_ram_bypass,
  input         sigFromSrams_bore_2_ram_bp_clken,
  input         sigFromSrams_bore_2_ram_aux_clk,
  input         sigFromSrams_bore_2_ram_aux_ckbp,
  input         sigFromSrams_bore_2_ram_mcp_hold,
  input         sigFromSrams_bore_2_cgen,
  input         sigFromSrams_bore_3_ram_hold,
  input         sigFromSrams_bore_3_ram_bypass,
  input         sigFromSrams_bore_3_ram_bp_clken,
  input         sigFromSrams_bore_3_ram_aux_clk,
  input         sigFromSrams_bore_3_ram_aux_ckbp,
  input         sigFromSrams_bore_3_ram_mcp_hold,
  input         sigFromSrams_bore_3_cgen,
  input         sigFromSrams_bore_4_ram_hold,
  input         sigFromSrams_bore_4_ram_bypass,
  input         sigFromSrams_bore_4_ram_bp_clken,
  input         sigFromSrams_bore_4_ram_aux_clk,
  input         sigFromSrams_bore_4_ram_aux_ckbp,
  input         sigFromSrams_bore_4_ram_mcp_hold,
  input         sigFromSrams_bore_4_cgen,
  input         sigFromSrams_bore_5_ram_hold,
  input         sigFromSrams_bore_5_ram_bypass,
  input         sigFromSrams_bore_5_ram_bp_clken,
  input         sigFromSrams_bore_5_ram_aux_clk,
  input         sigFromSrams_bore_5_ram_aux_ckbp,
  input         sigFromSrams_bore_5_ram_mcp_hold,
  input         sigFromSrams_bore_5_cgen,
  input         sigFromSrams_bore_6_ram_hold,
  input         sigFromSrams_bore_6_ram_bypass,
  input         sigFromSrams_bore_6_ram_bp_clken,
  input         sigFromSrams_bore_6_ram_aux_clk,
  input         sigFromSrams_bore_6_ram_aux_ckbp,
  input         sigFromSrams_bore_6_ram_mcp_hold,
  input         sigFromSrams_bore_6_cgen,
  input         sigFromSrams_bore_7_ram_hold,
  input         sigFromSrams_bore_7_ram_bypass,
  input         sigFromSrams_bore_7_ram_bp_clken,
  input         sigFromSrams_bore_7_ram_aux_clk,
  input         sigFromSrams_bore_7_ram_aux_ckbp,
  input         sigFromSrams_bore_7_ram_mcp_hold,
  input         sigFromSrams_bore_7_cgen,
  input         sigFromSrams_bore_8_ram_hold,
  input         sigFromSrams_bore_8_ram_bypass,
  input         sigFromSrams_bore_8_ram_bp_clken,
  input         sigFromSrams_bore_8_ram_aux_clk,
  input         sigFromSrams_bore_8_ram_aux_ckbp,
  input         sigFromSrams_bore_8_ram_mcp_hold,
  input         sigFromSrams_bore_8_cgen,
  input         sigFromSrams_bore_9_ram_hold,
  input         sigFromSrams_bore_9_ram_bypass,
  input         sigFromSrams_bore_9_ram_bp_clken,
  input         sigFromSrams_bore_9_ram_aux_clk,
  input         sigFromSrams_bore_9_ram_aux_ckbp,
  input         sigFromSrams_bore_9_ram_mcp_hold,
  input         sigFromSrams_bore_9_cgen,
  input         sigFromSrams_bore_10_ram_hold,
  input         sigFromSrams_bore_10_ram_bypass,
  input         sigFromSrams_bore_10_ram_bp_clken,
  input         sigFromSrams_bore_10_ram_aux_clk,
  input         sigFromSrams_bore_10_ram_aux_ckbp,
  input         sigFromSrams_bore_10_ram_mcp_hold,
  input         sigFromSrams_bore_10_cgen,
  input         sigFromSrams_bore_11_ram_hold,
  input         sigFromSrams_bore_11_ram_bypass,
  input         sigFromSrams_bore_11_ram_bp_clken,
  input         sigFromSrams_bore_11_ram_aux_clk,
  input         sigFromSrams_bore_11_ram_aux_ckbp,
  input         sigFromSrams_bore_11_ram_mcp_hold,
  input         sigFromSrams_bore_11_cgen,
  input         sigFromSrams_bore_12_ram_hold,
  input         sigFromSrams_bore_12_ram_bypass,
  input         sigFromSrams_bore_12_ram_bp_clken,
  input         sigFromSrams_bore_12_ram_aux_clk,
  input         sigFromSrams_bore_12_ram_aux_ckbp,
  input         sigFromSrams_bore_12_ram_mcp_hold,
  input         sigFromSrams_bore_12_cgen,
  input         sigFromSrams_bore_13_ram_hold,
  input         sigFromSrams_bore_13_ram_bypass,
  input         sigFromSrams_bore_13_ram_bp_clken,
  input         sigFromSrams_bore_13_ram_aux_clk,
  input         sigFromSrams_bore_13_ram_aux_ckbp,
  input         sigFromSrams_bore_13_ram_mcp_hold,
  input         sigFromSrams_bore_13_cgen,
  input         sigFromSrams_bore_14_ram_hold,
  input         sigFromSrams_bore_14_ram_bypass,
  input         sigFromSrams_bore_14_ram_bp_clken,
  input         sigFromSrams_bore_14_ram_aux_clk,
  input         sigFromSrams_bore_14_ram_aux_ckbp,
  input         sigFromSrams_bore_14_ram_mcp_hold,
  input         sigFromSrams_bore_14_cgen,
  input         sigFromSrams_bore_15_ram_hold,
  input         sigFromSrams_bore_15_ram_bypass,
  input         sigFromSrams_bore_15_ram_bp_clken,
  input         sigFromSrams_bore_15_ram_aux_clk,
  input         sigFromSrams_bore_15_ram_aux_ckbp,
  input         sigFromSrams_bore_15_ram_mcp_hold,
  input         sigFromSrams_bore_15_cgen,
  input         sigFromSrams_bore_16_ram_hold,
  input         sigFromSrams_bore_16_ram_bypass,
  input         sigFromSrams_bore_16_ram_bp_clken,
  input         sigFromSrams_bore_16_ram_aux_clk,
  input         sigFromSrams_bore_16_ram_aux_ckbp,
  input         sigFromSrams_bore_16_ram_mcp_hold,
  input         sigFromSrams_bore_16_cgen,
  input         sigFromSrams_bore_17_ram_hold,
  input         sigFromSrams_bore_17_ram_bypass,
  input         sigFromSrams_bore_17_ram_bp_clken,
  input         sigFromSrams_bore_17_ram_aux_clk,
  input         sigFromSrams_bore_17_ram_aux_ckbp,
  input         sigFromSrams_bore_17_ram_mcp_hold,
  input         sigFromSrams_bore_17_cgen,
  input         sigFromSrams_bore_18_ram_hold,
  input         sigFromSrams_bore_18_ram_bypass,
  input         sigFromSrams_bore_18_ram_bp_clken,
  input         sigFromSrams_bore_18_ram_aux_clk,
  input         sigFromSrams_bore_18_ram_aux_ckbp,
  input         sigFromSrams_bore_18_ram_mcp_hold,
  input         sigFromSrams_bore_18_cgen,
  input         sigFromSrams_bore_19_ram_hold,
  input         sigFromSrams_bore_19_ram_bypass,
  input         sigFromSrams_bore_19_ram_bp_clken,
  input         sigFromSrams_bore_19_ram_aux_clk,
  input         sigFromSrams_bore_19_ram_aux_ckbp,
  input         sigFromSrams_bore_19_ram_mcp_hold,
  input         sigFromSrams_bore_19_cgen,
  input         sigFromSrams_bore_20_ram_hold,
  input         sigFromSrams_bore_20_ram_bypass,
  input         sigFromSrams_bore_20_ram_bp_clken,
  input         sigFromSrams_bore_20_ram_aux_clk,
  input         sigFromSrams_bore_20_ram_aux_ckbp,
  input         sigFromSrams_bore_20_ram_mcp_hold,
  input         sigFromSrams_bore_20_cgen,
  input         sigFromSrams_bore_21_ram_hold,
  input         sigFromSrams_bore_21_ram_bypass,
  input         sigFromSrams_bore_21_ram_bp_clken,
  input         sigFromSrams_bore_21_ram_aux_clk,
  input         sigFromSrams_bore_21_ram_aux_ckbp,
  input         sigFromSrams_bore_21_ram_mcp_hold,
  input         sigFromSrams_bore_21_cgen,
  input         sigFromSrams_bore_22_ram_hold,
  input         sigFromSrams_bore_22_ram_bypass,
  input         sigFromSrams_bore_22_ram_bp_clken,
  input         sigFromSrams_bore_22_ram_aux_clk,
  input         sigFromSrams_bore_22_ram_aux_ckbp,
  input         sigFromSrams_bore_22_ram_mcp_hold,
  input         sigFromSrams_bore_22_cgen,
  input         sigFromSrams_bore_23_ram_hold,
  input         sigFromSrams_bore_23_ram_bypass,
  input         sigFromSrams_bore_23_ram_bp_clken,
  input         sigFromSrams_bore_23_ram_aux_clk,
  input         sigFromSrams_bore_23_ram_aux_ckbp,
  input         sigFromSrams_bore_23_ram_mcp_hold,
  input         sigFromSrams_bore_23_cgen,
  input         sigFromSrams_bore_24_ram_hold,
  input         sigFromSrams_bore_24_ram_bypass,
  input         sigFromSrams_bore_24_ram_bp_clken,
  input         sigFromSrams_bore_24_ram_aux_clk,
  input         sigFromSrams_bore_24_ram_aux_ckbp,
  input         sigFromSrams_bore_24_ram_mcp_hold,
  input         sigFromSrams_bore_24_cgen,
  input         sigFromSrams_bore_25_ram_hold,
  input         sigFromSrams_bore_25_ram_bypass,
  input         sigFromSrams_bore_25_ram_bp_clken,
  input         sigFromSrams_bore_25_ram_aux_clk,
  input         sigFromSrams_bore_25_ram_aux_ckbp,
  input         sigFromSrams_bore_25_ram_mcp_hold,
  input         sigFromSrams_bore_25_cgen,
  input         sigFromSrams_bore_26_ram_hold,
  input         sigFromSrams_bore_26_ram_bypass,
  input         sigFromSrams_bore_26_ram_bp_clken,
  input         sigFromSrams_bore_26_ram_aux_clk,
  input         sigFromSrams_bore_26_ram_aux_ckbp,
  input         sigFromSrams_bore_26_ram_mcp_hold,
  input         sigFromSrams_bore_26_cgen,
  input         sigFromSrams_bore_27_ram_hold,
  input         sigFromSrams_bore_27_ram_bypass,
  input         sigFromSrams_bore_27_ram_bp_clken,
  input         sigFromSrams_bore_27_ram_aux_clk,
  input         sigFromSrams_bore_27_ram_aux_ckbp,
  input         sigFromSrams_bore_27_ram_mcp_hold,
  input         sigFromSrams_bore_27_cgen,
  input         sigFromSrams_bore_28_ram_hold,
  input         sigFromSrams_bore_28_ram_bypass,
  input         sigFromSrams_bore_28_ram_bp_clken,
  input         sigFromSrams_bore_28_ram_aux_clk,
  input         sigFromSrams_bore_28_ram_aux_ckbp,
  input         sigFromSrams_bore_28_ram_mcp_hold,
  input         sigFromSrams_bore_28_cgen,
  input         sigFromSrams_bore_29_ram_hold,
  input         sigFromSrams_bore_29_ram_bypass,
  input         sigFromSrams_bore_29_ram_bp_clken,
  input         sigFromSrams_bore_29_ram_aux_clk,
  input         sigFromSrams_bore_29_ram_aux_ckbp,
  input         sigFromSrams_bore_29_ram_mcp_hold,
  input         sigFromSrams_bore_29_cgen,
  input         sigFromSrams_bore_30_ram_hold,
  input         sigFromSrams_bore_30_ram_bypass,
  input         sigFromSrams_bore_30_ram_bp_clken,
  input         sigFromSrams_bore_30_ram_aux_clk,
  input         sigFromSrams_bore_30_ram_aux_ckbp,
  input         sigFromSrams_bore_30_ram_mcp_hold,
  input         sigFromSrams_bore_30_cgen,
  input         sigFromSrams_bore_31_ram_hold,
  input         sigFromSrams_bore_31_ram_bypass,
  input         sigFromSrams_bore_31_ram_bp_clken,
  input         sigFromSrams_bore_31_ram_aux_clk,
  input         sigFromSrams_bore_31_ram_aux_ckbp,
  input         sigFromSrams_bore_31_ram_mcp_hold,
  input         sigFromSrams_bore_31_cgen
);

  wire [71:0]      bd_outdata;
  wire [71:0]      childBd_31_rdata;
  wire [71:0]      childBd_30_rdata;
  wire [71:0]      childBd_29_rdata;
  wire [71:0]      childBd_28_rdata;
  wire [71:0]      childBd_27_rdata;
  wire [71:0]      childBd_26_rdata;
  wire [71:0]      childBd_25_rdata;
  wire [71:0]      childBd_24_rdata;
  wire [71:0]      childBd_23_rdata;
  wire [71:0]      childBd_22_rdata;
  wire [71:0]      childBd_21_rdata;
  wire [71:0]      childBd_20_rdata;
  wire [71:0]      childBd_19_rdata;
  wire [71:0]      childBd_18_rdata;
  wire [71:0]      childBd_17_rdata;
  wire [71:0]      childBd_16_rdata;
  wire [71:0]      childBd_15_rdata;
  wire [71:0]      childBd_14_rdata;
  wire [71:0]      childBd_13_rdata;
  wire [71:0]      childBd_12_rdata;
  wire [71:0]      childBd_11_rdata;
  wire [71:0]      childBd_10_rdata;
  wire [71:0]      childBd_9_rdata;
  wire [71:0]      childBd_8_rdata;
  wire [71:0]      childBd_7_rdata;
  wire [71:0]      childBd_6_rdata;
  wire [71:0]      childBd_5_rdata;
  wire [71:0]      childBd_4_rdata;
  wire [71:0]      childBd_3_rdata;
  wire [71:0]      childBd_2_rdata;
  wire [71:0]      childBd_1_rdata;
  wire [71:0]      childBd_rdata;
  reg  [63:0]      r_8_7_raw_data;
  reg  [7:0]       r_8_7_ecc;
  reg  [63:0]      r_8_6_raw_data;
  reg  [7:0]       r_8_6_ecc;
  reg  [63:0]      r_8_5_raw_data;
  reg  [7:0]       r_8_5_ecc;
  reg  [63:0]      r_8_4_raw_data;
  reg  [7:0]       r_8_4_ecc;
  reg  [63:0]      r_8_3_raw_data;
  reg  [7:0]       r_8_3_ecc;
  reg  [63:0]      r_8_2_raw_data;
  reg  [7:0]       r_8_2_ecc;
  reg  [63:0]      r_8_1_raw_data;
  reg  [7:0]       r_8_1_ecc;
  reg  [63:0]      r_8_0_raw_data;
  reg  [7:0]       r_8_0_ecc;
  wire             _mbistPl_mbist_ack;
  wire             _mbistPl_toSRAM_0_ack;
  wire             _mbistPl_toSRAM_1_re;
  wire             _mbistPl_toSRAM_1_ack;
  wire             _mbistPl_toSRAM_2_re;
  wire             _mbistPl_toSRAM_2_ack;
  wire             _mbistPl_toSRAM_3_re;
  wire             _mbistPl_toSRAM_3_ack;
  wire             _mbistPl_toSRAM_4_ack;
  wire             _mbistPl_toSRAM_5_re;
  wire             _mbistPl_toSRAM_5_ack;
  wire             _mbistPl_toSRAM_6_re;
  wire             _mbistPl_toSRAM_6_ack;
  wire             _mbistPl_toSRAM_7_re;
  wire             _mbistPl_toSRAM_7_ack;
  wire             _mbistPl_toSRAM_8_ack;
  wire             _mbistPl_toSRAM_9_re;
  wire             _mbistPl_toSRAM_9_ack;
  wire             _mbistPl_toSRAM_10_re;
  wire             _mbistPl_toSRAM_10_ack;
  wire             _mbistPl_toSRAM_11_re;
  wire             _mbistPl_toSRAM_11_ack;
  wire             _mbistPl_toSRAM_12_ack;
  wire             _mbistPl_toSRAM_13_re;
  wire             _mbistPl_toSRAM_13_ack;
  wire             _mbistPl_toSRAM_14_re;
  wire             _mbistPl_toSRAM_14_ack;
  wire             _mbistPl_toSRAM_15_re;
  wire             _mbistPl_toSRAM_15_ack;
  wire             _mbistPl_toSRAM_16_ack;
  wire             _mbistPl_toSRAM_17_re;
  wire             _mbistPl_toSRAM_17_ack;
  wire             _mbistPl_toSRAM_18_re;
  wire             _mbistPl_toSRAM_18_ack;
  wire             _mbistPl_toSRAM_19_re;
  wire             _mbistPl_toSRAM_19_ack;
  wire             _mbistPl_toSRAM_20_ack;
  wire             _mbistPl_toSRAM_21_re;
  wire             _mbistPl_toSRAM_21_ack;
  wire             _mbistPl_toSRAM_22_re;
  wire             _mbistPl_toSRAM_22_ack;
  wire             _mbistPl_toSRAM_23_re;
  wire             _mbistPl_toSRAM_23_ack;
  wire             _mbistPl_toSRAM_24_ack;
  wire             _mbistPl_toSRAM_25_re;
  wire             _mbistPl_toSRAM_25_ack;
  wire             _mbistPl_toSRAM_26_re;
  wire             _mbistPl_toSRAM_26_ack;
  wire             _mbistPl_toSRAM_27_re;
  wire             _mbistPl_toSRAM_27_ack;
  wire             _mbistPl_toSRAM_28_ack;
  wire             _mbistPl_toSRAM_29_re;
  wire             _mbistPl_toSRAM_29_ack;
  wire             _mbistPl_toSRAM_30_re;
  wire             _mbistPl_toSRAM_30_ack;
  wire             _mbistPl_toSRAM_31_re;
  wire             _mbistPl_toSRAM_31_ack;
  wire [71:0]      _data_banks_0_7_io_r_data_0;
  wire [71:0]      _data_banks_0_7_io_r_data_1;
  wire [71:0]      _data_banks_0_7_io_r_data_2;
  wire [71:0]      _data_banks_0_7_io_r_data_3;
  wire [71:0]      _data_banks_0_6_io_r_data_0;
  wire [71:0]      _data_banks_0_6_io_r_data_1;
  wire [71:0]      _data_banks_0_6_io_r_data_2;
  wire [71:0]      _data_banks_0_6_io_r_data_3;
  wire [71:0]      _data_banks_0_5_io_r_data_0;
  wire [71:0]      _data_banks_0_5_io_r_data_1;
  wire [71:0]      _data_banks_0_5_io_r_data_2;
  wire [71:0]      _data_banks_0_5_io_r_data_3;
  wire [71:0]      _data_banks_0_4_io_r_data_0;
  wire [71:0]      _data_banks_0_4_io_r_data_1;
  wire [71:0]      _data_banks_0_4_io_r_data_2;
  wire [71:0]      _data_banks_0_4_io_r_data_3;
  wire [71:0]      _data_banks_0_3_io_r_data_0;
  wire [71:0]      _data_banks_0_3_io_r_data_1;
  wire [71:0]      _data_banks_0_3_io_r_data_2;
  wire [71:0]      _data_banks_0_3_io_r_data_3;
  wire [71:0]      _data_banks_0_2_io_r_data_0;
  wire [71:0]      _data_banks_0_2_io_r_data_1;
  wire [71:0]      _data_banks_0_2_io_r_data_2;
  wire [71:0]      _data_banks_0_2_io_r_data_3;
  wire [71:0]      _data_banks_0_1_io_r_data_0;
  wire [71:0]      _data_banks_0_1_io_r_data_1;
  wire [71:0]      _data_banks_0_1_io_r_data_2;
  wire [71:0]      _data_banks_0_1_io_r_data_3;
  wire [71:0]      _data_banks_0_0_io_r_data_0;
  wire [71:0]      _data_banks_0_0_io_r_data_1;
  wire [71:0]      _data_banks_0_0_io_r_data_2;
  wire [71:0]      _data_banks_0_0_io_r_data_3;
  wire [4:0]       bd_array = boreChildrenBd_bore_array;
  wire             bd_all = boreChildrenBd_bore_all;
  wire             bd_req = boreChildrenBd_bore_req;
  wire             bd_writeen = boreChildrenBd_bore_writeen;
  wire             bd_be = boreChildrenBd_bore_be;
  wire [8:0]       bd_addr = boreChildrenBd_bore_addr;
  wire [71:0]      bd_indata = boreChildrenBd_bore_indata;
  wire             bd_readen = boreChildrenBd_bore_readen;
  wire [8:0]       bd_addr_rd = boreChildrenBd_bore_addr_rd;
  reg  [7:0]       write_bank_mask_reg;
  reg  [63:0]      write_data_reg_0;
  reg  [63:0]      write_data_reg_1;
  reg  [63:0]      write_data_reg_2;
  reg  [63:0]      write_data_reg_3;
  reg  [63:0]      write_data_reg_4;
  reg  [63:0]      write_data_reg_5;
  reg  [63:0]      write_data_reg_6;
  reg  [63:0]      write_data_reg_7;
  reg              write_valid_reg;
  reg              write_valid_dup_reg_0;
  reg              write_valid_dup_reg_1;
  reg              write_valid_dup_reg_2;
  reg              write_valid_dup_reg_3;
  reg              write_valid_dup_reg_4;
  reg              write_valid_dup_reg_5;
  reg              write_valid_dup_reg_6;
  reg              write_valid_dup_reg_7;
  reg  [3:0]       write_wayen_dup_reg_0;
  reg  [3:0]       write_wayen_dup_reg_1;
  reg  [3:0]       write_wayen_dup_reg_2;
  reg  [3:0]       write_wayen_dup_reg_3;
  reg  [3:0]       write_wayen_dup_reg_4;
  reg  [3:0]       write_wayen_dup_reg_5;
  reg  [3:0]       write_wayen_dup_reg_6;
  reg  [3:0]       write_wayen_dup_reg_7;
  reg  [7:0]       write_set_addr_dup_reg_0;
  reg  [7:0]       write_set_addr_dup_reg_1;
  reg  [7:0]       write_set_addr_dup_reg_2;
  reg  [7:0]       write_set_addr_dup_reg_3;
  reg  [7:0]       write_set_addr_dup_reg_4;
  reg  [7:0]       write_set_addr_dup_reg_5;
  reg  [7:0]       write_set_addr_dup_reg_6;
  reg  [7:0]       write_set_addr_dup_reg_7;
  wire [2:0]       bank_addrs_0_1 =
    io_is128Req_0 ? 3'(io_read_0_bits_addr[5:3] + 3'h1) : io_read_0_bits_addr[5:3];
  wire [2:0]       bank_addrs_dup_0_1 =
    io_is128Req_0
      ? 3'(io_read_0_bits_addr_dup[5:3] + 3'h1)
      : io_read_0_bits_addr_dup[5:3];
  wire [2:0]       bank_addrs_1_1 =
    io_is128Req_1 ? 3'(io_read_1_bits_addr[5:3] + 3'h1) : io_read_1_bits_addr[5:3];
  wire [2:0]       bank_addrs_dup_1_1 =
    io_is128Req_1
      ? 3'(io_read_1_bits_addr_dup[5:3] + 3'h1)
      : io_read_1_bits_addr_dup[5:3];
  wire [2:0]       bank_addrs_2_1 =
    io_is128Req_2 ? 3'(io_read_2_bits_addr[5:3] + 3'h1) : io_read_2_bits_addr[5:3];
  wire             load_req_with_bank_conflict_0 =
    io_read_0_valid & io_read_1_valid
    & (|(io_read_0_bits_bankMask & io_read_1_bits_bankMask))
    & io_read_0_bits_addr[13:6] != io_read_1_bits_addr[13:6] | io_read_0_valid
    & io_read_2_valid & (|(io_read_0_bits_bankMask & io_read_2_bits_bankMask))
    & io_read_0_bits_addr[13:6] != io_read_2_bits_addr[13:6];
  wire             load_req_with_bank_conflict_1 =
    io_read_1_valid & io_read_0_valid
    & (|(io_read_1_bits_bankMask & io_read_0_bits_bankMask))
    & io_read_1_bits_addr[13:6] != io_read_0_bits_addr[13:6] | io_read_1_valid
    & io_read_2_valid & (|(io_read_1_bits_bankMask & io_read_2_bits_bankMask))
    & io_read_1_bits_addr[13:6] != io_read_2_bits_addr[13:6];
  wire             load_req_with_bank_conflict_2 =
    io_read_2_valid & io_read_0_valid
    & (|(io_read_2_bits_bankMask & io_read_0_bits_bankMask))
    & io_read_2_bits_addr[13:6] != io_read_0_bits_addr[13:6] | io_read_2_valid
    & io_read_1_valid & (|(io_read_2_bits_bankMask & io_read_1_bits_bankMask))
    & io_read_2_bits_addr[13:6] != io_read_1_bits_addr[13:6];
  wire             load_req_bank_conflict_selcet_bSel =
    io_read_1_bits_lqIdx_flag ^ io_read_2_bits_lqIdx_flag
    ^ io_read_1_bits_lqIdx_value > io_read_2_bits_lqIdx_value;
  wire             _load_req_bank_conflict_selcet_idx_T =
    load_req_with_bank_conflict_1 & load_req_with_bank_conflict_2;
  wire             _load_req_bank_conflict_selcet_bits_T_3 =
    load_req_with_bank_conflict_1 & ~load_req_with_bank_conflict_2;
  wire [1:0]       load_req_bank_conflict_selcet_idx =
    _load_req_bank_conflict_selcet_idx_T
      ? (load_req_bank_conflict_selcet_bSel ? 2'h2 : 2'h1)
      : load_req_with_bank_conflict_1 & ~load_req_with_bank_conflict_2 ? 2'h1 : 2'h2;
  wire             _load_req_bank_conflict_selcet_T =
    load_req_with_bank_conflict_1 | load_req_with_bank_conflict_2;
  wire [1:0]       load_req_bank_conflict_selcet_2 =
    load_req_with_bank_conflict_0 & _load_req_bank_conflict_selcet_T
      ? (io_read_0_bits_lqIdx_flag
         ^ (_load_req_bank_conflict_selcet_idx_T
              ? (load_req_bank_conflict_selcet_bSel
                   ? io_read_2_bits_lqIdx_flag
                   : io_read_1_bits_lqIdx_flag)
              : _load_req_bank_conflict_selcet_bits_T_3
                  ? io_read_1_bits_lqIdx_flag
                  : io_read_2_bits_lqIdx_flag)
         ^ io_read_0_bits_lqIdx_value > (_load_req_bank_conflict_selcet_idx_T
                                           ? (load_req_bank_conflict_selcet_bSel
                                                ? io_read_2_bits_lqIdx_value
                                                : io_read_1_bits_lqIdx_value)
                                           : _load_req_bank_conflict_selcet_bits_T_3
                                               ? io_read_1_bits_lqIdx_value
                                               : io_read_2_bits_lqIdx_value)
           ? load_req_bank_conflict_selcet_idx
           : 2'h0)
      : load_req_with_bank_conflict_0 & ~_load_req_bank_conflict_selcet_T
          ? 2'h0
          : load_req_bank_conflict_selcet_idx;
  wire             rr_bank_conflict_oldest_0 =
    (|load_req_bank_conflict_selcet_2) & load_req_with_bank_conflict_0;
  wire             rr_bank_conflict_oldest_1 =
    load_req_bank_conflict_selcet_2 != 2'h1 & load_req_with_bank_conflict_1;
  wire             rr_bank_conflict_oldest_2 =
    load_req_bank_conflict_selcet_2 != 2'h2 & load_req_with_bank_conflict_2;
  wire [7:0]       _wr_bank_conflict_T_3 =
    write_bank_mask_reg >> io_read_0_bits_addr[5:3];
  wire [7:0]       _wr_bank_conflict_T_5 = write_bank_mask_reg >> bank_addrs_0_1;
  wire             wr_bank_conflict_0 =
    io_read_0_valid & write_valid_reg
    & (_wr_bank_conflict_T_3[0] | _wr_bank_conflict_T_5[0] & io_is128Req_0);
  wire [7:0]       _wr_bank_conflict_T_12 =
    write_bank_mask_reg >> io_read_1_bits_addr[5:3];
  wire [7:0]       _wr_bank_conflict_T_14 = write_bank_mask_reg >> bank_addrs_1_1;
  wire             wr_bank_conflict_1 =
    io_read_1_valid & write_valid_reg
    & (_wr_bank_conflict_T_12[0] | _wr_bank_conflict_T_14[0] & io_is128Req_1);
  wire [7:0]       _wr_bank_conflict_T_21 =
    write_bank_mask_reg >> io_read_2_bits_addr[5:3];
  wire [7:0]       _wr_bank_conflict_T_23 = write_bank_mask_reg >> bank_addrs_2_1;
  wire             wr_bank_conflict_2 =
    io_read_2_valid & write_valid_reg
    & (_wr_bank_conflict_T_21[0] | _wr_bank_conflict_T_23[0] & io_is128Req_2);
  wire             _wrl_bank_conflict_T = io_readline_valid & write_valid_reg;
  reg              real_other_bank_conflict_reg;
  reg              real_rr_bank_conflict_reg;
  wire             io_bank_conflict_slow_0_0 =
    real_other_bank_conflict_reg | real_rr_bank_conflict_reg;
  reg              real_other_bank_conflict_reg_1;
  reg              real_rr_bank_conflict_reg_1;
  wire             io_bank_conflict_slow_1_0 =
    real_other_bank_conflict_reg_1 | real_rr_bank_conflict_reg_1;
  reg              real_other_bank_conflict_reg_2;
  reg              real_rr_bank_conflict_reg_2;
  wire             io_bank_conflict_slow_2_0 =
    real_other_bank_conflict_reg_2 | real_rr_bank_conflict_reg_2;
  wire             _pseudo_data_toggle_mask_T =
    io_pseudo_error_valid & io_pseudo_error_bits_0_valid;
  wire             _pseudo_data_toggle_mask_T_1 =
    io_pseudo_error_valid & io_pseudo_error_bits_1_valid;
  wire             _pseudo_data_toggle_mask_T_2 =
    io_pseudo_error_valid & io_pseudo_error_bits_2_valid;
  wire             _pseudo_data_toggle_mask_T_3 =
    io_pseudo_error_valid & io_pseudo_error_bits_3_valid;
  wire             _pseudo_data_toggle_mask_T_4 =
    io_pseudo_error_valid & io_pseudo_error_bits_4_valid;
  wire             _pseudo_data_toggle_mask_T_5 =
    io_pseudo_error_valid & io_pseudo_error_bits_5_valid;
  wire             _pseudo_data_toggle_mask_T_6 =
    io_pseudo_error_valid & io_pseudo_error_bits_6_valid;
  wire             _pseudo_data_toggle_mask_T_7 =
    io_pseudo_error_valid & io_pseudo_error_bits_7_valid;
  reg              io_pseudo_error_ready_REG;
  wire             read_enable =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h0 | bank_addrs_2_1 == 3'h0 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       io_read_1_valid
         & (io_read_1_bits_addr[5:3] == 3'h0 | bank_addrs_1_1 == 3'h0 & io_is128Req_1)
         & ~rr_bank_conflict_oldest_1,
       io_read_0_valid
         & (io_read_0_bits_addr[5:3] == 3'h0 | bank_addrs_0_1 == 3'h0 & io_is128Req_0)
         & ~rr_bank_conflict_oldest_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_0_0_raw_data =
    _data_banks_0_0_io_r_data_0[63:0]
    ^ (_mbistPl_toSRAM_0_ack | ~_pseudo_data_toggle_mask_T
         ? 64'h0
         : io_pseudo_error_bits_0_mask);
  reg              ecc_data_delayed_REG;
  reg  [71:0]      ecc_data_delayed;
  wire [63:0]      bank_result_0_0_1_raw_data =
    _data_banks_0_0_io_r_data_1[63:0]
    ^ (_mbistPl_toSRAM_1_ack | ~_pseudo_data_toggle_mask_T
         ? 64'h0
         : io_pseudo_error_bits_0_mask);
  reg              ecc_data_delayed_REG_1;
  reg  [71:0]      ecc_data_delayed_1;
  wire [63:0]      bank_result_0_0_2_raw_data =
    _data_banks_0_0_io_r_data_2[63:0]
    ^ (_mbistPl_toSRAM_2_ack | ~_pseudo_data_toggle_mask_T
         ? 64'h0
         : io_pseudo_error_bits_0_mask);
  reg              ecc_data_delayed_REG_2;
  reg  [71:0]      ecc_data_delayed_2;
  wire [63:0]      bank_result_0_0_3_raw_data =
    _data_banks_0_0_io_r_data_3[63:0]
    ^ (_mbistPl_toSRAM_3_ack | ~_pseudo_data_toggle_mask_T
         ? 64'h0
         : io_pseudo_error_bits_0_mask);
  reg              ecc_data_delayed_REG_3;
  reg  [71:0]      ecc_data_delayed_3;
  wire             read_enable_1 =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h1 | bank_addrs_2_1 == 3'h1 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       io_read_1_valid
         & (io_read_1_bits_addr[5:3] == 3'h1 | bank_addrs_1_1 == 3'h1 & io_is128Req_1)
         & ~rr_bank_conflict_oldest_1,
       io_read_0_valid
         & (io_read_0_bits_addr[5:3] == 3'h1 | bank_addrs_0_1 == 3'h1 & io_is128Req_0)
         & ~rr_bank_conflict_oldest_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_1_0_raw_data =
    _data_banks_0_1_io_r_data_0[63:0]
    ^ (_mbistPl_toSRAM_4_ack | ~_pseudo_data_toggle_mask_T_1
         ? 64'h0
         : io_pseudo_error_bits_1_mask);
  reg              ecc_data_delayed_REG_4;
  reg  [71:0]      ecc_data_delayed_4;
  wire [63:0]      bank_result_0_1_1_raw_data =
    _data_banks_0_1_io_r_data_1[63:0]
    ^ (_mbistPl_toSRAM_5_ack | ~_pseudo_data_toggle_mask_T_1
         ? 64'h0
         : io_pseudo_error_bits_1_mask);
  reg              ecc_data_delayed_REG_5;
  reg  [71:0]      ecc_data_delayed_5;
  wire [63:0]      bank_result_0_1_2_raw_data =
    _data_banks_0_1_io_r_data_2[63:0]
    ^ (_mbistPl_toSRAM_6_ack | ~_pseudo_data_toggle_mask_T_1
         ? 64'h0
         : io_pseudo_error_bits_1_mask);
  reg              ecc_data_delayed_REG_6;
  reg  [71:0]      ecc_data_delayed_6;
  wire [63:0]      bank_result_0_1_3_raw_data =
    _data_banks_0_1_io_r_data_3[63:0]
    ^ (_mbistPl_toSRAM_7_ack | ~_pseudo_data_toggle_mask_T_1
         ? 64'h0
         : io_pseudo_error_bits_1_mask);
  reg              ecc_data_delayed_REG_7;
  reg  [71:0]      ecc_data_delayed_7;
  wire             read_enable_2 =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h2 | bank_addrs_2_1 == 3'h2 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       io_read_1_valid
         & (io_read_1_bits_addr[5:3] == 3'h2 | bank_addrs_1_1 == 3'h2 & io_is128Req_1)
         & ~rr_bank_conflict_oldest_1,
       io_read_0_valid
         & (io_read_0_bits_addr[5:3] == 3'h2 | bank_addrs_0_1 == 3'h2 & io_is128Req_0)
         & ~rr_bank_conflict_oldest_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_2_0_raw_data =
    _data_banks_0_2_io_r_data_0[63:0]
    ^ (_mbistPl_toSRAM_8_ack | ~_pseudo_data_toggle_mask_T_2
         ? 64'h0
         : io_pseudo_error_bits_2_mask);
  reg              ecc_data_delayed_REG_8;
  reg  [71:0]      ecc_data_delayed_8;
  wire [63:0]      bank_result_0_2_1_raw_data =
    _data_banks_0_2_io_r_data_1[63:0]
    ^ (_mbistPl_toSRAM_9_ack | ~_pseudo_data_toggle_mask_T_2
         ? 64'h0
         : io_pseudo_error_bits_2_mask);
  reg              ecc_data_delayed_REG_9;
  reg  [71:0]      ecc_data_delayed_9;
  wire [63:0]      bank_result_0_2_2_raw_data =
    _data_banks_0_2_io_r_data_2[63:0]
    ^ (_mbistPl_toSRAM_10_ack | ~_pseudo_data_toggle_mask_T_2
         ? 64'h0
         : io_pseudo_error_bits_2_mask);
  reg              ecc_data_delayed_REG_10;
  reg  [71:0]      ecc_data_delayed_10;
  wire [63:0]      bank_result_0_2_3_raw_data =
    _data_banks_0_2_io_r_data_3[63:0]
    ^ (_mbistPl_toSRAM_11_ack | ~_pseudo_data_toggle_mask_T_2
         ? 64'h0
         : io_pseudo_error_bits_2_mask);
  reg              ecc_data_delayed_REG_11;
  reg  [71:0]      ecc_data_delayed_11;
  wire             read_enable_3 =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h3 | bank_addrs_2_1 == 3'h3 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       io_read_1_valid
         & (io_read_1_bits_addr[5:3] == 3'h3 | bank_addrs_1_1 == 3'h3 & io_is128Req_1)
         & ~rr_bank_conflict_oldest_1,
       io_read_0_valid
         & (io_read_0_bits_addr[5:3] == 3'h3 | bank_addrs_0_1 == 3'h3 & io_is128Req_0)
         & ~rr_bank_conflict_oldest_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_3_0_raw_data =
    _data_banks_0_3_io_r_data_0[63:0]
    ^ (_mbistPl_toSRAM_12_ack | ~_pseudo_data_toggle_mask_T_3
         ? 64'h0
         : io_pseudo_error_bits_3_mask);
  reg              ecc_data_delayed_REG_12;
  reg  [71:0]      ecc_data_delayed_12;
  wire [63:0]      bank_result_0_3_1_raw_data =
    _data_banks_0_3_io_r_data_1[63:0]
    ^ (_mbistPl_toSRAM_13_ack | ~_pseudo_data_toggle_mask_T_3
         ? 64'h0
         : io_pseudo_error_bits_3_mask);
  reg              ecc_data_delayed_REG_13;
  reg  [71:0]      ecc_data_delayed_13;
  wire [63:0]      bank_result_0_3_2_raw_data =
    _data_banks_0_3_io_r_data_2[63:0]
    ^ (_mbistPl_toSRAM_14_ack | ~_pseudo_data_toggle_mask_T_3
         ? 64'h0
         : io_pseudo_error_bits_3_mask);
  reg              ecc_data_delayed_REG_14;
  reg  [71:0]      ecc_data_delayed_14;
  wire [63:0]      bank_result_0_3_3_raw_data =
    _data_banks_0_3_io_r_data_3[63:0]
    ^ (_mbistPl_toSRAM_15_ack | ~_pseudo_data_toggle_mask_T_3
         ? 64'h0
         : io_pseudo_error_bits_3_mask);
  reg              ecc_data_delayed_REG_15;
  reg  [71:0]      ecc_data_delayed_15;
  wire             bank_addr_matchs_4_0 =
    io_read_0_valid
    & (io_read_0_bits_addr[5:3] == 3'h4 | bank_addrs_0_1 == 3'h4 & io_is128Req_0)
    & ~rr_bank_conflict_oldest_0;
  wire             bank_addr_matchs_4_1 =
    io_read_1_valid
    & (io_read_1_bits_addr[5:3] == 3'h4 | bank_addrs_1_1 == 3'h4 & io_is128Req_1)
    & ~rr_bank_conflict_oldest_1;
  wire             read_enable_4 =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h4 | bank_addrs_2_1 == 3'h4 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       bank_addr_matchs_4_1,
       bank_addr_matchs_4_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_4_0_raw_data =
    _data_banks_0_4_io_r_data_0[63:0]
    ^ (_mbistPl_toSRAM_16_ack | ~_pseudo_data_toggle_mask_T_4
         ? 64'h0
         : io_pseudo_error_bits_4_mask);
  reg              ecc_data_delayed_REG_16;
  reg  [71:0]      ecc_data_delayed_16;
  wire [63:0]      bank_result_0_4_1_raw_data =
    _data_banks_0_4_io_r_data_1[63:0]
    ^ (_mbistPl_toSRAM_17_ack | ~_pseudo_data_toggle_mask_T_4
         ? 64'h0
         : io_pseudo_error_bits_4_mask);
  reg              ecc_data_delayed_REG_17;
  reg  [71:0]      ecc_data_delayed_17;
  wire [63:0]      bank_result_0_4_2_raw_data =
    _data_banks_0_4_io_r_data_2[63:0]
    ^ (_mbistPl_toSRAM_18_ack | ~_pseudo_data_toggle_mask_T_4
         ? 64'h0
         : io_pseudo_error_bits_4_mask);
  reg              ecc_data_delayed_REG_18;
  reg  [71:0]      ecc_data_delayed_18;
  wire [63:0]      bank_result_0_4_3_raw_data =
    _data_banks_0_4_io_r_data_3[63:0]
    ^ (_mbistPl_toSRAM_19_ack | ~_pseudo_data_toggle_mask_T_4
         ? 64'h0
         : io_pseudo_error_bits_4_mask);
  reg              ecc_data_delayed_REG_19;
  reg  [71:0]      ecc_data_delayed_19;
  wire             bank_addr_matchs_5_0 =
    io_read_0_valid
    & (io_read_0_bits_addr[5:3] == 3'h5 | bank_addrs_0_1 == 3'h5 & io_is128Req_0)
    & ~rr_bank_conflict_oldest_0;
  wire             bank_addr_matchs_5_1 =
    io_read_1_valid
    & (io_read_1_bits_addr[5:3] == 3'h5 | bank_addrs_1_1 == 3'h5 & io_is128Req_1)
    & ~rr_bank_conflict_oldest_1;
  wire             read_enable_5 =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h5 | bank_addrs_2_1 == 3'h5 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       bank_addr_matchs_5_1,
       bank_addr_matchs_5_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_5_0_raw_data =
    _data_banks_0_5_io_r_data_0[63:0]
    ^ (_mbistPl_toSRAM_20_ack | ~_pseudo_data_toggle_mask_T_5
         ? 64'h0
         : io_pseudo_error_bits_5_mask);
  reg              ecc_data_delayed_REG_20;
  reg  [71:0]      ecc_data_delayed_20;
  wire [63:0]      bank_result_0_5_1_raw_data =
    _data_banks_0_5_io_r_data_1[63:0]
    ^ (_mbistPl_toSRAM_21_ack | ~_pseudo_data_toggle_mask_T_5
         ? 64'h0
         : io_pseudo_error_bits_5_mask);
  reg              ecc_data_delayed_REG_21;
  reg  [71:0]      ecc_data_delayed_21;
  wire [63:0]      bank_result_0_5_2_raw_data =
    _data_banks_0_5_io_r_data_2[63:0]
    ^ (_mbistPl_toSRAM_22_ack | ~_pseudo_data_toggle_mask_T_5
         ? 64'h0
         : io_pseudo_error_bits_5_mask);
  reg              ecc_data_delayed_REG_22;
  reg  [71:0]      ecc_data_delayed_22;
  wire [63:0]      bank_result_0_5_3_raw_data =
    _data_banks_0_5_io_r_data_3[63:0]
    ^ (_mbistPl_toSRAM_23_ack | ~_pseudo_data_toggle_mask_T_5
         ? 64'h0
         : io_pseudo_error_bits_5_mask);
  reg              ecc_data_delayed_REG_23;
  reg  [71:0]      ecc_data_delayed_23;
  wire             bank_addr_matchs_6_0 =
    io_read_0_valid
    & (io_read_0_bits_addr[5:3] == 3'h6 | bank_addrs_0_1 == 3'h6 & io_is128Req_0)
    & ~rr_bank_conflict_oldest_0;
  wire             bank_addr_matchs_6_1 =
    io_read_1_valid
    & (io_read_1_bits_addr[5:3] == 3'h6 | bank_addrs_1_1 == 3'h6 & io_is128Req_1)
    & ~rr_bank_conflict_oldest_1;
  wire             read_enable_6 =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h6 | bank_addrs_2_1 == 3'h6 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       bank_addr_matchs_6_1,
       bank_addr_matchs_6_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_6_0_raw_data =
    _data_banks_0_6_io_r_data_0[63:0]
    ^ (_mbistPl_toSRAM_24_ack | ~_pseudo_data_toggle_mask_T_6
         ? 64'h0
         : io_pseudo_error_bits_6_mask);
  reg              ecc_data_delayed_REG_24;
  reg  [71:0]      ecc_data_delayed_24;
  wire [63:0]      bank_result_0_6_1_raw_data =
    _data_banks_0_6_io_r_data_1[63:0]
    ^ (_mbistPl_toSRAM_25_ack | ~_pseudo_data_toggle_mask_T_6
         ? 64'h0
         : io_pseudo_error_bits_6_mask);
  reg              ecc_data_delayed_REG_25;
  reg  [71:0]      ecc_data_delayed_25;
  wire [63:0]      bank_result_0_6_2_raw_data =
    _data_banks_0_6_io_r_data_2[63:0]
    ^ (_mbistPl_toSRAM_26_ack | ~_pseudo_data_toggle_mask_T_6
         ? 64'h0
         : io_pseudo_error_bits_6_mask);
  reg              ecc_data_delayed_REG_26;
  reg  [71:0]      ecc_data_delayed_26;
  wire [63:0]      bank_result_0_6_3_raw_data =
    _data_banks_0_6_io_r_data_3[63:0]
    ^ (_mbistPl_toSRAM_27_ack | ~_pseudo_data_toggle_mask_T_6
         ? 64'h0
         : io_pseudo_error_bits_6_mask);
  reg              ecc_data_delayed_REG_27;
  reg  [71:0]      ecc_data_delayed_27;
  wire             bank_addr_matchs_7_0 =
    io_read_0_valid & ((&(io_read_0_bits_addr[5:3])) | (&bank_addrs_0_1) & io_is128Req_0)
    & ~rr_bank_conflict_oldest_0;
  wire             bank_addr_matchs_7_1 =
    io_read_1_valid & ((&(io_read_1_bits_addr[5:3])) | (&bank_addrs_1_1) & io_is128Req_1)
    & ~rr_bank_conflict_oldest_1;
  wire             read_enable_7 =
    (|{io_read_2_valid
         & ((&(io_read_2_bits_addr[5:3])) | (&bank_addrs_2_1) & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       bank_addr_matchs_7_1,
       bank_addr_matchs_7_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_7_0_raw_data =
    _data_banks_0_7_io_r_data_0[63:0]
    ^ (_mbistPl_toSRAM_28_ack | ~_pseudo_data_toggle_mask_T_7
         ? 64'h0
         : io_pseudo_error_bits_7_mask);
  reg              ecc_data_delayed_REG_28;
  reg  [71:0]      ecc_data_delayed_28;
  wire [63:0]      bank_result_0_7_1_raw_data =
    _data_banks_0_7_io_r_data_1[63:0]
    ^ (_mbistPl_toSRAM_29_ack | ~_pseudo_data_toggle_mask_T_7
         ? 64'h0
         : io_pseudo_error_bits_7_mask);
  reg              ecc_data_delayed_REG_29;
  reg  [71:0]      ecc_data_delayed_29;
  wire [63:0]      bank_result_0_7_2_raw_data =
    _data_banks_0_7_io_r_data_2[63:0]
    ^ (_mbistPl_toSRAM_30_ack | ~_pseudo_data_toggle_mask_T_7
         ? 64'h0
         : io_pseudo_error_bits_7_mask);
  reg              ecc_data_delayed_REG_30;
  reg  [71:0]      ecc_data_delayed_30;
  wire [63:0]      bank_result_0_7_3_raw_data =
    _data_banks_0_7_io_r_data_3[63:0]
    ^ (_mbistPl_toSRAM_31_ack | ~_pseudo_data_toggle_mask_T_7
         ? 64'h0
         : io_pseudo_error_bits_7_mask);
  reg              ecc_data_delayed_REG_31;
  reg  [71:0]      ecc_data_delayed_31;
  reg              r_read_fire;
  reg  [2:0]       r_bank_addr_0;
  reg  [2:0]       r_bank_addr_1;
  reg  [1:0]       r_way_addr;
  reg              rr_read_fire;
  reg  [2:0]       rr_bank_addr_r_0;
  reg  [2:0]       rr_bank_addr_r_1;
  reg  [2:0]       rr_bank_addr_0;
  reg  [2:0]       rr_bank_addr_1;
  reg  [1:0]       rr_way_addr_r;
  reg  [1:0]       rr_way_addr;
  wire [7:0][63:0] _GEN =
    {{bank_result_0_7_0_raw_data},
     {bank_result_0_6_0_raw_data},
     {bank_result_0_5_0_raw_data},
     {bank_result_0_4_0_raw_data},
     {bank_result_0_3_0_raw_data},
     {bank_result_0_2_0_raw_data},
     {bank_result_0_1_0_raw_data},
     {bank_result_0_0_0_raw_data}};
  wire [7:0][63:0] _GEN_0 =
    {{bank_result_0_7_1_raw_data},
     {bank_result_0_6_1_raw_data},
     {bank_result_0_5_1_raw_data},
     {bank_result_0_4_1_raw_data},
     {bank_result_0_3_1_raw_data},
     {bank_result_0_2_1_raw_data},
     {bank_result_0_1_1_raw_data},
     {bank_result_0_0_1_raw_data}};
  wire [7:0][63:0] _GEN_1 =
    {{bank_result_0_7_2_raw_data},
     {bank_result_0_6_2_raw_data},
     {bank_result_0_5_2_raw_data},
     {bank_result_0_4_2_raw_data},
     {bank_result_0_3_2_raw_data},
     {bank_result_0_2_2_raw_data},
     {bank_result_0_1_2_raw_data},
     {bank_result_0_0_2_raw_data}};
  wire [7:0][63:0] _GEN_2 =
    {{bank_result_0_7_3_raw_data},
     {bank_result_0_6_3_raw_data},
     {bank_result_0_5_3_raw_data},
     {bank_result_0_4_3_raw_data},
     {bank_result_0_3_3_raw_data},
     {bank_result_0_2_3_raw_data},
     {bank_result_0_1_3_raw_data},
     {bank_result_0_0_3_raw_data}};
  wire [3:0][63:0] _GEN_3 =
    {{_GEN_2[r_bank_addr_0]},
     {_GEN_1[r_bank_addr_0]},
     {_GEN_0[r_bank_addr_0]},
     {_GEN[r_bank_addr_0]}};
  wire [7:0]       _GEN_4 =
    {{^ecc_data_delayed_28 | ~(^ecc_data_delayed_28)
        & (|{^{ecc_data_delayed_28[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_28[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_28[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_28[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_28[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_28[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_28[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_24 | ~(^ecc_data_delayed_24)
        & (|{^{ecc_data_delayed_24[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_24[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_24[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_24[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_24[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_24[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_24[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_20 | ~(^ecc_data_delayed_20)
        & (|{^{ecc_data_delayed_20[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_20[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_20[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_20[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_20[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_20[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_20[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_16 | ~(^ecc_data_delayed_16)
        & (|{^{ecc_data_delayed_16[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_16[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_16[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_16[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_16[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_16[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_16[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_12 | ~(^ecc_data_delayed_12)
        & (|{^{ecc_data_delayed_12[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_12[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_12[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_12[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_12[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_12[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_12[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_8 | ~(^ecc_data_delayed_8)
        & (|{^{ecc_data_delayed_8[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_8[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_8[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_8[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_8[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_8[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_8[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_4 | ~(^ecc_data_delayed_4)
        & (|{^{ecc_data_delayed_4[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_4[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_4[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_4[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_4[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_4[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_4[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed | ~(^ecc_data_delayed)
        & (|{^{ecc_data_delayed[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed[64:0] & 65'h1AB55555556AAAD5B)})}};
  wire [7:0]       _GEN_5 =
    {{^ecc_data_delayed_29 | ~(^ecc_data_delayed_29)
        & (|{^{ecc_data_delayed_29[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_29[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_29[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_29[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_29[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_29[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_29[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_25 | ~(^ecc_data_delayed_25)
        & (|{^{ecc_data_delayed_25[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_25[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_25[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_25[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_25[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_25[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_25[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_21 | ~(^ecc_data_delayed_21)
        & (|{^{ecc_data_delayed_21[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_21[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_21[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_21[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_21[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_21[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_21[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_17 | ~(^ecc_data_delayed_17)
        & (|{^{ecc_data_delayed_17[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_17[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_17[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_17[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_17[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_17[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_17[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_13 | ~(^ecc_data_delayed_13)
        & (|{^{ecc_data_delayed_13[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_13[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_13[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_13[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_13[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_13[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_13[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_9 | ~(^ecc_data_delayed_9)
        & (|{^{ecc_data_delayed_9[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_9[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_9[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_9[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_9[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_9[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_9[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_5 | ~(^ecc_data_delayed_5)
        & (|{^{ecc_data_delayed_5[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_5[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_5[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_5[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_5[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_5[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_5[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_1 | ~(^ecc_data_delayed_1)
        & (|{^{ecc_data_delayed_1[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_1[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_1[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_1[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_1[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_1[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_1[64:0] & 65'h1AB55555556AAAD5B)})}};
  wire [7:0]       _GEN_6 =
    {{^ecc_data_delayed_30 | ~(^ecc_data_delayed_30)
        & (|{^{ecc_data_delayed_30[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_30[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_30[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_30[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_30[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_30[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_30[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_26 | ~(^ecc_data_delayed_26)
        & (|{^{ecc_data_delayed_26[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_26[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_26[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_26[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_26[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_26[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_26[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_22 | ~(^ecc_data_delayed_22)
        & (|{^{ecc_data_delayed_22[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_22[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_22[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_22[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_22[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_22[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_22[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_18 | ~(^ecc_data_delayed_18)
        & (|{^{ecc_data_delayed_18[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_18[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_18[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_18[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_18[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_18[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_18[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_14 | ~(^ecc_data_delayed_14)
        & (|{^{ecc_data_delayed_14[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_14[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_14[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_14[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_14[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_14[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_14[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_10 | ~(^ecc_data_delayed_10)
        & (|{^{ecc_data_delayed_10[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_10[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_10[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_10[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_10[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_10[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_10[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_6 | ~(^ecc_data_delayed_6)
        & (|{^{ecc_data_delayed_6[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_6[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_6[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_6[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_6[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_6[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_6[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_2 | ~(^ecc_data_delayed_2)
        & (|{^{ecc_data_delayed_2[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_2[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_2[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_2[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_2[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_2[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_2[64:0] & 65'h1AB55555556AAAD5B)})}};
  wire [7:0]       _GEN_7 =
    {{^ecc_data_delayed_31 | ~(^ecc_data_delayed_31)
        & (|{^{ecc_data_delayed_31[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_31[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_31[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_31[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_31[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_31[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_31[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_27 | ~(^ecc_data_delayed_27)
        & (|{^{ecc_data_delayed_27[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_27[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_27[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_27[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_27[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_27[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_27[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_23 | ~(^ecc_data_delayed_23)
        & (|{^{ecc_data_delayed_23[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_23[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_23[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_23[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_23[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_23[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_23[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_19 | ~(^ecc_data_delayed_19)
        & (|{^{ecc_data_delayed_19[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_19[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_19[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_19[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_19[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_19[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_19[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_15 | ~(^ecc_data_delayed_15)
        & (|{^{ecc_data_delayed_15[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_15[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_15[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_15[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_15[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_15[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_15[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_11 | ~(^ecc_data_delayed_11)
        & (|{^{ecc_data_delayed_11[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_11[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_11[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_11[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_11[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_11[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_11[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_7 | ~(^ecc_data_delayed_7)
        & (|{^{ecc_data_delayed_7[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_7[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_7[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_7[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_7[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_7[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_7[64:0] & 65'h1AB55555556AAAD5B)})},
     {^ecc_data_delayed_3 | ~(^ecc_data_delayed_3)
        & (|{^{ecc_data_delayed_3[70:57] & 14'h207F, 57'h0},
             ^{ecc_data_delayed_3[69:26] & 44'h8007FFFFFFF, 26'h0},
             ^{ecc_data_delayed_3[68:11] & 58'h2003FFFC0007FFF, 11'h0},
             ^{ecc_data_delayed_3[67:4] & 64'h801FE01FE03FC07F, 4'h0},
             ^{ecc_data_delayed_3[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
             ^(ecc_data_delayed_3[65:0] & 66'h2CD9999999B33366D),
             ^(ecc_data_delayed_3[64:0] & 65'h1AB55555556AAAD5B)})}};
  wire [3:0]       _GEN_8 =
    {{_GEN_7[rr_bank_addr_0]},
     {_GEN_6[rr_bank_addr_0]},
     {_GEN_5[rr_bank_addr_0]},
     {_GEN_4[rr_bank_addr_0]}};
  reg              io_read_error_delayed_0_0_REG;
  wire [3:0][63:0] _GEN_9 =
    {{_GEN_2[r_bank_addr_1]},
     {_GEN_1[r_bank_addr_1]},
     {_GEN_0[r_bank_addr_1]},
     {_GEN[r_bank_addr_1]}};
  wire [3:0]       _GEN_10 =
    {{_GEN_7[rr_bank_addr_1]},
     {_GEN_6[rr_bank_addr_1]},
     {_GEN_5[rr_bank_addr_1]},
     {_GEN_4[rr_bank_addr_1]}};
  reg              io_read_error_delayed_0_1_REG;
  reg              r_read_fire_1;
  reg  [2:0]       r_bank_addr_1_0;
  reg  [2:0]       r_bank_addr_1_1;
  reg  [1:0]       r_way_addr_1;
  reg              rr_read_fire_1;
  reg  [2:0]       rr_bank_addr_r_1_0;
  reg  [2:0]       rr_bank_addr_r_1_1;
  reg  [2:0]       rr_bank_addr_1_0;
  reg  [2:0]       rr_bank_addr_1_1;
  reg  [1:0]       rr_way_addr_r_1;
  reg  [1:0]       rr_way_addr_1;
  wire [3:0][63:0] _GEN_11 =
    {{_GEN_2[r_bank_addr_1_0]},
     {_GEN_1[r_bank_addr_1_0]},
     {_GEN_0[r_bank_addr_1_0]},
     {_GEN[r_bank_addr_1_0]}};
  wire [3:0]       _GEN_12 =
    {{_GEN_7[rr_bank_addr_1_0]},
     {_GEN_6[rr_bank_addr_1_0]},
     {_GEN_5[rr_bank_addr_1_0]},
     {_GEN_4[rr_bank_addr_1_0]}};
  reg              io_read_error_delayed_1_0_REG;
  wire [3:0][63:0] _GEN_13 =
    {{_GEN_2[r_bank_addr_1_1]},
     {_GEN_1[r_bank_addr_1_1]},
     {_GEN_0[r_bank_addr_1_1]},
     {_GEN[r_bank_addr_1_1]}};
  wire [3:0]       _GEN_14 =
    {{_GEN_7[rr_bank_addr_1_1]},
     {_GEN_6[rr_bank_addr_1_1]},
     {_GEN_5[rr_bank_addr_1_1]},
     {_GEN_4[rr_bank_addr_1_1]}};
  reg              io_read_error_delayed_1_1_REG;
  reg              r_read_fire_2;
  reg  [2:0]       r_bank_addr_2_0;
  reg  [2:0]       r_bank_addr_2_1;
  reg  [1:0]       r_way_addr_2;
  reg              rr_read_fire_2;
  reg  [2:0]       rr_bank_addr_r_2_0;
  reg  [2:0]       rr_bank_addr_r_2_1;
  reg  [2:0]       rr_bank_addr_2_0;
  reg  [2:0]       rr_bank_addr_2_1;
  reg  [1:0]       rr_way_addr_r_2;
  reg  [1:0]       rr_way_addr_2;
  wire [3:0][63:0] _GEN_15 =
    {{_GEN_2[r_bank_addr_2_0]},
     {_GEN_1[r_bank_addr_2_0]},
     {_GEN_0[r_bank_addr_2_0]},
     {_GEN[r_bank_addr_2_0]}};
  wire [3:0]       _GEN_16 =
    {{_GEN_7[rr_bank_addr_2_0]},
     {_GEN_6[rr_bank_addr_2_0]},
     {_GEN_5[rr_bank_addr_2_0]},
     {_GEN_4[rr_bank_addr_2_0]}};
  reg              io_read_error_delayed_2_0_REG;
  wire [3:0][63:0] _GEN_17 =
    {{_GEN_2[r_bank_addr_2_1]},
     {_GEN_1[r_bank_addr_2_1]},
     {_GEN_0[r_bank_addr_2_1]},
     {_GEN[r_bank_addr_2_1]}};
  wire [3:0]       _GEN_18 =
    {{_GEN_7[rr_bank_addr_2_1]},
     {_GEN_6[rr_bank_addr_2_1]},
     {_GEN_5[rr_bank_addr_2_1]},
     {_GEN_4[rr_bank_addr_2_1]}};
  reg              io_read_error_delayed_2_1_REG;
  reg  [1:0]       readline_r_way_addr;
  wire [71:0]      ecc_data_delayed_32 = {r_8_0_ecc, r_8_0_raw_data};
  reg  [7:0]       readline_resp_0_r_ecc;
  reg  [63:0]      readline_resp_0_r_raw_data;
  wire [71:0]      ecc_data_delayed_33 = {r_8_1_ecc, r_8_1_raw_data};
  reg  [7:0]       readline_resp_1_r_ecc;
  reg  [63:0]      readline_resp_1_r_raw_data;
  wire [71:0]      ecc_data_delayed_34 = {r_8_2_ecc, r_8_2_raw_data};
  reg  [7:0]       readline_resp_2_r_ecc;
  reg  [63:0]      readline_resp_2_r_raw_data;
  wire [71:0]      ecc_data_delayed_35 = {r_8_3_ecc, r_8_3_raw_data};
  reg  [7:0]       readline_resp_3_r_ecc;
  reg  [63:0]      readline_resp_3_r_raw_data;
  wire [71:0]      ecc_data_delayed_36 = {r_8_4_ecc, r_8_4_raw_data};
  reg  [7:0]       readline_resp_4_r_ecc;
  reg  [63:0]      readline_resp_4_r_raw_data;
  wire [71:0]      ecc_data_delayed_37 = {r_8_5_ecc, r_8_5_raw_data};
  reg  [7:0]       readline_resp_5_r_ecc;
  reg  [63:0]      readline_resp_5_r_raw_data;
  wire [71:0]      ecc_data_delayed_38 = {r_8_6_ecc, r_8_6_raw_data};
  reg  [7:0]       readline_resp_6_r_ecc;
  reg  [63:0]      readline_resp_6_r_raw_data;
  wire [71:0]      ecc_data_delayed_39 = {r_8_7_ecc, r_8_7_raw_data};
  reg  [7:0]       readline_resp_7_r_ecc;
  reg  [63:0]      readline_resp_7_r_raw_data;
  reg              wen_reg_REG;
  reg  [7:0]       write_ecc_reg;
  reg              wen_reg_REG_1;
  reg  [7:0]       write_ecc_reg_1;
  reg              wen_reg_REG_2;
  reg  [7:0]       write_ecc_reg_2;
  reg              wen_reg_REG_3;
  reg  [7:0]       write_ecc_reg_3;
  reg              wen_reg_REG_4;
  reg  [7:0]       write_ecc_reg_4;
  reg              wen_reg_REG_5;
  reg  [7:0]       write_ecc_reg_5;
  reg              wen_reg_REG_6;
  reg  [7:0]       write_ecc_reg_6;
  reg              wen_reg_REG_7;
  reg  [7:0]       write_ecc_reg_7;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T =
    io_write_bits_data_0 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_3 =
    io_write_bits_data_0 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_6 =
    io_write_bits_data_0 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_9 =
    io_write_bits_data_0 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_12 =
    io_write_bits_data_0 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_15 =
    io_write_bits_data_0 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_18 =
    io_write_bits_data_0 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_21 =
    io_write_bits_data_1 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_24 =
    io_write_bits_data_1 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_27 =
    io_write_bits_data_1 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_30 =
    io_write_bits_data_1 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_33 =
    io_write_bits_data_1 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_36 =
    io_write_bits_data_1 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_39 =
    io_write_bits_data_1 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_42 =
    io_write_bits_data_2 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_45 =
    io_write_bits_data_2 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_48 =
    io_write_bits_data_2 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_51 =
    io_write_bits_data_2 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_54 =
    io_write_bits_data_2 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_57 =
    io_write_bits_data_2 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_60 =
    io_write_bits_data_2 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_63 =
    io_write_bits_data_3 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_66 =
    io_write_bits_data_3 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_69 =
    io_write_bits_data_3 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_72 =
    io_write_bits_data_3 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_75 =
    io_write_bits_data_3 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_78 =
    io_write_bits_data_3 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_81 =
    io_write_bits_data_3 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_84 =
    io_write_bits_data_4 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_87 =
    io_write_bits_data_4 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_90 =
    io_write_bits_data_4 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_93 =
    io_write_bits_data_4 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_96 =
    io_write_bits_data_4 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_99 =
    io_write_bits_data_4 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_102 =
    io_write_bits_data_4 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_105 =
    io_write_bits_data_5 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_108 =
    io_write_bits_data_5 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_111 =
    io_write_bits_data_5 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_114 =
    io_write_bits_data_5 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_117 =
    io_write_bits_data_5 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_120 =
    io_write_bits_data_5 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_123 =
    io_write_bits_data_5 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_126 =
    io_write_bits_data_6 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_129 =
    io_write_bits_data_6 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_132 =
    io_write_bits_data_6 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_135 =
    io_write_bits_data_6 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_138 =
    io_write_bits_data_6 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_141 =
    io_write_bits_data_6 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_144 =
    io_write_bits_data_6 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_147 =
    io_write_bits_data_7 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_150 =
    io_write_bits_data_7 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_153 =
    io_write_bits_data_7 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_156 =
    io_write_bits_data_7 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_159 =
    io_write_bits_data_7 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_162 =
    io_write_bits_data_7 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_165 =
    io_write_bits_data_7 & 64'hFE00000000000000;
  wire [2:0]       _mbist_r_way_T_14 =
    {_mbistPl_toSRAM_3_re, _mbistPl_toSRAM_2_re, _mbistPl_toSRAM_1_re}
    | {_mbistPl_toSRAM_7_re, _mbistPl_toSRAM_6_re, _mbistPl_toSRAM_5_re}
    | {_mbistPl_toSRAM_11_re, _mbistPl_toSRAM_10_re, _mbistPl_toSRAM_9_re}
    | {_mbistPl_toSRAM_15_re, _mbistPl_toSRAM_14_re, _mbistPl_toSRAM_13_re}
    | {_mbistPl_toSRAM_19_re, _mbistPl_toSRAM_18_re, _mbistPl_toSRAM_17_re}
    | {_mbistPl_toSRAM_23_re, _mbistPl_toSRAM_22_re, _mbistPl_toSRAM_21_re}
    | {_mbistPl_toSRAM_27_re, _mbistPl_toSRAM_26_re, _mbistPl_toSRAM_25_re}
    | {_mbistPl_toSRAM_31_re, _mbistPl_toSRAM_30_re, _mbistPl_toSRAM_29_re};
  wire             _rr_way_addr_T_4 = ~wr_bank_conflict_0 & io_read_0_valid;
  wire             _rr_way_addr_T_9 = ~wr_bank_conflict_1 & io_read_1_valid;
  wire             _rr_way_addr_T_14 = ~wr_bank_conflict_2 & io_read_2_valid;
  wire             _readline_rr_div_addr_T = ~_wrl_bank_conflict_T & io_readline_valid;
  wire [7:0]       _GEN_19 =
    {{io_pseudo_error_bits_7_valid},
     {io_pseudo_error_bits_6_valid},
     {io_pseudo_error_bits_5_valid},
     {io_pseudo_error_bits_4_valid},
     {io_pseudo_error_bits_3_valid},
     {io_pseudo_error_bits_2_valid},
     {io_pseudo_error_bits_1_valid},
     {io_pseudo_error_bits_0_valid}};
  wire             _readline_resp_7_T = io_readline_can_go | _mbistPl_mbist_ack;
  wire [3:0][7:0]  _GEN_20 =
    {{_data_banks_0_0_io_r_data_3[71:64]},
     {_data_banks_0_0_io_r_data_2[71:64]},
     {_data_banks_0_0_io_r_data_1[71:64]},
     {_data_banks_0_0_io_r_data_0[71:64]}};
  wire [7:0]       _GEN_21 = _GEN_20[readline_r_way_addr];
  wire [3:0][63:0] _GEN_22 =
    {{bank_result_0_0_3_raw_data},
     {bank_result_0_0_2_raw_data},
     {bank_result_0_0_1_raw_data},
     {bank_result_0_0_0_raw_data}};
  wire [63:0]      _GEN_23 = _GEN_22[readline_r_way_addr];
  wire [3:0][7:0]  _GEN_24 =
    {{_data_banks_0_1_io_r_data_3[71:64]},
     {_data_banks_0_1_io_r_data_2[71:64]},
     {_data_banks_0_1_io_r_data_1[71:64]},
     {_data_banks_0_1_io_r_data_0[71:64]}};
  wire [7:0]       _GEN_25 = _GEN_24[readline_r_way_addr];
  wire [3:0][63:0] _GEN_26 =
    {{bank_result_0_1_3_raw_data},
     {bank_result_0_1_2_raw_data},
     {bank_result_0_1_1_raw_data},
     {bank_result_0_1_0_raw_data}};
  wire [63:0]      _GEN_27 = _GEN_26[readline_r_way_addr];
  wire [3:0][7:0]  _GEN_28 =
    {{_data_banks_0_2_io_r_data_3[71:64]},
     {_data_banks_0_2_io_r_data_2[71:64]},
     {_data_banks_0_2_io_r_data_1[71:64]},
     {_data_banks_0_2_io_r_data_0[71:64]}};
  wire [7:0]       _GEN_29 = _GEN_28[readline_r_way_addr];
  wire [3:0][63:0] _GEN_30 =
    {{bank_result_0_2_3_raw_data},
     {bank_result_0_2_2_raw_data},
     {bank_result_0_2_1_raw_data},
     {bank_result_0_2_0_raw_data}};
  wire [63:0]      _GEN_31 = _GEN_30[readline_r_way_addr];
  wire [3:0][7:0]  _GEN_32 =
    {{_data_banks_0_3_io_r_data_3[71:64]},
     {_data_banks_0_3_io_r_data_2[71:64]},
     {_data_banks_0_3_io_r_data_1[71:64]},
     {_data_banks_0_3_io_r_data_0[71:64]}};
  wire [7:0]       _GEN_33 = _GEN_32[readline_r_way_addr];
  wire [3:0][63:0] _GEN_34 =
    {{bank_result_0_3_3_raw_data},
     {bank_result_0_3_2_raw_data},
     {bank_result_0_3_1_raw_data},
     {bank_result_0_3_0_raw_data}};
  wire [63:0]      _GEN_35 = _GEN_34[readline_r_way_addr];
  wire [3:0][7:0]  _GEN_36 =
    {{_data_banks_0_4_io_r_data_3[71:64]},
     {_data_banks_0_4_io_r_data_2[71:64]},
     {_data_banks_0_4_io_r_data_1[71:64]},
     {_data_banks_0_4_io_r_data_0[71:64]}};
  wire [7:0]       _GEN_37 = _GEN_36[readline_r_way_addr];
  wire [3:0][63:0] _GEN_38 =
    {{bank_result_0_4_3_raw_data},
     {bank_result_0_4_2_raw_data},
     {bank_result_0_4_1_raw_data},
     {bank_result_0_4_0_raw_data}};
  wire [63:0]      _GEN_39 = _GEN_38[readline_r_way_addr];
  wire [3:0][7:0]  _GEN_40 =
    {{_data_banks_0_5_io_r_data_3[71:64]},
     {_data_banks_0_5_io_r_data_2[71:64]},
     {_data_banks_0_5_io_r_data_1[71:64]},
     {_data_banks_0_5_io_r_data_0[71:64]}};
  wire [7:0]       _GEN_41 = _GEN_40[readline_r_way_addr];
  wire [3:0][63:0] _GEN_42 =
    {{bank_result_0_5_3_raw_data},
     {bank_result_0_5_2_raw_data},
     {bank_result_0_5_1_raw_data},
     {bank_result_0_5_0_raw_data}};
  wire [63:0]      _GEN_43 = _GEN_42[readline_r_way_addr];
  wire [3:0][7:0]  _GEN_44 =
    {{_data_banks_0_6_io_r_data_3[71:64]},
     {_data_banks_0_6_io_r_data_2[71:64]},
     {_data_banks_0_6_io_r_data_1[71:64]},
     {_data_banks_0_6_io_r_data_0[71:64]}};
  wire [7:0]       _GEN_45 = _GEN_44[readline_r_way_addr];
  wire [3:0][63:0] _GEN_46 =
    {{bank_result_0_6_3_raw_data},
     {bank_result_0_6_2_raw_data},
     {bank_result_0_6_1_raw_data},
     {bank_result_0_6_0_raw_data}};
  wire [63:0]      _GEN_47 = _GEN_46[readline_r_way_addr];
  wire [3:0][7:0]  _GEN_48 =
    {{_data_banks_0_7_io_r_data_3[71:64]},
     {_data_banks_0_7_io_r_data_2[71:64]},
     {_data_banks_0_7_io_r_data_1[71:64]},
     {_data_banks_0_7_io_r_data_0[71:64]}};
  wire [7:0]       _GEN_49 = _GEN_48[readline_r_way_addr];
  wire [3:0][63:0] _GEN_50 =
    {{bank_result_0_7_3_raw_data},
     {bank_result_0_7_2_raw_data},
     {bank_result_0_7_1_raw_data},
     {bank_result_0_7_0_raw_data}};
  wire [63:0]      _GEN_51 = _GEN_50[readline_r_way_addr];
  always @(posedge clock) begin
    if (io_write_valid) begin
      write_bank_mask_reg <= io_write_bits_wmask;
      write_data_reg_0 <= io_write_bits_data_0;
      write_data_reg_1 <= io_write_bits_data_1;
      write_data_reg_2 <= io_write_bits_data_2;
      write_data_reg_3 <= io_write_bits_data_3;
      write_data_reg_4 <= io_write_bits_data_4;
      write_data_reg_5 <= io_write_bits_data_5;
      write_data_reg_6 <= io_write_bits_data_6;
      write_data_reg_7 <= io_write_bits_data_7;
      write_ecc_reg <=
        {^{^_write_ecc_reg_syndromeUInt_T_18,
           ^_write_ecc_reg_syndromeUInt_T_15,
           ^_write_ecc_reg_syndromeUInt_T_12,
           ^_write_ecc_reg_syndromeUInt_T_9,
           ^_write_ecc_reg_syndromeUInt_T_6,
           ^_write_ecc_reg_syndromeUInt_T_3,
           ^_write_ecc_reg_syndromeUInt_T,
           io_write_bits_data_0},
         ^_write_ecc_reg_syndromeUInt_T_18,
         ^_write_ecc_reg_syndromeUInt_T_15,
         ^_write_ecc_reg_syndromeUInt_T_12,
         ^_write_ecc_reg_syndromeUInt_T_9,
         ^_write_ecc_reg_syndromeUInt_T_6,
         ^_write_ecc_reg_syndromeUInt_T_3,
         ^_write_ecc_reg_syndromeUInt_T};
      write_ecc_reg_1 <=
        {^{^_write_ecc_reg_syndromeUInt_T_39,
           ^_write_ecc_reg_syndromeUInt_T_36,
           ^_write_ecc_reg_syndromeUInt_T_33,
           ^_write_ecc_reg_syndromeUInt_T_30,
           ^_write_ecc_reg_syndromeUInt_T_27,
           ^_write_ecc_reg_syndromeUInt_T_24,
           ^_write_ecc_reg_syndromeUInt_T_21,
           io_write_bits_data_1},
         ^_write_ecc_reg_syndromeUInt_T_39,
         ^_write_ecc_reg_syndromeUInt_T_36,
         ^_write_ecc_reg_syndromeUInt_T_33,
         ^_write_ecc_reg_syndromeUInt_T_30,
         ^_write_ecc_reg_syndromeUInt_T_27,
         ^_write_ecc_reg_syndromeUInt_T_24,
         ^_write_ecc_reg_syndromeUInt_T_21};
      write_ecc_reg_2 <=
        {^{^_write_ecc_reg_syndromeUInt_T_60,
           ^_write_ecc_reg_syndromeUInt_T_57,
           ^_write_ecc_reg_syndromeUInt_T_54,
           ^_write_ecc_reg_syndromeUInt_T_51,
           ^_write_ecc_reg_syndromeUInt_T_48,
           ^_write_ecc_reg_syndromeUInt_T_45,
           ^_write_ecc_reg_syndromeUInt_T_42,
           io_write_bits_data_2},
         ^_write_ecc_reg_syndromeUInt_T_60,
         ^_write_ecc_reg_syndromeUInt_T_57,
         ^_write_ecc_reg_syndromeUInt_T_54,
         ^_write_ecc_reg_syndromeUInt_T_51,
         ^_write_ecc_reg_syndromeUInt_T_48,
         ^_write_ecc_reg_syndromeUInt_T_45,
         ^_write_ecc_reg_syndromeUInt_T_42};
      write_ecc_reg_3 <=
        {^{^_write_ecc_reg_syndromeUInt_T_81,
           ^_write_ecc_reg_syndromeUInt_T_78,
           ^_write_ecc_reg_syndromeUInt_T_75,
           ^_write_ecc_reg_syndromeUInt_T_72,
           ^_write_ecc_reg_syndromeUInt_T_69,
           ^_write_ecc_reg_syndromeUInt_T_66,
           ^_write_ecc_reg_syndromeUInt_T_63,
           io_write_bits_data_3},
         ^_write_ecc_reg_syndromeUInt_T_81,
         ^_write_ecc_reg_syndromeUInt_T_78,
         ^_write_ecc_reg_syndromeUInt_T_75,
         ^_write_ecc_reg_syndromeUInt_T_72,
         ^_write_ecc_reg_syndromeUInt_T_69,
         ^_write_ecc_reg_syndromeUInt_T_66,
         ^_write_ecc_reg_syndromeUInt_T_63};
      write_ecc_reg_4 <=
        {^{^_write_ecc_reg_syndromeUInt_T_102,
           ^_write_ecc_reg_syndromeUInt_T_99,
           ^_write_ecc_reg_syndromeUInt_T_96,
           ^_write_ecc_reg_syndromeUInt_T_93,
           ^_write_ecc_reg_syndromeUInt_T_90,
           ^_write_ecc_reg_syndromeUInt_T_87,
           ^_write_ecc_reg_syndromeUInt_T_84,
           io_write_bits_data_4},
         ^_write_ecc_reg_syndromeUInt_T_102,
         ^_write_ecc_reg_syndromeUInt_T_99,
         ^_write_ecc_reg_syndromeUInt_T_96,
         ^_write_ecc_reg_syndromeUInt_T_93,
         ^_write_ecc_reg_syndromeUInt_T_90,
         ^_write_ecc_reg_syndromeUInt_T_87,
         ^_write_ecc_reg_syndromeUInt_T_84};
      write_ecc_reg_5 <=
        {^{^_write_ecc_reg_syndromeUInt_T_123,
           ^_write_ecc_reg_syndromeUInt_T_120,
           ^_write_ecc_reg_syndromeUInt_T_117,
           ^_write_ecc_reg_syndromeUInt_T_114,
           ^_write_ecc_reg_syndromeUInt_T_111,
           ^_write_ecc_reg_syndromeUInt_T_108,
           ^_write_ecc_reg_syndromeUInt_T_105,
           io_write_bits_data_5},
         ^_write_ecc_reg_syndromeUInt_T_123,
         ^_write_ecc_reg_syndromeUInt_T_120,
         ^_write_ecc_reg_syndromeUInt_T_117,
         ^_write_ecc_reg_syndromeUInt_T_114,
         ^_write_ecc_reg_syndromeUInt_T_111,
         ^_write_ecc_reg_syndromeUInt_T_108,
         ^_write_ecc_reg_syndromeUInt_T_105};
      write_ecc_reg_6 <=
        {^{^_write_ecc_reg_syndromeUInt_T_144,
           ^_write_ecc_reg_syndromeUInt_T_141,
           ^_write_ecc_reg_syndromeUInt_T_138,
           ^_write_ecc_reg_syndromeUInt_T_135,
           ^_write_ecc_reg_syndromeUInt_T_132,
           ^_write_ecc_reg_syndromeUInt_T_129,
           ^_write_ecc_reg_syndromeUInt_T_126,
           io_write_bits_data_6},
         ^_write_ecc_reg_syndromeUInt_T_144,
         ^_write_ecc_reg_syndromeUInt_T_141,
         ^_write_ecc_reg_syndromeUInt_T_138,
         ^_write_ecc_reg_syndromeUInt_T_135,
         ^_write_ecc_reg_syndromeUInt_T_132,
         ^_write_ecc_reg_syndromeUInt_T_129,
         ^_write_ecc_reg_syndromeUInt_T_126};
      write_ecc_reg_7 <=
        {^{^_write_ecc_reg_syndromeUInt_T_165,
           ^_write_ecc_reg_syndromeUInt_T_162,
           ^_write_ecc_reg_syndromeUInt_T_159,
           ^_write_ecc_reg_syndromeUInt_T_156,
           ^_write_ecc_reg_syndromeUInt_T_153,
           ^_write_ecc_reg_syndromeUInt_T_150,
           ^_write_ecc_reg_syndromeUInt_T_147,
           io_write_bits_data_7},
         ^_write_ecc_reg_syndromeUInt_T_165,
         ^_write_ecc_reg_syndromeUInt_T_162,
         ^_write_ecc_reg_syndromeUInt_T_159,
         ^_write_ecc_reg_syndromeUInt_T_156,
         ^_write_ecc_reg_syndromeUInt_T_153,
         ^_write_ecc_reg_syndromeUInt_T_150,
         ^_write_ecc_reg_syndromeUInt_T_147};
    end
    write_valid_reg <= io_write_valid;
    write_valid_dup_reg_0 <= io_write_dup_0_valid;
    write_valid_dup_reg_1 <= io_write_dup_1_valid;
    write_valid_dup_reg_2 <= io_write_dup_2_valid;
    write_valid_dup_reg_3 <= io_write_dup_3_valid;
    write_valid_dup_reg_4 <= io_write_dup_4_valid;
    write_valid_dup_reg_5 <= io_write_dup_5_valid;
    write_valid_dup_reg_6 <= io_write_dup_6_valid;
    write_valid_dup_reg_7 <= io_write_dup_7_valid;
    if (io_write_dup_0_valid) begin
      write_wayen_dup_reg_0 <= io_write_dup_0_bits_way_en;
      write_set_addr_dup_reg_0 <= io_write_dup_0_bits_addr[13:6];
    end
    if (io_write_dup_1_valid) begin
      write_wayen_dup_reg_1 <= io_write_dup_1_bits_way_en;
      write_set_addr_dup_reg_1 <= io_write_dup_1_bits_addr[13:6];
    end
    if (io_write_dup_2_valid) begin
      write_wayen_dup_reg_2 <= io_write_dup_2_bits_way_en;
      write_set_addr_dup_reg_2 <= io_write_dup_2_bits_addr[13:6];
    end
    if (io_write_dup_3_valid) begin
      write_wayen_dup_reg_3 <= io_write_dup_3_bits_way_en;
      write_set_addr_dup_reg_3 <= io_write_dup_3_bits_addr[13:6];
    end
    if (io_write_dup_4_valid) begin
      write_wayen_dup_reg_4 <= io_write_dup_4_bits_way_en;
      write_set_addr_dup_reg_4 <= io_write_dup_4_bits_addr[13:6];
    end
    if (io_write_dup_5_valid) begin
      write_wayen_dup_reg_5 <= io_write_dup_5_bits_way_en;
      write_set_addr_dup_reg_5 <= io_write_dup_5_bits_addr[13:6];
    end
    if (io_write_dup_6_valid) begin
      write_wayen_dup_reg_6 <= io_write_dup_6_bits_way_en;
      write_set_addr_dup_reg_6 <= io_write_dup_6_bits_addr[13:6];
    end
    if (io_write_dup_7_valid) begin
      write_wayen_dup_reg_7 <= io_write_dup_7_bits_way_en;
      write_set_addr_dup_reg_7 <= io_write_dup_7_bits_addr[13:6];
    end
    real_other_bank_conflict_reg <=
      wr_bank_conflict_0 | io_read_0_valid & io_readline_valid;
    real_rr_bank_conflict_reg <= rr_bank_conflict_oldest_0;
    real_other_bank_conflict_reg_1 <=
      wr_bank_conflict_1 | io_read_1_valid & io_readline_valid;
    real_rr_bank_conflict_reg_1 <= rr_bank_conflict_oldest_1;
    real_other_bank_conflict_reg_2 <=
      wr_bank_conflict_2 | io_read_2_valid & io_readline_valid;
    real_rr_bank_conflict_reg_2 <= rr_bank_conflict_oldest_2;
    io_pseudo_error_ready_REG <=
      _readline_rr_div_addr_T
      & (|(io_readline_bits_rmask
           & {io_pseudo_error_bits_7_valid,
              io_pseudo_error_bits_6_valid,
              io_pseudo_error_bits_5_valid,
              io_pseudo_error_bits_4_valid,
              io_pseudo_error_bits_3_valid,
              io_pseudo_error_bits_2_valid,
              io_pseudo_error_bits_1_valid,
              io_pseudo_error_bits_0_valid})) | _rr_way_addr_T_4
      & (_GEN_19[io_read_0_bits_addr[5:3]] | _GEN_19[bank_addrs_0_1] & io_is128Req_0)
      & ~io_bank_conflict_slow_0_0 | _rr_way_addr_T_9
      & (_GEN_19[io_read_1_bits_addr[5:3]] | _GEN_19[bank_addrs_1_1] & io_is128Req_1)
      & ~io_bank_conflict_slow_1_0 | _rr_way_addr_T_14
      & (_GEN_19[io_read_2_bits_addr[5:3]] | _GEN_19[bank_addrs_2_1] & io_is128Req_2)
      & ~io_bank_conflict_slow_2_0;
    ecc_data_delayed_REG <= read_enable;
    if (ecc_data_delayed_REG)
      ecc_data_delayed <=
        {_data_banks_0_0_io_r_data_0[71:64], bank_result_0_0_0_raw_data};
    ecc_data_delayed_REG_1 <= read_enable;
    if (ecc_data_delayed_REG_1)
      ecc_data_delayed_1 <=
        {_data_banks_0_0_io_r_data_1[71:64], bank_result_0_0_1_raw_data};
    ecc_data_delayed_REG_2 <= read_enable;
    if (ecc_data_delayed_REG_2)
      ecc_data_delayed_2 <=
        {_data_banks_0_0_io_r_data_2[71:64], bank_result_0_0_2_raw_data};
    ecc_data_delayed_REG_3 <= read_enable;
    if (ecc_data_delayed_REG_3)
      ecc_data_delayed_3 <=
        {_data_banks_0_0_io_r_data_3[71:64], bank_result_0_0_3_raw_data};
    ecc_data_delayed_REG_4 <= read_enable_1;
    if (ecc_data_delayed_REG_4)
      ecc_data_delayed_4 <=
        {_data_banks_0_1_io_r_data_0[71:64], bank_result_0_1_0_raw_data};
    ecc_data_delayed_REG_5 <= read_enable_1;
    if (ecc_data_delayed_REG_5)
      ecc_data_delayed_5 <=
        {_data_banks_0_1_io_r_data_1[71:64], bank_result_0_1_1_raw_data};
    ecc_data_delayed_REG_6 <= read_enable_1;
    if (ecc_data_delayed_REG_6)
      ecc_data_delayed_6 <=
        {_data_banks_0_1_io_r_data_2[71:64], bank_result_0_1_2_raw_data};
    ecc_data_delayed_REG_7 <= read_enable_1;
    if (ecc_data_delayed_REG_7)
      ecc_data_delayed_7 <=
        {_data_banks_0_1_io_r_data_3[71:64], bank_result_0_1_3_raw_data};
    ecc_data_delayed_REG_8 <= read_enable_2;
    if (ecc_data_delayed_REG_8)
      ecc_data_delayed_8 <=
        {_data_banks_0_2_io_r_data_0[71:64], bank_result_0_2_0_raw_data};
    ecc_data_delayed_REG_9 <= read_enable_2;
    if (ecc_data_delayed_REG_9)
      ecc_data_delayed_9 <=
        {_data_banks_0_2_io_r_data_1[71:64], bank_result_0_2_1_raw_data};
    ecc_data_delayed_REG_10 <= read_enable_2;
    if (ecc_data_delayed_REG_10)
      ecc_data_delayed_10 <=
        {_data_banks_0_2_io_r_data_2[71:64], bank_result_0_2_2_raw_data};
    ecc_data_delayed_REG_11 <= read_enable_2;
    if (ecc_data_delayed_REG_11)
      ecc_data_delayed_11 <=
        {_data_banks_0_2_io_r_data_3[71:64], bank_result_0_2_3_raw_data};
    ecc_data_delayed_REG_12 <= read_enable_3;
    if (ecc_data_delayed_REG_12)
      ecc_data_delayed_12 <=
        {_data_banks_0_3_io_r_data_0[71:64], bank_result_0_3_0_raw_data};
    ecc_data_delayed_REG_13 <= read_enable_3;
    if (ecc_data_delayed_REG_13)
      ecc_data_delayed_13 <=
        {_data_banks_0_3_io_r_data_1[71:64], bank_result_0_3_1_raw_data};
    ecc_data_delayed_REG_14 <= read_enable_3;
    if (ecc_data_delayed_REG_14)
      ecc_data_delayed_14 <=
        {_data_banks_0_3_io_r_data_2[71:64], bank_result_0_3_2_raw_data};
    ecc_data_delayed_REG_15 <= read_enable_3;
    if (ecc_data_delayed_REG_15)
      ecc_data_delayed_15 <=
        {_data_banks_0_3_io_r_data_3[71:64], bank_result_0_3_3_raw_data};
    ecc_data_delayed_REG_16 <= read_enable_4;
    if (ecc_data_delayed_REG_16)
      ecc_data_delayed_16 <=
        {_data_banks_0_4_io_r_data_0[71:64], bank_result_0_4_0_raw_data};
    ecc_data_delayed_REG_17 <= read_enable_4;
    if (ecc_data_delayed_REG_17)
      ecc_data_delayed_17 <=
        {_data_banks_0_4_io_r_data_1[71:64], bank_result_0_4_1_raw_data};
    ecc_data_delayed_REG_18 <= read_enable_4;
    if (ecc_data_delayed_REG_18)
      ecc_data_delayed_18 <=
        {_data_banks_0_4_io_r_data_2[71:64], bank_result_0_4_2_raw_data};
    ecc_data_delayed_REG_19 <= read_enable_4;
    if (ecc_data_delayed_REG_19)
      ecc_data_delayed_19 <=
        {_data_banks_0_4_io_r_data_3[71:64], bank_result_0_4_3_raw_data};
    ecc_data_delayed_REG_20 <= read_enable_5;
    if (ecc_data_delayed_REG_20)
      ecc_data_delayed_20 <=
        {_data_banks_0_5_io_r_data_0[71:64], bank_result_0_5_0_raw_data};
    ecc_data_delayed_REG_21 <= read_enable_5;
    if (ecc_data_delayed_REG_21)
      ecc_data_delayed_21 <=
        {_data_banks_0_5_io_r_data_1[71:64], bank_result_0_5_1_raw_data};
    ecc_data_delayed_REG_22 <= read_enable_5;
    if (ecc_data_delayed_REG_22)
      ecc_data_delayed_22 <=
        {_data_banks_0_5_io_r_data_2[71:64], bank_result_0_5_2_raw_data};
    ecc_data_delayed_REG_23 <= read_enable_5;
    if (ecc_data_delayed_REG_23)
      ecc_data_delayed_23 <=
        {_data_banks_0_5_io_r_data_3[71:64], bank_result_0_5_3_raw_data};
    ecc_data_delayed_REG_24 <= read_enable_6;
    if (ecc_data_delayed_REG_24)
      ecc_data_delayed_24 <=
        {_data_banks_0_6_io_r_data_0[71:64], bank_result_0_6_0_raw_data};
    ecc_data_delayed_REG_25 <= read_enable_6;
    if (ecc_data_delayed_REG_25)
      ecc_data_delayed_25 <=
        {_data_banks_0_6_io_r_data_1[71:64], bank_result_0_6_1_raw_data};
    ecc_data_delayed_REG_26 <= read_enable_6;
    if (ecc_data_delayed_REG_26)
      ecc_data_delayed_26 <=
        {_data_banks_0_6_io_r_data_2[71:64], bank_result_0_6_2_raw_data};
    ecc_data_delayed_REG_27 <= read_enable_6;
    if (ecc_data_delayed_REG_27)
      ecc_data_delayed_27 <=
        {_data_banks_0_6_io_r_data_3[71:64], bank_result_0_6_3_raw_data};
    ecc_data_delayed_REG_28 <= read_enable_7;
    if (ecc_data_delayed_REG_28)
      ecc_data_delayed_28 <=
        {_data_banks_0_7_io_r_data_0[71:64], bank_result_0_7_0_raw_data};
    ecc_data_delayed_REG_29 <= read_enable_7;
    if (ecc_data_delayed_REG_29)
      ecc_data_delayed_29 <=
        {_data_banks_0_7_io_r_data_1[71:64], bank_result_0_7_1_raw_data};
    ecc_data_delayed_REG_30 <= read_enable_7;
    if (ecc_data_delayed_REG_30)
      ecc_data_delayed_30 <=
        {_data_banks_0_7_io_r_data_2[71:64], bank_result_0_7_2_raw_data};
    ecc_data_delayed_REG_31 <= read_enable_7;
    if (ecc_data_delayed_REG_31)
      ecc_data_delayed_31 <=
        {_data_banks_0_7_io_r_data_3[71:64], bank_result_0_7_3_raw_data};
    r_read_fire <= _rr_way_addr_T_4;
    if (_rr_way_addr_T_4) begin
      r_bank_addr_0 <= io_read_0_bits_addr[5:3];
      r_bank_addr_1 <= bank_addrs_0_1;
      r_way_addr <=
        {|(io_read_0_bits_way_en[3:2]),
         io_read_0_bits_way_en[3] | io_read_0_bits_way_en[1]};
      rr_bank_addr_r_0 <= io_read_0_bits_addr[5:3];
      rr_bank_addr_r_1 <= bank_addrs_0_1;
      rr_way_addr_r <=
        {|(io_read_0_bits_way_en[3:2]),
         io_read_0_bits_way_en[3] | io_read_0_bits_way_en[1]};
    end
    rr_read_fire <= r_read_fire;
    if (r_read_fire) begin
      rr_bank_addr_0 <= rr_bank_addr_r_0;
      rr_bank_addr_1 <= rr_bank_addr_r_1;
      rr_way_addr <= rr_way_addr_r;
    end
    io_read_error_delayed_0_0_REG <= io_bank_conflict_slow_0_0;
    io_read_error_delayed_0_1_REG <= io_bank_conflict_slow_0_0;
    r_read_fire_1 <= _rr_way_addr_T_9;
    if (_rr_way_addr_T_9) begin
      r_bank_addr_1_0 <= io_read_1_bits_addr[5:3];
      r_bank_addr_1_1 <= bank_addrs_1_1;
      r_way_addr_1 <=
        {|(io_read_1_bits_way_en[3:2]),
         io_read_1_bits_way_en[3] | io_read_1_bits_way_en[1]};
      rr_bank_addr_r_1_0 <= io_read_1_bits_addr[5:3];
      rr_bank_addr_r_1_1 <= bank_addrs_1_1;
      rr_way_addr_r_1 <=
        {|(io_read_1_bits_way_en[3:2]),
         io_read_1_bits_way_en[3] | io_read_1_bits_way_en[1]};
    end
    rr_read_fire_1 <= r_read_fire_1;
    if (r_read_fire_1) begin
      rr_bank_addr_1_0 <= rr_bank_addr_r_1_0;
      rr_bank_addr_1_1 <= rr_bank_addr_r_1_1;
      rr_way_addr_1 <= rr_way_addr_r_1;
    end
    io_read_error_delayed_1_0_REG <= io_bank_conflict_slow_1_0;
    io_read_error_delayed_1_1_REG <= io_bank_conflict_slow_1_0;
    r_read_fire_2 <= _rr_way_addr_T_14;
    if (_rr_way_addr_T_14) begin
      r_bank_addr_2_0 <= io_read_2_bits_addr[5:3];
      r_bank_addr_2_1 <= bank_addrs_2_1;
      r_way_addr_2 <=
        {|(io_read_2_bits_way_en[3:2]),
         io_read_2_bits_way_en[3] | io_read_2_bits_way_en[1]};
      rr_bank_addr_r_2_0 <= io_read_2_bits_addr[5:3];
      rr_bank_addr_r_2_1 <= bank_addrs_2_1;
      rr_way_addr_r_2 <=
        {|(io_read_2_bits_way_en[3:2]),
         io_read_2_bits_way_en[3] | io_read_2_bits_way_en[1]};
    end
    rr_read_fire_2 <= r_read_fire_2;
    if (r_read_fire_2) begin
      rr_bank_addr_2_0 <= rr_bank_addr_r_2_0;
      rr_bank_addr_2_1 <= rr_bank_addr_r_2_1;
      rr_way_addr_2 <= rr_way_addr_r_2;
    end
    io_read_error_delayed_2_0_REG <= io_bank_conflict_slow_2_0;
    io_read_error_delayed_2_1_REG <= io_bank_conflict_slow_2_0;
    if (_readline_rr_div_addr_T | _mbistPl_mbist_ack)
      readline_r_way_addr <=
        _mbistPl_mbist_ack
          ? {|(_mbist_r_way_T_14[2:1]), _mbist_r_way_T_14[2] | _mbist_r_way_T_14[0]}
          : {|(io_readline_bits_way_en[3:2]),
             io_readline_bits_way_en[3] | io_readline_bits_way_en[1]};
    if ((io_readline_stall | _mbistPl_mbist_ack) & _readline_resp_7_T) begin
      readline_resp_0_r_ecc <= _GEN_21;
      readline_resp_0_r_raw_data <= _GEN_23;
      readline_resp_1_r_ecc <= _GEN_25;
      readline_resp_1_r_raw_data <= _GEN_27;
      readline_resp_2_r_ecc <= _GEN_29;
      readline_resp_2_r_raw_data <= _GEN_31;
      readline_resp_3_r_ecc <= _GEN_33;
      readline_resp_3_r_raw_data <= _GEN_35;
      readline_resp_4_r_ecc <= _GEN_37;
      readline_resp_4_r_raw_data <= _GEN_39;
      readline_resp_5_r_ecc <= _GEN_41;
      readline_resp_5_r_raw_data <= _GEN_43;
      readline_resp_6_r_ecc <= _GEN_45;
      readline_resp_6_r_raw_data <= _GEN_47;
      readline_resp_7_r_ecc <= _GEN_49;
      readline_resp_7_r_raw_data <= _GEN_51;
    end
    if (io_readline_can_resp | _mbistPl_mbist_ack) begin
      r_8_0_ecc <= _readline_resp_7_T ? _GEN_21 : readline_resp_0_r_ecc;
      r_8_0_raw_data <= _readline_resp_7_T ? _GEN_23 : readline_resp_0_r_raw_data;
      r_8_1_ecc <= _readline_resp_7_T ? _GEN_25 : readline_resp_1_r_ecc;
      r_8_1_raw_data <= _readline_resp_7_T ? _GEN_27 : readline_resp_1_r_raw_data;
      r_8_2_ecc <= _readline_resp_7_T ? _GEN_29 : readline_resp_2_r_ecc;
      r_8_2_raw_data <= _readline_resp_7_T ? _GEN_31 : readline_resp_2_r_raw_data;
      r_8_3_ecc <= _readline_resp_7_T ? _GEN_33 : readline_resp_3_r_ecc;
      r_8_3_raw_data <= _readline_resp_7_T ? _GEN_35 : readline_resp_3_r_raw_data;
      r_8_4_ecc <= _readline_resp_7_T ? _GEN_37 : readline_resp_4_r_ecc;
      r_8_4_raw_data <= _readline_resp_7_T ? _GEN_39 : readline_resp_4_r_raw_data;
      r_8_5_ecc <= _readline_resp_7_T ? _GEN_41 : readline_resp_5_r_ecc;
      r_8_5_raw_data <= _readline_resp_7_T ? _GEN_43 : readline_resp_5_r_raw_data;
      r_8_6_ecc <= _readline_resp_7_T ? _GEN_45 : readline_resp_6_r_ecc;
      r_8_6_raw_data <= _readline_resp_7_T ? _GEN_47 : readline_resp_6_r_raw_data;
      r_8_7_ecc <= _readline_resp_7_T ? _GEN_49 : readline_resp_7_r_ecc;
      r_8_7_raw_data <= _readline_resp_7_T ? _GEN_51 : readline_resp_7_r_raw_data;
    end
    wen_reg_REG <= io_write_valid;
    wen_reg_REG_1 <= io_write_valid;
    wen_reg_REG_2 <= io_write_valid;
    wen_reg_REG_3 <= io_write_valid;
    wen_reg_REG_4 <= io_write_valid;
    wen_reg_REG_5 <= io_write_valid;
    wen_reg_REG_6 <= io_write_valid;
    wen_reg_REG_7 <= io_write_valid;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:213];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [7:0] i = 8'h0; i < 8'hD6; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        write_bank_mask_reg = _RANDOM[8'h2][15:8];
        write_data_reg_0 = {_RANDOM[8'h2][31:16], _RANDOM[8'h3], _RANDOM[8'h4][15:0]};
        write_data_reg_1 = {_RANDOM[8'h4][31:16], _RANDOM[8'h5], _RANDOM[8'h6][15:0]};
        write_data_reg_2 = {_RANDOM[8'h6][31:16], _RANDOM[8'h7], _RANDOM[8'h8][15:0]};
        write_data_reg_3 = {_RANDOM[8'h8][31:16], _RANDOM[8'h9], _RANDOM[8'hA][15:0]};
        write_data_reg_4 = {_RANDOM[8'hA][31:16], _RANDOM[8'hB], _RANDOM[8'hC][15:0]};
        write_data_reg_5 = {_RANDOM[8'hC][31:16], _RANDOM[8'hD], _RANDOM[8'hE][15:0]};
        write_data_reg_6 = {_RANDOM[8'hE][31:16], _RANDOM[8'hF], _RANDOM[8'h10][15:0]};
        write_data_reg_7 = {_RANDOM[8'h10][31:16], _RANDOM[8'h11], _RANDOM[8'h12][15:0]};
        write_valid_reg = _RANDOM[8'h12][16];
        write_valid_dup_reg_0 = _RANDOM[8'h12][17];
        write_valid_dup_reg_1 = _RANDOM[8'h12][18];
        write_valid_dup_reg_2 = _RANDOM[8'h12][19];
        write_valid_dup_reg_3 = _RANDOM[8'h12][20];
        write_valid_dup_reg_4 = _RANDOM[8'h12][21];
        write_valid_dup_reg_5 = _RANDOM[8'h12][22];
        write_valid_dup_reg_6 = _RANDOM[8'h12][23];
        write_valid_dup_reg_7 = _RANDOM[8'h12][24];
        write_wayen_dup_reg_0 = _RANDOM[8'h12][28:25];
        write_wayen_dup_reg_1 = {_RANDOM[8'h12][31:29], _RANDOM[8'h13][0]};
        write_wayen_dup_reg_2 = _RANDOM[8'h13][4:1];
        write_wayen_dup_reg_3 = _RANDOM[8'h13][8:5];
        write_wayen_dup_reg_4 = _RANDOM[8'h13][12:9];
        write_wayen_dup_reg_5 = _RANDOM[8'h13][16:13];
        write_wayen_dup_reg_6 = _RANDOM[8'h13][20:17];
        write_wayen_dup_reg_7 = _RANDOM[8'h13][24:21];
        write_set_addr_dup_reg_0 = {_RANDOM[8'h13][31:25], _RANDOM[8'h14][0]};
        write_set_addr_dup_reg_1 = _RANDOM[8'h14][8:1];
        write_set_addr_dup_reg_2 = _RANDOM[8'h14][16:9];
        write_set_addr_dup_reg_3 = _RANDOM[8'h14][24:17];
        write_set_addr_dup_reg_4 = {_RANDOM[8'h14][31:25], _RANDOM[8'h15][0]};
        write_set_addr_dup_reg_5 = _RANDOM[8'h15][8:1];
        write_set_addr_dup_reg_6 = _RANDOM[8'h15][16:9];
        write_set_addr_dup_reg_7 = _RANDOM[8'h15][24:17];
        real_other_bank_conflict_reg = _RANDOM[8'h18][1];
        real_rr_bank_conflict_reg = _RANDOM[8'h18][2];
        real_other_bank_conflict_reg_1 = _RANDOM[8'h18][3];
        real_rr_bank_conflict_reg_1 = _RANDOM[8'h18][4];
        real_other_bank_conflict_reg_2 = _RANDOM[8'h18][5];
        real_rr_bank_conflict_reg_2 = _RANDOM[8'h18][6];
        io_pseudo_error_ready_REG = _RANDOM[8'h18][7];
        ecc_data_delayed_REG = _RANDOM[8'h18][8];
        ecc_data_delayed = {_RANDOM[8'h18][31:9], _RANDOM[8'h19], _RANDOM[8'h1A][16:0]};
        ecc_data_delayed_REG_1 = _RANDOM[8'h1C][27];
        ecc_data_delayed_1 =
          {_RANDOM[8'h1C][31:28], _RANDOM[8'h1D], _RANDOM[8'h1E], _RANDOM[8'h1F][3:0]};
        ecc_data_delayed_REG_2 = _RANDOM[8'h21][14];
        ecc_data_delayed_2 =
          {_RANDOM[8'h21][31:15], _RANDOM[8'h22], _RANDOM[8'h23][22:0]};
        ecc_data_delayed_REG_3 = _RANDOM[8'h26][1];
        ecc_data_delayed_3 = {_RANDOM[8'h26][31:2], _RANDOM[8'h27], _RANDOM[8'h28][9:0]};
        ecc_data_delayed_REG_4 = _RANDOM[8'h2A][20];
        ecc_data_delayed_4 =
          {_RANDOM[8'h2A][31:21], _RANDOM[8'h2B], _RANDOM[8'h2C][28:0]};
        ecc_data_delayed_REG_5 = _RANDOM[8'h2F][7];
        ecc_data_delayed_5 = {_RANDOM[8'h2F][31:8], _RANDOM[8'h30], _RANDOM[8'h31][15:0]};
        ecc_data_delayed_REG_6 = _RANDOM[8'h33][26];
        ecc_data_delayed_6 =
          {_RANDOM[8'h33][31:27], _RANDOM[8'h34], _RANDOM[8'h35], _RANDOM[8'h36][2:0]};
        ecc_data_delayed_REG_7 = _RANDOM[8'h38][13];
        ecc_data_delayed_7 =
          {_RANDOM[8'h38][31:14], _RANDOM[8'h39], _RANDOM[8'h3A][21:0]};
        ecc_data_delayed_REG_8 = _RANDOM[8'h3D][0];
        ecc_data_delayed_8 = {_RANDOM[8'h3D][31:1], _RANDOM[8'h3E], _RANDOM[8'h3F][8:0]};
        ecc_data_delayed_REG_9 = _RANDOM[8'h41][19];
        ecc_data_delayed_9 =
          {_RANDOM[8'h41][31:20], _RANDOM[8'h42], _RANDOM[8'h43][27:0]};
        ecc_data_delayed_REG_10 = _RANDOM[8'h46][6];
        ecc_data_delayed_10 =
          {_RANDOM[8'h46][31:7], _RANDOM[8'h47], _RANDOM[8'h48][14:0]};
        ecc_data_delayed_REG_11 = _RANDOM[8'h4A][25];
        ecc_data_delayed_11 =
          {_RANDOM[8'h4A][31:26], _RANDOM[8'h4B], _RANDOM[8'h4C], _RANDOM[8'h4D][1:0]};
        ecc_data_delayed_REG_12 = _RANDOM[8'h4F][12];
        ecc_data_delayed_12 =
          {_RANDOM[8'h4F][31:13], _RANDOM[8'h50], _RANDOM[8'h51][20:0]};
        ecc_data_delayed_REG_13 = _RANDOM[8'h53][31];
        ecc_data_delayed_13 = {_RANDOM[8'h54], _RANDOM[8'h55], _RANDOM[8'h56][7:0]};
        ecc_data_delayed_REG_14 = _RANDOM[8'h58][18];
        ecc_data_delayed_14 =
          {_RANDOM[8'h58][31:19], _RANDOM[8'h59], _RANDOM[8'h5A][26:0]};
        ecc_data_delayed_REG_15 = _RANDOM[8'h5D][5];
        ecc_data_delayed_15 =
          {_RANDOM[8'h5D][31:6], _RANDOM[8'h5E], _RANDOM[8'h5F][13:0]};
        ecc_data_delayed_REG_16 = _RANDOM[8'h61][24];
        ecc_data_delayed_16 =
          {_RANDOM[8'h61][31:25], _RANDOM[8'h62], _RANDOM[8'h63], _RANDOM[8'h64][0]};
        ecc_data_delayed_REG_17 = _RANDOM[8'h66][11];
        ecc_data_delayed_17 =
          {_RANDOM[8'h66][31:12], _RANDOM[8'h67], _RANDOM[8'h68][19:0]};
        ecc_data_delayed_REG_18 = _RANDOM[8'h6A][30];
        ecc_data_delayed_18 =
          {_RANDOM[8'h6A][31], _RANDOM[8'h6B], _RANDOM[8'h6C], _RANDOM[8'h6D][6:0]};
        ecc_data_delayed_REG_19 = _RANDOM[8'h6F][17];
        ecc_data_delayed_19 =
          {_RANDOM[8'h6F][31:18], _RANDOM[8'h70], _RANDOM[8'h71][25:0]};
        ecc_data_delayed_REG_20 = _RANDOM[8'h74][4];
        ecc_data_delayed_20 =
          {_RANDOM[8'h74][31:5], _RANDOM[8'h75], _RANDOM[8'h76][12:0]};
        ecc_data_delayed_REG_21 = _RANDOM[8'h78][23];
        ecc_data_delayed_21 = {_RANDOM[8'h78][31:24], _RANDOM[8'h79], _RANDOM[8'h7A]};
        ecc_data_delayed_REG_22 = _RANDOM[8'h7D][10];
        ecc_data_delayed_22 =
          {_RANDOM[8'h7D][31:11], _RANDOM[8'h7E], _RANDOM[8'h7F][18:0]};
        ecc_data_delayed_REG_23 = _RANDOM[8'h81][29];
        ecc_data_delayed_23 =
          {_RANDOM[8'h81][31:30], _RANDOM[8'h82], _RANDOM[8'h83], _RANDOM[8'h84][5:0]};
        ecc_data_delayed_REG_24 = _RANDOM[8'h86][16];
        ecc_data_delayed_24 =
          {_RANDOM[8'h86][31:17], _RANDOM[8'h87], _RANDOM[8'h88][24:0]};
        ecc_data_delayed_REG_25 = _RANDOM[8'h8B][3];
        ecc_data_delayed_25 =
          {_RANDOM[8'h8B][31:4], _RANDOM[8'h8C], _RANDOM[8'h8D][11:0]};
        ecc_data_delayed_REG_26 = _RANDOM[8'h8F][22];
        ecc_data_delayed_26 =
          {_RANDOM[8'h8F][31:23], _RANDOM[8'h90], _RANDOM[8'h91][30:0]};
        ecc_data_delayed_REG_27 = _RANDOM[8'h94][9];
        ecc_data_delayed_27 =
          {_RANDOM[8'h94][31:10], _RANDOM[8'h95], _RANDOM[8'h96][17:0]};
        ecc_data_delayed_REG_28 = _RANDOM[8'h98][28];
        ecc_data_delayed_28 =
          {_RANDOM[8'h98][31:29], _RANDOM[8'h99], _RANDOM[8'h9A], _RANDOM[8'h9B][4:0]};
        ecc_data_delayed_REG_29 = _RANDOM[8'h9D][15];
        ecc_data_delayed_29 =
          {_RANDOM[8'h9D][31:16], _RANDOM[8'h9E], _RANDOM[8'h9F][23:0]};
        ecc_data_delayed_REG_30 = _RANDOM[8'hA2][2];
        ecc_data_delayed_30 =
          {_RANDOM[8'hA2][31:3], _RANDOM[8'hA3], _RANDOM[8'hA4][10:0]};
        ecc_data_delayed_REG_31 = _RANDOM[8'hA6][21];
        ecc_data_delayed_31 =
          {_RANDOM[8'hA6][31:22], _RANDOM[8'hA7], _RANDOM[8'hA8][29:0]};
        r_read_fire = _RANDOM[8'hAB][8];
        r_bank_addr_0 = _RANDOM[8'hAB][12:10];
        r_bank_addr_1 = _RANDOM[8'hAB][15:13];
        r_way_addr = _RANDOM[8'hAB][17:16];
        rr_read_fire = _RANDOM[8'hAB][18];
        rr_bank_addr_r_0 = _RANDOM[8'hAB][23:21];
        rr_bank_addr_r_1 = _RANDOM[8'hAB][26:24];
        rr_bank_addr_0 = _RANDOM[8'hAB][29:27];
        rr_bank_addr_1 = {_RANDOM[8'hAB][31:30], _RANDOM[8'hAC][0]};
        rr_way_addr_r = _RANDOM[8'hAC][2:1];
        rr_way_addr = _RANDOM[8'hAC][4:3];
        io_read_error_delayed_0_0_REG = _RANDOM[8'hAC][5];
        io_read_error_delayed_0_1_REG = _RANDOM[8'hAC][6];
        r_read_fire_1 = _RANDOM[8'hAC][7];
        r_bank_addr_1_0 = _RANDOM[8'hAC][11:9];
        r_bank_addr_1_1 = _RANDOM[8'hAC][14:12];
        r_way_addr_1 = _RANDOM[8'hAC][16:15];
        rr_read_fire_1 = _RANDOM[8'hAC][17];
        rr_bank_addr_r_1_0 = _RANDOM[8'hAC][22:20];
        rr_bank_addr_r_1_1 = _RANDOM[8'hAC][25:23];
        rr_bank_addr_1_0 = _RANDOM[8'hAC][28:26];
        rr_bank_addr_1_1 = _RANDOM[8'hAC][31:29];
        rr_way_addr_r_1 = _RANDOM[8'hAD][1:0];
        rr_way_addr_1 = _RANDOM[8'hAD][3:2];
        io_read_error_delayed_1_0_REG = _RANDOM[8'hAD][4];
        io_read_error_delayed_1_1_REG = _RANDOM[8'hAD][5];
        r_read_fire_2 = _RANDOM[8'hAD][6];
        r_bank_addr_2_0 = _RANDOM[8'hAD][10:8];
        r_bank_addr_2_1 = _RANDOM[8'hAD][13:11];
        r_way_addr_2 = _RANDOM[8'hAD][15:14];
        rr_read_fire_2 = _RANDOM[8'hAD][16];
        rr_bank_addr_r_2_0 = _RANDOM[8'hAD][21:19];
        rr_bank_addr_r_2_1 = _RANDOM[8'hAD][24:22];
        rr_bank_addr_2_0 = _RANDOM[8'hAD][27:25];
        rr_bank_addr_2_1 = _RANDOM[8'hAD][30:28];
        rr_way_addr_r_2 = {_RANDOM[8'hAD][31], _RANDOM[8'hAE][0]};
        rr_way_addr_2 = _RANDOM[8'hAE][2:1];
        io_read_error_delayed_2_0_REG = _RANDOM[8'hAE][3];
        io_read_error_delayed_2_1_REG = _RANDOM[8'hAE][4];
        readline_r_way_addr = _RANDOM[8'hAE][6:5];
        readline_resp_0_r_ecc = _RANDOM[8'hAE][20:13];
        readline_resp_0_r_raw_data =
          {_RANDOM[8'hAE][31:21], _RANDOM[8'hAF], _RANDOM[8'hB0][20:0]};
        readline_resp_1_r_ecc = _RANDOM[8'hB0][29:22];
        readline_resp_1_r_raw_data =
          {_RANDOM[8'hB0][31:30], _RANDOM[8'hB1], _RANDOM[8'hB2][29:0]};
        readline_resp_2_r_ecc = {_RANDOM[8'hB2][31], _RANDOM[8'hB3][6:0]};
        readline_resp_2_r_raw_data =
          {_RANDOM[8'hB3][31:7], _RANDOM[8'hB4], _RANDOM[8'hB5][6:0]};
        readline_resp_3_r_ecc = _RANDOM[8'hB5][15:8];
        readline_resp_3_r_raw_data =
          {_RANDOM[8'hB5][31:16], _RANDOM[8'hB6], _RANDOM[8'hB7][15:0]};
        readline_resp_4_r_ecc = _RANDOM[8'hB7][24:17];
        readline_resp_4_r_raw_data =
          {_RANDOM[8'hB7][31:25], _RANDOM[8'hB8], _RANDOM[8'hB9][24:0]};
        readline_resp_5_r_ecc = {_RANDOM[8'hB9][31:26], _RANDOM[8'hBA][1:0]};
        readline_resp_5_r_raw_data =
          {_RANDOM[8'hBA][31:2], _RANDOM[8'hBB], _RANDOM[8'hBC][1:0]};
        readline_resp_6_r_ecc = _RANDOM[8'hBC][10:3];
        readline_resp_6_r_raw_data =
          {_RANDOM[8'hBC][31:11], _RANDOM[8'hBD], _RANDOM[8'hBE][10:0]};
        readline_resp_7_r_ecc = _RANDOM[8'hBE][19:12];
        readline_resp_7_r_raw_data =
          {_RANDOM[8'hBE][31:20], _RANDOM[8'hBF], _RANDOM[8'hC0][19:0]};
        r_8_0_ecc = _RANDOM[8'hC0][28:21];
        r_8_0_raw_data = {_RANDOM[8'hC0][31:29], _RANDOM[8'hC1], _RANDOM[8'hC2][28:0]};
        r_8_1_ecc = {_RANDOM[8'hC2][31:30], _RANDOM[8'hC3][5:0]};
        r_8_1_raw_data = {_RANDOM[8'hC3][31:6], _RANDOM[8'hC4], _RANDOM[8'hC5][5:0]};
        r_8_2_ecc = _RANDOM[8'hC5][14:7];
        r_8_2_raw_data = {_RANDOM[8'hC5][31:15], _RANDOM[8'hC6], _RANDOM[8'hC7][14:0]};
        r_8_3_ecc = _RANDOM[8'hC7][23:16];
        r_8_3_raw_data = {_RANDOM[8'hC7][31:24], _RANDOM[8'hC8], _RANDOM[8'hC9][23:0]};
        r_8_4_ecc = {_RANDOM[8'hC9][31:25], _RANDOM[8'hCA][0]};
        r_8_4_raw_data = {_RANDOM[8'hCA][31:1], _RANDOM[8'hCB], _RANDOM[8'hCC][0]};
        r_8_5_ecc = _RANDOM[8'hCC][9:2];
        r_8_5_raw_data = {_RANDOM[8'hCC][31:10], _RANDOM[8'hCD], _RANDOM[8'hCE][9:0]};
        r_8_6_ecc = _RANDOM[8'hCE][18:11];
        r_8_6_raw_data = {_RANDOM[8'hCE][31:19], _RANDOM[8'hCF], _RANDOM[8'hD0][18:0]};
        r_8_7_ecc = _RANDOM[8'hD0][27:20];
        r_8_7_raw_data = {_RANDOM[8'hD0][31:28], _RANDOM[8'hD1], _RANDOM[8'hD2][27:0]};
        wen_reg_REG = _RANDOM[8'hD2][29];
        write_ecc_reg = {_RANDOM[8'hD2][31:30], _RANDOM[8'hD3][5:0]};
        wen_reg_REG_1 = _RANDOM[8'hD3][6];
        write_ecc_reg_1 = _RANDOM[8'hD3][14:7];
        wen_reg_REG_2 = _RANDOM[8'hD3][15];
        write_ecc_reg_2 = _RANDOM[8'hD3][23:16];
        wen_reg_REG_3 = _RANDOM[8'hD3][24];
        write_ecc_reg_3 = {_RANDOM[8'hD3][31:25], _RANDOM[8'hD4][0]};
        wen_reg_REG_4 = _RANDOM[8'hD4][1];
        write_ecc_reg_4 = _RANDOM[8'hD4][9:2];
        wen_reg_REG_5 = _RANDOM[8'hD4][10];
        write_ecc_reg_5 = _RANDOM[8'hD4][18:11];
        wen_reg_REG_6 = _RANDOM[8'hD4][19];
        write_ecc_reg_6 = _RANDOM[8'hD4][27:20];
        wen_reg_REG_7 = _RANDOM[8'hD4][28];
        write_ecc_reg_7 = {_RANDOM[8'hD4][31:29], _RANDOM[8'hD5][4:0]};
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  wire [8:0]       childBd_addr;
  wire [8:0]       childBd_addr_rd;
  wire [71:0]      childBd_wdata;
  wire             childBd_wmask;
  wire             childBd_re;
  wire             childBd_we;
  wire             childBd_ack;
  wire             childBd_selectedOH;
  wire             childBd_array;
  wire [8:0]       childBd_1_addr;
  wire [8:0]       childBd_1_addr_rd;
  wire [71:0]      childBd_1_wdata;
  wire             childBd_1_wmask;
  wire             childBd_1_re;
  wire             childBd_1_we;
  wire             childBd_1_ack;
  wire             childBd_1_selectedOH;
  wire             childBd_1_array;
  wire [8:0]       childBd_2_addr;
  wire [8:0]       childBd_2_addr_rd;
  wire [71:0]      childBd_2_wdata;
  wire             childBd_2_wmask;
  wire             childBd_2_re;
  wire             childBd_2_we;
  wire             childBd_2_ack;
  wire             childBd_2_selectedOH;
  wire [1:0]       childBd_2_array;
  wire [8:0]       childBd_3_addr;
  wire [8:0]       childBd_3_addr_rd;
  wire [71:0]      childBd_3_wdata;
  wire             childBd_3_wmask;
  wire             childBd_3_re;
  wire             childBd_3_we;
  wire             childBd_3_ack;
  wire             childBd_3_selectedOH;
  wire [1:0]       childBd_3_array;
  DataSRAMBank data_banks_0_0 (
    .clock                            (clock),
    .reset                            (reset),
    .io_w_en
      (write_bank_mask_reg[0] & write_valid_dup_reg_0 & wen_reg_REG),
    .io_w_addr                        (write_set_addr_dup_reg_0),
    .io_w_way_en                      (write_wayen_dup_reg_0),
    .io_w_data                        ({write_ecc_reg, write_data_reg_0}),
    .io_r_en                          (read_enable),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : io_read_0_valid
           & (io_read_0_bits_addr_dup[5:3] == 3'h0 | bank_addrs_dup_0_1 == 3'h0
              & io_is128Req_0) & ~rr_bank_conflict_oldest_0
             ? io_read_0_bits_addr_dup[13:6]
             : io_read_1_valid
               & (io_read_1_bits_addr_dup[5:3] == 3'h0 | bank_addrs_dup_1_1 == 3'h0
                  & io_is128Req_1) & ~rr_bank_conflict_oldest_1
                 ? io_read_1_bits_addr_dup[13:6]
                 : io_read_2_bits_addr_dup[13:6]),
    .io_r_data_0                      (_data_banks_0_0_io_r_data_0),
    .io_r_data_1                      (_data_banks_0_0_io_r_data_1),
    .io_r_data_2                      (_data_banks_0_0_io_r_data_2),
    .io_r_data_3                      (_data_banks_0_0_io_r_data_3),
    .boreChildrenBd_bore_addr         (childBd_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_wdata),
    .boreChildrenBd_bore_wmask        (childBd_wmask),
    .boreChildrenBd_bore_re           (childBd_re),
    .boreChildrenBd_bore_we           (childBd_we),
    .boreChildrenBd_bore_rdata        (childBd_rdata),
    .boreChildrenBd_bore_ack          (childBd_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_selectedOH),
    .boreChildrenBd_bore_array        (childBd_array),
    .boreChildrenBd_bore_1_addr       (childBd_1_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_1_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_1_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_1_wmask),
    .boreChildrenBd_bore_1_re         (childBd_1_re),
    .boreChildrenBd_bore_1_we         (childBd_1_we),
    .boreChildrenBd_bore_1_rdata      (childBd_1_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_1_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_1_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_1_array),
    .boreChildrenBd_bore_2_addr       (childBd_2_addr),
    .boreChildrenBd_bore_2_addr_rd    (childBd_2_addr_rd),
    .boreChildrenBd_bore_2_wdata      (childBd_2_wdata),
    .boreChildrenBd_bore_2_wmask      (childBd_2_wmask),
    .boreChildrenBd_bore_2_re         (childBd_2_re),
    .boreChildrenBd_bore_2_we         (childBd_2_we),
    .boreChildrenBd_bore_2_rdata      (childBd_2_rdata),
    .boreChildrenBd_bore_2_ack        (childBd_2_ack),
    .boreChildrenBd_bore_2_selectedOH (childBd_2_selectedOH),
    .boreChildrenBd_bore_2_array      (childBd_2_array),
    .boreChildrenBd_bore_3_addr       (childBd_3_addr),
    .boreChildrenBd_bore_3_addr_rd    (childBd_3_addr_rd),
    .boreChildrenBd_bore_3_wdata      (childBd_3_wdata),
    .boreChildrenBd_bore_3_wmask      (childBd_3_wmask),
    .boreChildrenBd_bore_3_re         (childBd_3_re),
    .boreChildrenBd_bore_3_we         (childBd_3_we),
    .boreChildrenBd_bore_3_rdata      (childBd_3_rdata),
    .boreChildrenBd_bore_3_ack        (childBd_3_ack),
    .boreChildrenBd_bore_3_selectedOH (childBd_3_selectedOH),
    .boreChildrenBd_bore_3_array      (childBd_3_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_1_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_1_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_1_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_1_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_1_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_1_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_1_cgen),
    .sigFromSrams_bore_2_ram_hold     (sigFromSrams_bore_2_ram_hold),
    .sigFromSrams_bore_2_ram_bypass   (sigFromSrams_bore_2_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken (sigFromSrams_bore_2_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk  (sigFromSrams_bore_2_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp (sigFromSrams_bore_2_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold (sigFromSrams_bore_2_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen         (sigFromSrams_bore_2_cgen),
    .sigFromSrams_bore_3_ram_hold     (sigFromSrams_bore_3_ram_hold),
    .sigFromSrams_bore_3_ram_bypass   (sigFromSrams_bore_3_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken (sigFromSrams_bore_3_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk  (sigFromSrams_bore_3_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp (sigFromSrams_bore_3_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold (sigFromSrams_bore_3_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen         (sigFromSrams_bore_3_cgen)
  );
  wire [8:0]       childBd_4_addr;
  wire [8:0]       childBd_4_addr_rd;
  wire [71:0]      childBd_4_wdata;
  wire             childBd_4_wmask;
  wire             childBd_4_re;
  wire             childBd_4_we;
  wire             childBd_4_ack;
  wire             childBd_4_selectedOH;
  wire [2:0]       childBd_4_array;
  wire [8:0]       childBd_5_addr;
  wire [8:0]       childBd_5_addr_rd;
  wire [71:0]      childBd_5_wdata;
  wire             childBd_5_wmask;
  wire             childBd_5_re;
  wire             childBd_5_we;
  wire             childBd_5_ack;
  wire             childBd_5_selectedOH;
  wire [2:0]       childBd_5_array;
  wire [8:0]       childBd_6_addr;
  wire [8:0]       childBd_6_addr_rd;
  wire [71:0]      childBd_6_wdata;
  wire             childBd_6_wmask;
  wire             childBd_6_re;
  wire             childBd_6_we;
  wire             childBd_6_ack;
  wire             childBd_6_selectedOH;
  wire [2:0]       childBd_6_array;
  wire [8:0]       childBd_7_addr;
  wire [8:0]       childBd_7_addr_rd;
  wire [71:0]      childBd_7_wdata;
  wire             childBd_7_wmask;
  wire             childBd_7_re;
  wire             childBd_7_we;
  wire             childBd_7_ack;
  wire             childBd_7_selectedOH;
  wire [2:0]       childBd_7_array;
  DataSRAMBank_1 data_banks_0_1 (
    .clock                            (clock),
    .reset                            (reset),
    .io_w_en
      (write_bank_mask_reg[1] & write_valid_dup_reg_1 & wen_reg_REG_1),
    .io_w_addr                        (write_set_addr_dup_reg_1),
    .io_w_way_en                      (write_wayen_dup_reg_1),
    .io_w_data                        ({write_ecc_reg_1, write_data_reg_1}),
    .io_r_en                          (read_enable_1),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : io_read_0_valid
           & (io_read_0_bits_addr_dup[5:3] == 3'h1 | bank_addrs_dup_0_1 == 3'h1
              & io_is128Req_0) & ~rr_bank_conflict_oldest_0
             ? io_read_0_bits_addr_dup[13:6]
             : io_read_1_valid
               & (io_read_1_bits_addr_dup[5:3] == 3'h1 | bank_addrs_dup_1_1 == 3'h1
                  & io_is128Req_1) & ~rr_bank_conflict_oldest_1
                 ? io_read_1_bits_addr_dup[13:6]
                 : io_read_2_bits_addr_dup[13:6]),
    .io_r_data_0                      (_data_banks_0_1_io_r_data_0),
    .io_r_data_1                      (_data_banks_0_1_io_r_data_1),
    .io_r_data_2                      (_data_banks_0_1_io_r_data_2),
    .io_r_data_3                      (_data_banks_0_1_io_r_data_3),
    .boreChildrenBd_bore_addr         (childBd_4_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_4_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_4_wdata),
    .boreChildrenBd_bore_wmask        (childBd_4_wmask),
    .boreChildrenBd_bore_re           (childBd_4_re),
    .boreChildrenBd_bore_we           (childBd_4_we),
    .boreChildrenBd_bore_rdata        (childBd_4_rdata),
    .boreChildrenBd_bore_ack          (childBd_4_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_4_selectedOH),
    .boreChildrenBd_bore_array        (childBd_4_array),
    .boreChildrenBd_bore_1_addr       (childBd_5_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_5_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_5_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_5_wmask),
    .boreChildrenBd_bore_1_re         (childBd_5_re),
    .boreChildrenBd_bore_1_we         (childBd_5_we),
    .boreChildrenBd_bore_1_rdata      (childBd_5_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_5_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_5_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_5_array),
    .boreChildrenBd_bore_2_addr       (childBd_6_addr),
    .boreChildrenBd_bore_2_addr_rd    (childBd_6_addr_rd),
    .boreChildrenBd_bore_2_wdata      (childBd_6_wdata),
    .boreChildrenBd_bore_2_wmask      (childBd_6_wmask),
    .boreChildrenBd_bore_2_re         (childBd_6_re),
    .boreChildrenBd_bore_2_we         (childBd_6_we),
    .boreChildrenBd_bore_2_rdata      (childBd_6_rdata),
    .boreChildrenBd_bore_2_ack        (childBd_6_ack),
    .boreChildrenBd_bore_2_selectedOH (childBd_6_selectedOH),
    .boreChildrenBd_bore_2_array      (childBd_6_array),
    .boreChildrenBd_bore_3_addr       (childBd_7_addr),
    .boreChildrenBd_bore_3_addr_rd    (childBd_7_addr_rd),
    .boreChildrenBd_bore_3_wdata      (childBd_7_wdata),
    .boreChildrenBd_bore_3_wmask      (childBd_7_wmask),
    .boreChildrenBd_bore_3_re         (childBd_7_re),
    .boreChildrenBd_bore_3_we         (childBd_7_we),
    .boreChildrenBd_bore_3_rdata      (childBd_7_rdata),
    .boreChildrenBd_bore_3_ack        (childBd_7_ack),
    .boreChildrenBd_bore_3_selectedOH (childBd_7_selectedOH),
    .boreChildrenBd_bore_3_array      (childBd_7_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_4_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_4_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_4_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_4_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_4_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_4_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_4_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_5_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_5_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_5_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_5_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_5_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_5_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_5_cgen),
    .sigFromSrams_bore_2_ram_hold     (sigFromSrams_bore_6_ram_hold),
    .sigFromSrams_bore_2_ram_bypass   (sigFromSrams_bore_6_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken (sigFromSrams_bore_6_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk  (sigFromSrams_bore_6_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp (sigFromSrams_bore_6_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold (sigFromSrams_bore_6_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen         (sigFromSrams_bore_6_cgen),
    .sigFromSrams_bore_3_ram_hold     (sigFromSrams_bore_7_ram_hold),
    .sigFromSrams_bore_3_ram_bypass   (sigFromSrams_bore_7_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken (sigFromSrams_bore_7_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk  (sigFromSrams_bore_7_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp (sigFromSrams_bore_7_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold (sigFromSrams_bore_7_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen         (sigFromSrams_bore_7_cgen)
  );
  wire [8:0]       childBd_8_addr;
  wire [8:0]       childBd_8_addr_rd;
  wire [71:0]      childBd_8_wdata;
  wire             childBd_8_wmask;
  wire             childBd_8_re;
  wire             childBd_8_we;
  wire             childBd_8_ack;
  wire             childBd_8_selectedOH;
  wire [3:0]       childBd_8_array;
  wire [8:0]       childBd_9_addr;
  wire [8:0]       childBd_9_addr_rd;
  wire [71:0]      childBd_9_wdata;
  wire             childBd_9_wmask;
  wire             childBd_9_re;
  wire             childBd_9_we;
  wire             childBd_9_ack;
  wire             childBd_9_selectedOH;
  wire [3:0]       childBd_9_array;
  wire [8:0]       childBd_10_addr;
  wire [8:0]       childBd_10_addr_rd;
  wire [71:0]      childBd_10_wdata;
  wire             childBd_10_wmask;
  wire             childBd_10_re;
  wire             childBd_10_we;
  wire             childBd_10_ack;
  wire             childBd_10_selectedOH;
  wire [3:0]       childBd_10_array;
  wire [8:0]       childBd_11_addr;
  wire [8:0]       childBd_11_addr_rd;
  wire [71:0]      childBd_11_wdata;
  wire             childBd_11_wmask;
  wire             childBd_11_re;
  wire             childBd_11_we;
  wire             childBd_11_ack;
  wire             childBd_11_selectedOH;
  wire [3:0]       childBd_11_array;
  DataSRAMBank_2 data_banks_0_2 (
    .clock                            (clock),
    .reset                            (reset),
    .io_w_en
      (write_bank_mask_reg[2] & write_valid_dup_reg_2 & wen_reg_REG_2),
    .io_w_addr                        (write_set_addr_dup_reg_2),
    .io_w_way_en                      (write_wayen_dup_reg_2),
    .io_w_data                        ({write_ecc_reg_2, write_data_reg_2}),
    .io_r_en                          (read_enable_2),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : io_read_0_valid
           & (io_read_0_bits_addr_dup[5:3] == 3'h2 | bank_addrs_dup_0_1 == 3'h2
              & io_is128Req_0) & ~rr_bank_conflict_oldest_0
             ? io_read_0_bits_addr_dup[13:6]
             : io_read_1_valid
               & (io_read_1_bits_addr_dup[5:3] == 3'h2 | bank_addrs_dup_1_1 == 3'h2
                  & io_is128Req_1) & ~rr_bank_conflict_oldest_1
                 ? io_read_1_bits_addr_dup[13:6]
                 : io_read_2_bits_addr_dup[13:6]),
    .io_r_data_0                      (_data_banks_0_2_io_r_data_0),
    .io_r_data_1                      (_data_banks_0_2_io_r_data_1),
    .io_r_data_2                      (_data_banks_0_2_io_r_data_2),
    .io_r_data_3                      (_data_banks_0_2_io_r_data_3),
    .boreChildrenBd_bore_addr         (childBd_8_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_8_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_8_wdata),
    .boreChildrenBd_bore_wmask        (childBd_8_wmask),
    .boreChildrenBd_bore_re           (childBd_8_re),
    .boreChildrenBd_bore_we           (childBd_8_we),
    .boreChildrenBd_bore_rdata        (childBd_8_rdata),
    .boreChildrenBd_bore_ack          (childBd_8_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_8_selectedOH),
    .boreChildrenBd_bore_array        (childBd_8_array),
    .boreChildrenBd_bore_1_addr       (childBd_9_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_9_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_9_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_9_wmask),
    .boreChildrenBd_bore_1_re         (childBd_9_re),
    .boreChildrenBd_bore_1_we         (childBd_9_we),
    .boreChildrenBd_bore_1_rdata      (childBd_9_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_9_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_9_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_9_array),
    .boreChildrenBd_bore_2_addr       (childBd_10_addr),
    .boreChildrenBd_bore_2_addr_rd    (childBd_10_addr_rd),
    .boreChildrenBd_bore_2_wdata      (childBd_10_wdata),
    .boreChildrenBd_bore_2_wmask      (childBd_10_wmask),
    .boreChildrenBd_bore_2_re         (childBd_10_re),
    .boreChildrenBd_bore_2_we         (childBd_10_we),
    .boreChildrenBd_bore_2_rdata      (childBd_10_rdata),
    .boreChildrenBd_bore_2_ack        (childBd_10_ack),
    .boreChildrenBd_bore_2_selectedOH (childBd_10_selectedOH),
    .boreChildrenBd_bore_2_array      (childBd_10_array),
    .boreChildrenBd_bore_3_addr       (childBd_11_addr),
    .boreChildrenBd_bore_3_addr_rd    (childBd_11_addr_rd),
    .boreChildrenBd_bore_3_wdata      (childBd_11_wdata),
    .boreChildrenBd_bore_3_wmask      (childBd_11_wmask),
    .boreChildrenBd_bore_3_re         (childBd_11_re),
    .boreChildrenBd_bore_3_we         (childBd_11_we),
    .boreChildrenBd_bore_3_rdata      (childBd_11_rdata),
    .boreChildrenBd_bore_3_ack        (childBd_11_ack),
    .boreChildrenBd_bore_3_selectedOH (childBd_11_selectedOH),
    .boreChildrenBd_bore_3_array      (childBd_11_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_8_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_8_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_8_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_8_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_8_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_8_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_8_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_9_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_9_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_9_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_9_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_9_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_9_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_9_cgen),
    .sigFromSrams_bore_2_ram_hold     (sigFromSrams_bore_10_ram_hold),
    .sigFromSrams_bore_2_ram_bypass   (sigFromSrams_bore_10_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken (sigFromSrams_bore_10_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk  (sigFromSrams_bore_10_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp (sigFromSrams_bore_10_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold (sigFromSrams_bore_10_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen         (sigFromSrams_bore_10_cgen),
    .sigFromSrams_bore_3_ram_hold     (sigFromSrams_bore_11_ram_hold),
    .sigFromSrams_bore_3_ram_bypass   (sigFromSrams_bore_11_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken (sigFromSrams_bore_11_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk  (sigFromSrams_bore_11_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp (sigFromSrams_bore_11_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold (sigFromSrams_bore_11_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen         (sigFromSrams_bore_11_cgen)
  );
  wire [8:0]       childBd_12_addr;
  wire [8:0]       childBd_12_addr_rd;
  wire [71:0]      childBd_12_wdata;
  wire             childBd_12_wmask;
  wire             childBd_12_re;
  wire             childBd_12_we;
  wire             childBd_12_ack;
  wire             childBd_12_selectedOH;
  wire [3:0]       childBd_12_array;
  wire [8:0]       childBd_13_addr;
  wire [8:0]       childBd_13_addr_rd;
  wire [71:0]      childBd_13_wdata;
  wire             childBd_13_wmask;
  wire             childBd_13_re;
  wire             childBd_13_we;
  wire             childBd_13_ack;
  wire             childBd_13_selectedOH;
  wire [3:0]       childBd_13_array;
  wire [8:0]       childBd_14_addr;
  wire [8:0]       childBd_14_addr_rd;
  wire [71:0]      childBd_14_wdata;
  wire             childBd_14_wmask;
  wire             childBd_14_re;
  wire             childBd_14_we;
  wire             childBd_14_ack;
  wire             childBd_14_selectedOH;
  wire [3:0]       childBd_14_array;
  wire [8:0]       childBd_15_addr;
  wire [8:0]       childBd_15_addr_rd;
  wire [71:0]      childBd_15_wdata;
  wire             childBd_15_wmask;
  wire             childBd_15_re;
  wire             childBd_15_we;
  wire             childBd_15_ack;
  wire             childBd_15_selectedOH;
  wire [3:0]       childBd_15_array;
  DataSRAMBank_2 data_banks_0_3 (
    .clock                            (clock),
    .reset                            (reset),
    .io_w_en
      (write_bank_mask_reg[3] & write_valid_dup_reg_3 & wen_reg_REG_3),
    .io_w_addr                        (write_set_addr_dup_reg_3),
    .io_w_way_en                      (write_wayen_dup_reg_3),
    .io_w_data                        ({write_ecc_reg_3, write_data_reg_3}),
    .io_r_en                          (read_enable_3),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : io_read_0_valid
           & (io_read_0_bits_addr_dup[5:3] == 3'h3 | bank_addrs_dup_0_1 == 3'h3
              & io_is128Req_0) & ~rr_bank_conflict_oldest_0
             ? io_read_0_bits_addr_dup[13:6]
             : io_read_1_valid
               & (io_read_1_bits_addr_dup[5:3] == 3'h3 | bank_addrs_dup_1_1 == 3'h3
                  & io_is128Req_1) & ~rr_bank_conflict_oldest_1
                 ? io_read_1_bits_addr_dup[13:6]
                 : io_read_2_bits_addr_dup[13:6]),
    .io_r_data_0                      (_data_banks_0_3_io_r_data_0),
    .io_r_data_1                      (_data_banks_0_3_io_r_data_1),
    .io_r_data_2                      (_data_banks_0_3_io_r_data_2),
    .io_r_data_3                      (_data_banks_0_3_io_r_data_3),
    .boreChildrenBd_bore_addr         (childBd_12_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_12_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_12_wdata),
    .boreChildrenBd_bore_wmask        (childBd_12_wmask),
    .boreChildrenBd_bore_re           (childBd_12_re),
    .boreChildrenBd_bore_we           (childBd_12_we),
    .boreChildrenBd_bore_rdata        (childBd_12_rdata),
    .boreChildrenBd_bore_ack          (childBd_12_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_12_selectedOH),
    .boreChildrenBd_bore_array        (childBd_12_array),
    .boreChildrenBd_bore_1_addr       (childBd_13_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_13_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_13_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_13_wmask),
    .boreChildrenBd_bore_1_re         (childBd_13_re),
    .boreChildrenBd_bore_1_we         (childBd_13_we),
    .boreChildrenBd_bore_1_rdata      (childBd_13_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_13_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_13_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_13_array),
    .boreChildrenBd_bore_2_addr       (childBd_14_addr),
    .boreChildrenBd_bore_2_addr_rd    (childBd_14_addr_rd),
    .boreChildrenBd_bore_2_wdata      (childBd_14_wdata),
    .boreChildrenBd_bore_2_wmask      (childBd_14_wmask),
    .boreChildrenBd_bore_2_re         (childBd_14_re),
    .boreChildrenBd_bore_2_we         (childBd_14_we),
    .boreChildrenBd_bore_2_rdata      (childBd_14_rdata),
    .boreChildrenBd_bore_2_ack        (childBd_14_ack),
    .boreChildrenBd_bore_2_selectedOH (childBd_14_selectedOH),
    .boreChildrenBd_bore_2_array      (childBd_14_array),
    .boreChildrenBd_bore_3_addr       (childBd_15_addr),
    .boreChildrenBd_bore_3_addr_rd    (childBd_15_addr_rd),
    .boreChildrenBd_bore_3_wdata      (childBd_15_wdata),
    .boreChildrenBd_bore_3_wmask      (childBd_15_wmask),
    .boreChildrenBd_bore_3_re         (childBd_15_re),
    .boreChildrenBd_bore_3_we         (childBd_15_we),
    .boreChildrenBd_bore_3_rdata      (childBd_15_rdata),
    .boreChildrenBd_bore_3_ack        (childBd_15_ack),
    .boreChildrenBd_bore_3_selectedOH (childBd_15_selectedOH),
    .boreChildrenBd_bore_3_array      (childBd_15_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_12_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_12_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_12_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_12_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_12_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_12_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_12_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_13_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_13_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_13_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_13_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_13_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_13_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_13_cgen),
    .sigFromSrams_bore_2_ram_hold     (sigFromSrams_bore_14_ram_hold),
    .sigFromSrams_bore_2_ram_bypass   (sigFromSrams_bore_14_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken (sigFromSrams_bore_14_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk  (sigFromSrams_bore_14_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp (sigFromSrams_bore_14_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold (sigFromSrams_bore_14_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen         (sigFromSrams_bore_14_cgen),
    .sigFromSrams_bore_3_ram_hold     (sigFromSrams_bore_15_ram_hold),
    .sigFromSrams_bore_3_ram_bypass   (sigFromSrams_bore_15_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken (sigFromSrams_bore_15_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk  (sigFromSrams_bore_15_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp (sigFromSrams_bore_15_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold (sigFromSrams_bore_15_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen         (sigFromSrams_bore_15_cgen)
  );
  wire [8:0]       childBd_16_addr;
  wire [8:0]       childBd_16_addr_rd;
  wire [71:0]      childBd_16_wdata;
  wire             childBd_16_wmask;
  wire             childBd_16_re;
  wire             childBd_16_we;
  wire             childBd_16_ack;
  wire             childBd_16_selectedOH;
  wire [4:0]       childBd_16_array;
  wire [8:0]       childBd_17_addr;
  wire [8:0]       childBd_17_addr_rd;
  wire [71:0]      childBd_17_wdata;
  wire             childBd_17_wmask;
  wire             childBd_17_re;
  wire             childBd_17_we;
  wire             childBd_17_ack;
  wire             childBd_17_selectedOH;
  wire [4:0]       childBd_17_array;
  wire [8:0]       childBd_18_addr;
  wire [8:0]       childBd_18_addr_rd;
  wire [71:0]      childBd_18_wdata;
  wire             childBd_18_wmask;
  wire             childBd_18_re;
  wire             childBd_18_we;
  wire             childBd_18_ack;
  wire             childBd_18_selectedOH;
  wire [4:0]       childBd_18_array;
  wire [8:0]       childBd_19_addr;
  wire [8:0]       childBd_19_addr_rd;
  wire [71:0]      childBd_19_wdata;
  wire             childBd_19_wmask;
  wire             childBd_19_re;
  wire             childBd_19_we;
  wire             childBd_19_ack;
  wire             childBd_19_selectedOH;
  wire [4:0]       childBd_19_array;
  DataSRAMBank_4 data_banks_0_4 (
    .clock                            (clock),
    .reset                            (reset),
    .io_w_en
      (write_bank_mask_reg[4] & write_valid_dup_reg_4 & wen_reg_REG_4),
    .io_w_addr                        (write_set_addr_dup_reg_4),
    .io_w_way_en                      (write_wayen_dup_reg_4),
    .io_w_data                        ({write_ecc_reg_4, write_data_reg_4}),
    .io_r_en                          (read_enable_4),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : bank_addr_matchs_4_0
             ? io_read_0_bits_addr[13:6]
             : bank_addr_matchs_4_1
                 ? io_read_1_bits_addr[13:6]
                 : io_read_2_bits_addr[13:6]),
    .io_r_data_0                      (_data_banks_0_4_io_r_data_0),
    .io_r_data_1                      (_data_banks_0_4_io_r_data_1),
    .io_r_data_2                      (_data_banks_0_4_io_r_data_2),
    .io_r_data_3                      (_data_banks_0_4_io_r_data_3),
    .boreChildrenBd_bore_addr         (childBd_16_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_16_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_16_wdata),
    .boreChildrenBd_bore_wmask        (childBd_16_wmask),
    .boreChildrenBd_bore_re           (childBd_16_re),
    .boreChildrenBd_bore_we           (childBd_16_we),
    .boreChildrenBd_bore_rdata        (childBd_16_rdata),
    .boreChildrenBd_bore_ack          (childBd_16_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_16_selectedOH),
    .boreChildrenBd_bore_array        (childBd_16_array),
    .boreChildrenBd_bore_1_addr       (childBd_17_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_17_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_17_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_17_wmask),
    .boreChildrenBd_bore_1_re         (childBd_17_re),
    .boreChildrenBd_bore_1_we         (childBd_17_we),
    .boreChildrenBd_bore_1_rdata      (childBd_17_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_17_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_17_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_17_array),
    .boreChildrenBd_bore_2_addr       (childBd_18_addr),
    .boreChildrenBd_bore_2_addr_rd    (childBd_18_addr_rd),
    .boreChildrenBd_bore_2_wdata      (childBd_18_wdata),
    .boreChildrenBd_bore_2_wmask      (childBd_18_wmask),
    .boreChildrenBd_bore_2_re         (childBd_18_re),
    .boreChildrenBd_bore_2_we         (childBd_18_we),
    .boreChildrenBd_bore_2_rdata      (childBd_18_rdata),
    .boreChildrenBd_bore_2_ack        (childBd_18_ack),
    .boreChildrenBd_bore_2_selectedOH (childBd_18_selectedOH),
    .boreChildrenBd_bore_2_array      (childBd_18_array),
    .boreChildrenBd_bore_3_addr       (childBd_19_addr),
    .boreChildrenBd_bore_3_addr_rd    (childBd_19_addr_rd),
    .boreChildrenBd_bore_3_wdata      (childBd_19_wdata),
    .boreChildrenBd_bore_3_wmask      (childBd_19_wmask),
    .boreChildrenBd_bore_3_re         (childBd_19_re),
    .boreChildrenBd_bore_3_we         (childBd_19_we),
    .boreChildrenBd_bore_3_rdata      (childBd_19_rdata),
    .boreChildrenBd_bore_3_ack        (childBd_19_ack),
    .boreChildrenBd_bore_3_selectedOH (childBd_19_selectedOH),
    .boreChildrenBd_bore_3_array      (childBd_19_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_16_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_16_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_16_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_16_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_16_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_16_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_16_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_17_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_17_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_17_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_17_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_17_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_17_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_17_cgen),
    .sigFromSrams_bore_2_ram_hold     (sigFromSrams_bore_18_ram_hold),
    .sigFromSrams_bore_2_ram_bypass   (sigFromSrams_bore_18_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken (sigFromSrams_bore_18_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk  (sigFromSrams_bore_18_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp (sigFromSrams_bore_18_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold (sigFromSrams_bore_18_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen         (sigFromSrams_bore_18_cgen),
    .sigFromSrams_bore_3_ram_hold     (sigFromSrams_bore_19_ram_hold),
    .sigFromSrams_bore_3_ram_bypass   (sigFromSrams_bore_19_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken (sigFromSrams_bore_19_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk  (sigFromSrams_bore_19_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp (sigFromSrams_bore_19_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold (sigFromSrams_bore_19_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen         (sigFromSrams_bore_19_cgen)
  );
  wire [8:0]       childBd_20_addr;
  wire [8:0]       childBd_20_addr_rd;
  wire [71:0]      childBd_20_wdata;
  wire             childBd_20_wmask;
  wire             childBd_20_re;
  wire             childBd_20_we;
  wire             childBd_20_ack;
  wire             childBd_20_selectedOH;
  wire [4:0]       childBd_20_array;
  wire [8:0]       childBd_21_addr;
  wire [8:0]       childBd_21_addr_rd;
  wire [71:0]      childBd_21_wdata;
  wire             childBd_21_wmask;
  wire             childBd_21_re;
  wire             childBd_21_we;
  wire             childBd_21_ack;
  wire             childBd_21_selectedOH;
  wire [4:0]       childBd_21_array;
  wire [8:0]       childBd_22_addr;
  wire [8:0]       childBd_22_addr_rd;
  wire [71:0]      childBd_22_wdata;
  wire             childBd_22_wmask;
  wire             childBd_22_re;
  wire             childBd_22_we;
  wire             childBd_22_ack;
  wire             childBd_22_selectedOH;
  wire [4:0]       childBd_22_array;
  wire [8:0]       childBd_23_addr;
  wire [8:0]       childBd_23_addr_rd;
  wire [71:0]      childBd_23_wdata;
  wire             childBd_23_wmask;
  wire             childBd_23_re;
  wire             childBd_23_we;
  wire             childBd_23_ack;
  wire             childBd_23_selectedOH;
  wire [4:0]       childBd_23_array;
  DataSRAMBank_4 data_banks_0_5 (
    .clock                            (clock),
    .reset                            (reset),
    .io_w_en
      (write_bank_mask_reg[5] & write_valid_dup_reg_5 & wen_reg_REG_5),
    .io_w_addr                        (write_set_addr_dup_reg_5),
    .io_w_way_en                      (write_wayen_dup_reg_5),
    .io_w_data                        ({write_ecc_reg_5, write_data_reg_5}),
    .io_r_en                          (read_enable_5),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : bank_addr_matchs_5_0
             ? io_read_0_bits_addr[13:6]
             : bank_addr_matchs_5_1
                 ? io_read_1_bits_addr[13:6]
                 : io_read_2_bits_addr[13:6]),
    .io_r_data_0                      (_data_banks_0_5_io_r_data_0),
    .io_r_data_1                      (_data_banks_0_5_io_r_data_1),
    .io_r_data_2                      (_data_banks_0_5_io_r_data_2),
    .io_r_data_3                      (_data_banks_0_5_io_r_data_3),
    .boreChildrenBd_bore_addr         (childBd_20_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_20_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_20_wdata),
    .boreChildrenBd_bore_wmask        (childBd_20_wmask),
    .boreChildrenBd_bore_re           (childBd_20_re),
    .boreChildrenBd_bore_we           (childBd_20_we),
    .boreChildrenBd_bore_rdata        (childBd_20_rdata),
    .boreChildrenBd_bore_ack          (childBd_20_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_20_selectedOH),
    .boreChildrenBd_bore_array        (childBd_20_array),
    .boreChildrenBd_bore_1_addr       (childBd_21_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_21_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_21_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_21_wmask),
    .boreChildrenBd_bore_1_re         (childBd_21_re),
    .boreChildrenBd_bore_1_we         (childBd_21_we),
    .boreChildrenBd_bore_1_rdata      (childBd_21_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_21_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_21_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_21_array),
    .boreChildrenBd_bore_2_addr       (childBd_22_addr),
    .boreChildrenBd_bore_2_addr_rd    (childBd_22_addr_rd),
    .boreChildrenBd_bore_2_wdata      (childBd_22_wdata),
    .boreChildrenBd_bore_2_wmask      (childBd_22_wmask),
    .boreChildrenBd_bore_2_re         (childBd_22_re),
    .boreChildrenBd_bore_2_we         (childBd_22_we),
    .boreChildrenBd_bore_2_rdata      (childBd_22_rdata),
    .boreChildrenBd_bore_2_ack        (childBd_22_ack),
    .boreChildrenBd_bore_2_selectedOH (childBd_22_selectedOH),
    .boreChildrenBd_bore_2_array      (childBd_22_array),
    .boreChildrenBd_bore_3_addr       (childBd_23_addr),
    .boreChildrenBd_bore_3_addr_rd    (childBd_23_addr_rd),
    .boreChildrenBd_bore_3_wdata      (childBd_23_wdata),
    .boreChildrenBd_bore_3_wmask      (childBd_23_wmask),
    .boreChildrenBd_bore_3_re         (childBd_23_re),
    .boreChildrenBd_bore_3_we         (childBd_23_we),
    .boreChildrenBd_bore_3_rdata      (childBd_23_rdata),
    .boreChildrenBd_bore_3_ack        (childBd_23_ack),
    .boreChildrenBd_bore_3_selectedOH (childBd_23_selectedOH),
    .boreChildrenBd_bore_3_array      (childBd_23_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_20_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_20_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_20_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_20_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_20_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_20_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_20_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_21_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_21_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_21_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_21_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_21_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_21_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_21_cgen),
    .sigFromSrams_bore_2_ram_hold     (sigFromSrams_bore_22_ram_hold),
    .sigFromSrams_bore_2_ram_bypass   (sigFromSrams_bore_22_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken (sigFromSrams_bore_22_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk  (sigFromSrams_bore_22_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp (sigFromSrams_bore_22_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold (sigFromSrams_bore_22_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen         (sigFromSrams_bore_22_cgen),
    .sigFromSrams_bore_3_ram_hold     (sigFromSrams_bore_23_ram_hold),
    .sigFromSrams_bore_3_ram_bypass   (sigFromSrams_bore_23_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken (sigFromSrams_bore_23_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk  (sigFromSrams_bore_23_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp (sigFromSrams_bore_23_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold (sigFromSrams_bore_23_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen         (sigFromSrams_bore_23_cgen)
  );
  wire [8:0]       childBd_24_addr;
  wire [8:0]       childBd_24_addr_rd;
  wire [71:0]      childBd_24_wdata;
  wire             childBd_24_wmask;
  wire             childBd_24_re;
  wire             childBd_24_we;
  wire             childBd_24_ack;
  wire             childBd_24_selectedOH;
  wire [4:0]       childBd_24_array;
  wire [8:0]       childBd_25_addr;
  wire [8:0]       childBd_25_addr_rd;
  wire [71:0]      childBd_25_wdata;
  wire             childBd_25_wmask;
  wire             childBd_25_re;
  wire             childBd_25_we;
  wire             childBd_25_ack;
  wire             childBd_25_selectedOH;
  wire [4:0]       childBd_25_array;
  wire [8:0]       childBd_26_addr;
  wire [8:0]       childBd_26_addr_rd;
  wire [71:0]      childBd_26_wdata;
  wire             childBd_26_wmask;
  wire             childBd_26_re;
  wire             childBd_26_we;
  wire             childBd_26_ack;
  wire             childBd_26_selectedOH;
  wire [4:0]       childBd_26_array;
  wire [8:0]       childBd_27_addr;
  wire [8:0]       childBd_27_addr_rd;
  wire [71:0]      childBd_27_wdata;
  wire             childBd_27_wmask;
  wire             childBd_27_re;
  wire             childBd_27_we;
  wire             childBd_27_ack;
  wire             childBd_27_selectedOH;
  wire [4:0]       childBd_27_array;
  DataSRAMBank_4 data_banks_0_6 (
    .clock                            (clock),
    .reset                            (reset),
    .io_w_en
      (write_bank_mask_reg[6] & write_valid_dup_reg_6 & wen_reg_REG_6),
    .io_w_addr                        (write_set_addr_dup_reg_6),
    .io_w_way_en                      (write_wayen_dup_reg_6),
    .io_w_data                        ({write_ecc_reg_6, write_data_reg_6}),
    .io_r_en                          (read_enable_6),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : bank_addr_matchs_6_0
             ? io_read_0_bits_addr[13:6]
             : bank_addr_matchs_6_1
                 ? io_read_1_bits_addr[13:6]
                 : io_read_2_bits_addr[13:6]),
    .io_r_data_0                      (_data_banks_0_6_io_r_data_0),
    .io_r_data_1                      (_data_banks_0_6_io_r_data_1),
    .io_r_data_2                      (_data_banks_0_6_io_r_data_2),
    .io_r_data_3                      (_data_banks_0_6_io_r_data_3),
    .boreChildrenBd_bore_addr         (childBd_24_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_24_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_24_wdata),
    .boreChildrenBd_bore_wmask        (childBd_24_wmask),
    .boreChildrenBd_bore_re           (childBd_24_re),
    .boreChildrenBd_bore_we           (childBd_24_we),
    .boreChildrenBd_bore_rdata        (childBd_24_rdata),
    .boreChildrenBd_bore_ack          (childBd_24_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_24_selectedOH),
    .boreChildrenBd_bore_array        (childBd_24_array),
    .boreChildrenBd_bore_1_addr       (childBd_25_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_25_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_25_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_25_wmask),
    .boreChildrenBd_bore_1_re         (childBd_25_re),
    .boreChildrenBd_bore_1_we         (childBd_25_we),
    .boreChildrenBd_bore_1_rdata      (childBd_25_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_25_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_25_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_25_array),
    .boreChildrenBd_bore_2_addr       (childBd_26_addr),
    .boreChildrenBd_bore_2_addr_rd    (childBd_26_addr_rd),
    .boreChildrenBd_bore_2_wdata      (childBd_26_wdata),
    .boreChildrenBd_bore_2_wmask      (childBd_26_wmask),
    .boreChildrenBd_bore_2_re         (childBd_26_re),
    .boreChildrenBd_bore_2_we         (childBd_26_we),
    .boreChildrenBd_bore_2_rdata      (childBd_26_rdata),
    .boreChildrenBd_bore_2_ack        (childBd_26_ack),
    .boreChildrenBd_bore_2_selectedOH (childBd_26_selectedOH),
    .boreChildrenBd_bore_2_array      (childBd_26_array),
    .boreChildrenBd_bore_3_addr       (childBd_27_addr),
    .boreChildrenBd_bore_3_addr_rd    (childBd_27_addr_rd),
    .boreChildrenBd_bore_3_wdata      (childBd_27_wdata),
    .boreChildrenBd_bore_3_wmask      (childBd_27_wmask),
    .boreChildrenBd_bore_3_re         (childBd_27_re),
    .boreChildrenBd_bore_3_we         (childBd_27_we),
    .boreChildrenBd_bore_3_rdata      (childBd_27_rdata),
    .boreChildrenBd_bore_3_ack        (childBd_27_ack),
    .boreChildrenBd_bore_3_selectedOH (childBd_27_selectedOH),
    .boreChildrenBd_bore_3_array      (childBd_27_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_24_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_24_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_24_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_24_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_24_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_24_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_24_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_25_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_25_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_25_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_25_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_25_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_25_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_25_cgen),
    .sigFromSrams_bore_2_ram_hold     (sigFromSrams_bore_26_ram_hold),
    .sigFromSrams_bore_2_ram_bypass   (sigFromSrams_bore_26_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken (sigFromSrams_bore_26_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk  (sigFromSrams_bore_26_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp (sigFromSrams_bore_26_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold (sigFromSrams_bore_26_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen         (sigFromSrams_bore_26_cgen),
    .sigFromSrams_bore_3_ram_hold     (sigFromSrams_bore_27_ram_hold),
    .sigFromSrams_bore_3_ram_bypass   (sigFromSrams_bore_27_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken (sigFromSrams_bore_27_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk  (sigFromSrams_bore_27_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp (sigFromSrams_bore_27_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold (sigFromSrams_bore_27_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen         (sigFromSrams_bore_27_cgen)
  );
  wire [8:0]       childBd_28_addr;
  wire [8:0]       childBd_28_addr_rd;
  wire [71:0]      childBd_28_wdata;
  wire             childBd_28_wmask;
  wire             childBd_28_re;
  wire             childBd_28_we;
  wire             childBd_28_ack;
  wire             childBd_28_selectedOH;
  wire [4:0]       childBd_28_array;
  wire [8:0]       childBd_29_addr;
  wire [8:0]       childBd_29_addr_rd;
  wire [71:0]      childBd_29_wdata;
  wire             childBd_29_wmask;
  wire             childBd_29_re;
  wire             childBd_29_we;
  wire             childBd_29_ack;
  wire             childBd_29_selectedOH;
  wire [4:0]       childBd_29_array;
  wire [8:0]       childBd_30_addr;
  wire [8:0]       childBd_30_addr_rd;
  wire [71:0]      childBd_30_wdata;
  wire             childBd_30_wmask;
  wire             childBd_30_re;
  wire             childBd_30_we;
  wire             childBd_30_ack;
  wire             childBd_30_selectedOH;
  wire [4:0]       childBd_30_array;
  wire [8:0]       childBd_31_addr;
  wire [8:0]       childBd_31_addr_rd;
  wire [71:0]      childBd_31_wdata;
  wire             childBd_31_wmask;
  wire             childBd_31_re;
  wire             childBd_31_we;
  wire             childBd_31_ack;
  wire             childBd_31_selectedOH;
  wire [4:0]       childBd_31_array;
  DataSRAMBank_4 data_banks_0_7 (
    .clock                            (clock),
    .reset                            (reset),
    .io_w_en
      (write_bank_mask_reg[7] & write_valid_dup_reg_7 & wen_reg_REG_7),
    .io_w_addr                        (write_set_addr_dup_reg_7),
    .io_w_way_en                      (write_wayen_dup_reg_7),
    .io_w_data                        ({write_ecc_reg_7, write_data_reg_7}),
    .io_r_en                          (read_enable_7),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : bank_addr_matchs_7_0
             ? io_read_0_bits_addr[13:6]
             : bank_addr_matchs_7_1
                 ? io_read_1_bits_addr[13:6]
                 : io_read_2_bits_addr[13:6]),
    .io_r_data_0                      (_data_banks_0_7_io_r_data_0),
    .io_r_data_1                      (_data_banks_0_7_io_r_data_1),
    .io_r_data_2                      (_data_banks_0_7_io_r_data_2),
    .io_r_data_3                      (_data_banks_0_7_io_r_data_3),
    .boreChildrenBd_bore_addr         (childBd_28_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_28_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_28_wdata),
    .boreChildrenBd_bore_wmask        (childBd_28_wmask),
    .boreChildrenBd_bore_re           (childBd_28_re),
    .boreChildrenBd_bore_we           (childBd_28_we),
    .boreChildrenBd_bore_rdata        (childBd_28_rdata),
    .boreChildrenBd_bore_ack          (childBd_28_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_28_selectedOH),
    .boreChildrenBd_bore_array        (childBd_28_array),
    .boreChildrenBd_bore_1_addr       (childBd_29_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_29_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_29_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_29_wmask),
    .boreChildrenBd_bore_1_re         (childBd_29_re),
    .boreChildrenBd_bore_1_we         (childBd_29_we),
    .boreChildrenBd_bore_1_rdata      (childBd_29_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_29_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_29_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_29_array),
    .boreChildrenBd_bore_2_addr       (childBd_30_addr),
    .boreChildrenBd_bore_2_addr_rd    (childBd_30_addr_rd),
    .boreChildrenBd_bore_2_wdata      (childBd_30_wdata),
    .boreChildrenBd_bore_2_wmask      (childBd_30_wmask),
    .boreChildrenBd_bore_2_re         (childBd_30_re),
    .boreChildrenBd_bore_2_we         (childBd_30_we),
    .boreChildrenBd_bore_2_rdata      (childBd_30_rdata),
    .boreChildrenBd_bore_2_ack        (childBd_30_ack),
    .boreChildrenBd_bore_2_selectedOH (childBd_30_selectedOH),
    .boreChildrenBd_bore_2_array      (childBd_30_array),
    .boreChildrenBd_bore_3_addr       (childBd_31_addr),
    .boreChildrenBd_bore_3_addr_rd    (childBd_31_addr_rd),
    .boreChildrenBd_bore_3_wdata      (childBd_31_wdata),
    .boreChildrenBd_bore_3_wmask      (childBd_31_wmask),
    .boreChildrenBd_bore_3_re         (childBd_31_re),
    .boreChildrenBd_bore_3_we         (childBd_31_we),
    .boreChildrenBd_bore_3_rdata      (childBd_31_rdata),
    .boreChildrenBd_bore_3_ack        (childBd_31_ack),
    .boreChildrenBd_bore_3_selectedOH (childBd_31_selectedOH),
    .boreChildrenBd_bore_3_array      (childBd_31_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_28_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_28_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_28_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_28_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_28_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_28_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_28_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_29_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_29_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_29_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_29_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_29_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_29_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_29_cgen),
    .sigFromSrams_bore_2_ram_hold     (sigFromSrams_bore_30_ram_hold),
    .sigFromSrams_bore_2_ram_bypass   (sigFromSrams_bore_30_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken (sigFromSrams_bore_30_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk  (sigFromSrams_bore_30_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp (sigFromSrams_bore_30_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold (sigFromSrams_bore_30_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen         (sigFromSrams_bore_30_cgen),
    .sigFromSrams_bore_3_ram_hold     (sigFromSrams_bore_31_ram_hold),
    .sigFromSrams_bore_3_ram_bypass   (sigFromSrams_bore_31_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken (sigFromSrams_bore_31_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk  (sigFromSrams_bore_31_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp (sigFromSrams_bore_31_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold (sigFromSrams_bore_31_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen         (sigFromSrams_bore_31_cgen)
  );
  MbistPipeDCacheData mbistPl (
    .clock                (clock),
    .reset                (reset),
    .mbist_array          (bd_array),
    .mbist_all            (bd_all),
    .mbist_req            (bd_req),
    .mbist_ack            (_mbistPl_mbist_ack),
    .mbist_writeen        (bd_writeen),
    .mbist_be             (bd_be),
    .mbist_addr           (bd_addr),
    .mbist_indata         (bd_indata),
    .mbist_readen         (bd_readen),
    .mbist_addr_rd        (bd_addr_rd),
    .mbist_outdata        (bd_outdata),
    .toSRAM_0_addr        (childBd_addr),
    .toSRAM_0_addr_rd     (childBd_addr_rd),
    .toSRAM_0_wdata       (childBd_wdata),
    .toSRAM_0_wmask       (childBd_wmask),
    .toSRAM_0_re          (childBd_re),
    .toSRAM_0_we          (childBd_we),
    .toSRAM_0_rdata       (ecc_data_delayed_32),
    .toSRAM_0_ack         (_mbistPl_toSRAM_0_ack),
    .toSRAM_0_selectedOH  (childBd_selectedOH),
    .toSRAM_0_array       (childBd_array),
    .toSRAM_1_addr        (childBd_1_addr),
    .toSRAM_1_addr_rd     (childBd_1_addr_rd),
    .toSRAM_1_wdata       (childBd_1_wdata),
    .toSRAM_1_wmask       (childBd_1_wmask),
    .toSRAM_1_re          (_mbistPl_toSRAM_1_re),
    .toSRAM_1_we          (childBd_1_we),
    .toSRAM_1_rdata       (ecc_data_delayed_32),
    .toSRAM_1_ack         (_mbistPl_toSRAM_1_ack),
    .toSRAM_1_selectedOH  (childBd_1_selectedOH),
    .toSRAM_1_array       (childBd_1_array),
    .toSRAM_2_addr        (childBd_2_addr),
    .toSRAM_2_addr_rd     (childBd_2_addr_rd),
    .toSRAM_2_wdata       (childBd_2_wdata),
    .toSRAM_2_wmask       (childBd_2_wmask),
    .toSRAM_2_re          (_mbistPl_toSRAM_2_re),
    .toSRAM_2_we          (childBd_2_we),
    .toSRAM_2_rdata       (ecc_data_delayed_32),
    .toSRAM_2_ack         (_mbistPl_toSRAM_2_ack),
    .toSRAM_2_selectedOH  (childBd_2_selectedOH),
    .toSRAM_2_array       (childBd_2_array),
    .toSRAM_3_addr        (childBd_3_addr),
    .toSRAM_3_addr_rd     (childBd_3_addr_rd),
    .toSRAM_3_wdata       (childBd_3_wdata),
    .toSRAM_3_wmask       (childBd_3_wmask),
    .toSRAM_3_re          (_mbistPl_toSRAM_3_re),
    .toSRAM_3_we          (childBd_3_we),
    .toSRAM_3_rdata       (ecc_data_delayed_32),
    .toSRAM_3_ack         (_mbistPl_toSRAM_3_ack),
    .toSRAM_3_selectedOH  (childBd_3_selectedOH),
    .toSRAM_3_array       (childBd_3_array),
    .toSRAM_4_addr        (childBd_4_addr),
    .toSRAM_4_addr_rd     (childBd_4_addr_rd),
    .toSRAM_4_wdata       (childBd_4_wdata),
    .toSRAM_4_wmask       (childBd_4_wmask),
    .toSRAM_4_re          (childBd_4_re),
    .toSRAM_4_we          (childBd_4_we),
    .toSRAM_4_rdata       (ecc_data_delayed_33),
    .toSRAM_4_ack         (_mbistPl_toSRAM_4_ack),
    .toSRAM_4_selectedOH  (childBd_4_selectedOH),
    .toSRAM_4_array       (childBd_4_array),
    .toSRAM_5_addr        (childBd_5_addr),
    .toSRAM_5_addr_rd     (childBd_5_addr_rd),
    .toSRAM_5_wdata       (childBd_5_wdata),
    .toSRAM_5_wmask       (childBd_5_wmask),
    .toSRAM_5_re          (_mbistPl_toSRAM_5_re),
    .toSRAM_5_we          (childBd_5_we),
    .toSRAM_5_rdata       (ecc_data_delayed_33),
    .toSRAM_5_ack         (_mbistPl_toSRAM_5_ack),
    .toSRAM_5_selectedOH  (childBd_5_selectedOH),
    .toSRAM_5_array       (childBd_5_array),
    .toSRAM_6_addr        (childBd_6_addr),
    .toSRAM_6_addr_rd     (childBd_6_addr_rd),
    .toSRAM_6_wdata       (childBd_6_wdata),
    .toSRAM_6_wmask       (childBd_6_wmask),
    .toSRAM_6_re          (_mbistPl_toSRAM_6_re),
    .toSRAM_6_we          (childBd_6_we),
    .toSRAM_6_rdata       (ecc_data_delayed_33),
    .toSRAM_6_ack         (_mbistPl_toSRAM_6_ack),
    .toSRAM_6_selectedOH  (childBd_6_selectedOH),
    .toSRAM_6_array       (childBd_6_array),
    .toSRAM_7_addr        (childBd_7_addr),
    .toSRAM_7_addr_rd     (childBd_7_addr_rd),
    .toSRAM_7_wdata       (childBd_7_wdata),
    .toSRAM_7_wmask       (childBd_7_wmask),
    .toSRAM_7_re          (_mbistPl_toSRAM_7_re),
    .toSRAM_7_we          (childBd_7_we),
    .toSRAM_7_rdata       (ecc_data_delayed_33),
    .toSRAM_7_ack         (_mbistPl_toSRAM_7_ack),
    .toSRAM_7_selectedOH  (childBd_7_selectedOH),
    .toSRAM_7_array       (childBd_7_array),
    .toSRAM_8_addr        (childBd_8_addr),
    .toSRAM_8_addr_rd     (childBd_8_addr_rd),
    .toSRAM_8_wdata       (childBd_8_wdata),
    .toSRAM_8_wmask       (childBd_8_wmask),
    .toSRAM_8_re          (childBd_8_re),
    .toSRAM_8_we          (childBd_8_we),
    .toSRAM_8_rdata       (ecc_data_delayed_34),
    .toSRAM_8_ack         (_mbistPl_toSRAM_8_ack),
    .toSRAM_8_selectedOH  (childBd_8_selectedOH),
    .toSRAM_8_array       (childBd_8_array),
    .toSRAM_9_addr        (childBd_9_addr),
    .toSRAM_9_addr_rd     (childBd_9_addr_rd),
    .toSRAM_9_wdata       (childBd_9_wdata),
    .toSRAM_9_wmask       (childBd_9_wmask),
    .toSRAM_9_re          (_mbistPl_toSRAM_9_re),
    .toSRAM_9_we          (childBd_9_we),
    .toSRAM_9_rdata       (ecc_data_delayed_34),
    .toSRAM_9_ack         (_mbistPl_toSRAM_9_ack),
    .toSRAM_9_selectedOH  (childBd_9_selectedOH),
    .toSRAM_9_array       (childBd_9_array),
    .toSRAM_10_addr       (childBd_10_addr),
    .toSRAM_10_addr_rd    (childBd_10_addr_rd),
    .toSRAM_10_wdata      (childBd_10_wdata),
    .toSRAM_10_wmask      (childBd_10_wmask),
    .toSRAM_10_re         (_mbistPl_toSRAM_10_re),
    .toSRAM_10_we         (childBd_10_we),
    .toSRAM_10_rdata      (ecc_data_delayed_34),
    .toSRAM_10_ack        (_mbistPl_toSRAM_10_ack),
    .toSRAM_10_selectedOH (childBd_10_selectedOH),
    .toSRAM_10_array      (childBd_10_array),
    .toSRAM_11_addr       (childBd_11_addr),
    .toSRAM_11_addr_rd    (childBd_11_addr_rd),
    .toSRAM_11_wdata      (childBd_11_wdata),
    .toSRAM_11_wmask      (childBd_11_wmask),
    .toSRAM_11_re         (_mbistPl_toSRAM_11_re),
    .toSRAM_11_we         (childBd_11_we),
    .toSRAM_11_rdata      (ecc_data_delayed_34),
    .toSRAM_11_ack        (_mbistPl_toSRAM_11_ack),
    .toSRAM_11_selectedOH (childBd_11_selectedOH),
    .toSRAM_11_array      (childBd_11_array),
    .toSRAM_12_addr       (childBd_12_addr),
    .toSRAM_12_addr_rd    (childBd_12_addr_rd),
    .toSRAM_12_wdata      (childBd_12_wdata),
    .toSRAM_12_wmask      (childBd_12_wmask),
    .toSRAM_12_re         (childBd_12_re),
    .toSRAM_12_we         (childBd_12_we),
    .toSRAM_12_rdata      (ecc_data_delayed_35),
    .toSRAM_12_ack        (_mbistPl_toSRAM_12_ack),
    .toSRAM_12_selectedOH (childBd_12_selectedOH),
    .toSRAM_12_array      (childBd_12_array),
    .toSRAM_13_addr       (childBd_13_addr),
    .toSRAM_13_addr_rd    (childBd_13_addr_rd),
    .toSRAM_13_wdata      (childBd_13_wdata),
    .toSRAM_13_wmask      (childBd_13_wmask),
    .toSRAM_13_re         (_mbistPl_toSRAM_13_re),
    .toSRAM_13_we         (childBd_13_we),
    .toSRAM_13_rdata      (ecc_data_delayed_35),
    .toSRAM_13_ack        (_mbistPl_toSRAM_13_ack),
    .toSRAM_13_selectedOH (childBd_13_selectedOH),
    .toSRAM_13_array      (childBd_13_array),
    .toSRAM_14_addr       (childBd_14_addr),
    .toSRAM_14_addr_rd    (childBd_14_addr_rd),
    .toSRAM_14_wdata      (childBd_14_wdata),
    .toSRAM_14_wmask      (childBd_14_wmask),
    .toSRAM_14_re         (_mbistPl_toSRAM_14_re),
    .toSRAM_14_we         (childBd_14_we),
    .toSRAM_14_rdata      (ecc_data_delayed_35),
    .toSRAM_14_ack        (_mbistPl_toSRAM_14_ack),
    .toSRAM_14_selectedOH (childBd_14_selectedOH),
    .toSRAM_14_array      (childBd_14_array),
    .toSRAM_15_addr       (childBd_15_addr),
    .toSRAM_15_addr_rd    (childBd_15_addr_rd),
    .toSRAM_15_wdata      (childBd_15_wdata),
    .toSRAM_15_wmask      (childBd_15_wmask),
    .toSRAM_15_re         (_mbistPl_toSRAM_15_re),
    .toSRAM_15_we         (childBd_15_we),
    .toSRAM_15_rdata      (ecc_data_delayed_35),
    .toSRAM_15_ack        (_mbistPl_toSRAM_15_ack),
    .toSRAM_15_selectedOH (childBd_15_selectedOH),
    .toSRAM_15_array      (childBd_15_array),
    .toSRAM_16_addr       (childBd_16_addr),
    .toSRAM_16_addr_rd    (childBd_16_addr_rd),
    .toSRAM_16_wdata      (childBd_16_wdata),
    .toSRAM_16_wmask      (childBd_16_wmask),
    .toSRAM_16_re         (childBd_16_re),
    .toSRAM_16_we         (childBd_16_we),
    .toSRAM_16_rdata      (ecc_data_delayed_36),
    .toSRAM_16_ack        (_mbistPl_toSRAM_16_ack),
    .toSRAM_16_selectedOH (childBd_16_selectedOH),
    .toSRAM_16_array      (childBd_16_array),
    .toSRAM_17_addr       (childBd_17_addr),
    .toSRAM_17_addr_rd    (childBd_17_addr_rd),
    .toSRAM_17_wdata      (childBd_17_wdata),
    .toSRAM_17_wmask      (childBd_17_wmask),
    .toSRAM_17_re         (_mbistPl_toSRAM_17_re),
    .toSRAM_17_we         (childBd_17_we),
    .toSRAM_17_rdata      (ecc_data_delayed_36),
    .toSRAM_17_ack        (_mbistPl_toSRAM_17_ack),
    .toSRAM_17_selectedOH (childBd_17_selectedOH),
    .toSRAM_17_array      (childBd_17_array),
    .toSRAM_18_addr       (childBd_18_addr),
    .toSRAM_18_addr_rd    (childBd_18_addr_rd),
    .toSRAM_18_wdata      (childBd_18_wdata),
    .toSRAM_18_wmask      (childBd_18_wmask),
    .toSRAM_18_re         (_mbistPl_toSRAM_18_re),
    .toSRAM_18_we         (childBd_18_we),
    .toSRAM_18_rdata      (ecc_data_delayed_36),
    .toSRAM_18_ack        (_mbistPl_toSRAM_18_ack),
    .toSRAM_18_selectedOH (childBd_18_selectedOH),
    .toSRAM_18_array      (childBd_18_array),
    .toSRAM_19_addr       (childBd_19_addr),
    .toSRAM_19_addr_rd    (childBd_19_addr_rd),
    .toSRAM_19_wdata      (childBd_19_wdata),
    .toSRAM_19_wmask      (childBd_19_wmask),
    .toSRAM_19_re         (_mbistPl_toSRAM_19_re),
    .toSRAM_19_we         (childBd_19_we),
    .toSRAM_19_rdata      (ecc_data_delayed_36),
    .toSRAM_19_ack        (_mbistPl_toSRAM_19_ack),
    .toSRAM_19_selectedOH (childBd_19_selectedOH),
    .toSRAM_19_array      (childBd_19_array),
    .toSRAM_20_addr       (childBd_20_addr),
    .toSRAM_20_addr_rd    (childBd_20_addr_rd),
    .toSRAM_20_wdata      (childBd_20_wdata),
    .toSRAM_20_wmask      (childBd_20_wmask),
    .toSRAM_20_re         (childBd_20_re),
    .toSRAM_20_we         (childBd_20_we),
    .toSRAM_20_rdata      (ecc_data_delayed_37),
    .toSRAM_20_ack        (_mbistPl_toSRAM_20_ack),
    .toSRAM_20_selectedOH (childBd_20_selectedOH),
    .toSRAM_20_array      (childBd_20_array),
    .toSRAM_21_addr       (childBd_21_addr),
    .toSRAM_21_addr_rd    (childBd_21_addr_rd),
    .toSRAM_21_wdata      (childBd_21_wdata),
    .toSRAM_21_wmask      (childBd_21_wmask),
    .toSRAM_21_re         (_mbistPl_toSRAM_21_re),
    .toSRAM_21_we         (childBd_21_we),
    .toSRAM_21_rdata      (ecc_data_delayed_37),
    .toSRAM_21_ack        (_mbistPl_toSRAM_21_ack),
    .toSRAM_21_selectedOH (childBd_21_selectedOH),
    .toSRAM_21_array      (childBd_21_array),
    .toSRAM_22_addr       (childBd_22_addr),
    .toSRAM_22_addr_rd    (childBd_22_addr_rd),
    .toSRAM_22_wdata      (childBd_22_wdata),
    .toSRAM_22_wmask      (childBd_22_wmask),
    .toSRAM_22_re         (_mbistPl_toSRAM_22_re),
    .toSRAM_22_we         (childBd_22_we),
    .toSRAM_22_rdata      (ecc_data_delayed_37),
    .toSRAM_22_ack        (_mbistPl_toSRAM_22_ack),
    .toSRAM_22_selectedOH (childBd_22_selectedOH),
    .toSRAM_22_array      (childBd_22_array),
    .toSRAM_23_addr       (childBd_23_addr),
    .toSRAM_23_addr_rd    (childBd_23_addr_rd),
    .toSRAM_23_wdata      (childBd_23_wdata),
    .toSRAM_23_wmask      (childBd_23_wmask),
    .toSRAM_23_re         (_mbistPl_toSRAM_23_re),
    .toSRAM_23_we         (childBd_23_we),
    .toSRAM_23_rdata      (ecc_data_delayed_37),
    .toSRAM_23_ack        (_mbistPl_toSRAM_23_ack),
    .toSRAM_23_selectedOH (childBd_23_selectedOH),
    .toSRAM_23_array      (childBd_23_array),
    .toSRAM_24_addr       (childBd_24_addr),
    .toSRAM_24_addr_rd    (childBd_24_addr_rd),
    .toSRAM_24_wdata      (childBd_24_wdata),
    .toSRAM_24_wmask      (childBd_24_wmask),
    .toSRAM_24_re         (childBd_24_re),
    .toSRAM_24_we         (childBd_24_we),
    .toSRAM_24_rdata      (ecc_data_delayed_38),
    .toSRAM_24_ack        (_mbistPl_toSRAM_24_ack),
    .toSRAM_24_selectedOH (childBd_24_selectedOH),
    .toSRAM_24_array      (childBd_24_array),
    .toSRAM_25_addr       (childBd_25_addr),
    .toSRAM_25_addr_rd    (childBd_25_addr_rd),
    .toSRAM_25_wdata      (childBd_25_wdata),
    .toSRAM_25_wmask      (childBd_25_wmask),
    .toSRAM_25_re         (_mbistPl_toSRAM_25_re),
    .toSRAM_25_we         (childBd_25_we),
    .toSRAM_25_rdata      (ecc_data_delayed_38),
    .toSRAM_25_ack        (_mbistPl_toSRAM_25_ack),
    .toSRAM_25_selectedOH (childBd_25_selectedOH),
    .toSRAM_25_array      (childBd_25_array),
    .toSRAM_26_addr       (childBd_26_addr),
    .toSRAM_26_addr_rd    (childBd_26_addr_rd),
    .toSRAM_26_wdata      (childBd_26_wdata),
    .toSRAM_26_wmask      (childBd_26_wmask),
    .toSRAM_26_re         (_mbistPl_toSRAM_26_re),
    .toSRAM_26_we         (childBd_26_we),
    .toSRAM_26_rdata      (ecc_data_delayed_38),
    .toSRAM_26_ack        (_mbistPl_toSRAM_26_ack),
    .toSRAM_26_selectedOH (childBd_26_selectedOH),
    .toSRAM_26_array      (childBd_26_array),
    .toSRAM_27_addr       (childBd_27_addr),
    .toSRAM_27_addr_rd    (childBd_27_addr_rd),
    .toSRAM_27_wdata      (childBd_27_wdata),
    .toSRAM_27_wmask      (childBd_27_wmask),
    .toSRAM_27_re         (_mbistPl_toSRAM_27_re),
    .toSRAM_27_we         (childBd_27_we),
    .toSRAM_27_rdata      (ecc_data_delayed_38),
    .toSRAM_27_ack        (_mbistPl_toSRAM_27_ack),
    .toSRAM_27_selectedOH (childBd_27_selectedOH),
    .toSRAM_27_array      (childBd_27_array),
    .toSRAM_28_addr       (childBd_28_addr),
    .toSRAM_28_addr_rd    (childBd_28_addr_rd),
    .toSRAM_28_wdata      (childBd_28_wdata),
    .toSRAM_28_wmask      (childBd_28_wmask),
    .toSRAM_28_re         (childBd_28_re),
    .toSRAM_28_we         (childBd_28_we),
    .toSRAM_28_rdata      (ecc_data_delayed_39),
    .toSRAM_28_ack        (_mbistPl_toSRAM_28_ack),
    .toSRAM_28_selectedOH (childBd_28_selectedOH),
    .toSRAM_28_array      (childBd_28_array),
    .toSRAM_29_addr       (childBd_29_addr),
    .toSRAM_29_addr_rd    (childBd_29_addr_rd),
    .toSRAM_29_wdata      (childBd_29_wdata),
    .toSRAM_29_wmask      (childBd_29_wmask),
    .toSRAM_29_re         (_mbistPl_toSRAM_29_re),
    .toSRAM_29_we         (childBd_29_we),
    .toSRAM_29_rdata      (ecc_data_delayed_39),
    .toSRAM_29_ack        (_mbistPl_toSRAM_29_ack),
    .toSRAM_29_selectedOH (childBd_29_selectedOH),
    .toSRAM_29_array      (childBd_29_array),
    .toSRAM_30_addr       (childBd_30_addr),
    .toSRAM_30_addr_rd    (childBd_30_addr_rd),
    .toSRAM_30_wdata      (childBd_30_wdata),
    .toSRAM_30_wmask      (childBd_30_wmask),
    .toSRAM_30_re         (_mbistPl_toSRAM_30_re),
    .toSRAM_30_we         (childBd_30_we),
    .toSRAM_30_rdata      (ecc_data_delayed_39),
    .toSRAM_30_ack        (_mbistPl_toSRAM_30_ack),
    .toSRAM_30_selectedOH (childBd_30_selectedOH),
    .toSRAM_30_array      (childBd_30_array),
    .toSRAM_31_addr       (childBd_31_addr),
    .toSRAM_31_addr_rd    (childBd_31_addr_rd),
    .toSRAM_31_wdata      (childBd_31_wdata),
    .toSRAM_31_wmask      (childBd_31_wmask),
    .toSRAM_31_re         (_mbistPl_toSRAM_31_re),
    .toSRAM_31_we         (childBd_31_we),
    .toSRAM_31_rdata      (ecc_data_delayed_39),
    .toSRAM_31_ack        (_mbistPl_toSRAM_31_ack),
    .toSRAM_31_selectedOH (childBd_31_selectedOH),
    .toSRAM_31_array      (childBd_31_array)
  );
  wire             bd_ack;
  assign bd_ack = _mbistPl_mbist_ack;
  assign childBd_ack = _mbistPl_toSRAM_0_ack;
  assign childBd_1_re = _mbistPl_toSRAM_1_re;
  assign childBd_1_ack = _mbistPl_toSRAM_1_ack;
  assign childBd_2_re = _mbistPl_toSRAM_2_re;
  assign childBd_2_ack = _mbistPl_toSRAM_2_ack;
  assign childBd_3_re = _mbistPl_toSRAM_3_re;
  assign childBd_3_ack = _mbistPl_toSRAM_3_ack;
  assign childBd_4_ack = _mbistPl_toSRAM_4_ack;
  assign childBd_5_re = _mbistPl_toSRAM_5_re;
  assign childBd_5_ack = _mbistPl_toSRAM_5_ack;
  assign childBd_6_re = _mbistPl_toSRAM_6_re;
  assign childBd_6_ack = _mbistPl_toSRAM_6_ack;
  assign childBd_7_re = _mbistPl_toSRAM_7_re;
  assign childBd_7_ack = _mbistPl_toSRAM_7_ack;
  assign childBd_8_ack = _mbistPl_toSRAM_8_ack;
  assign childBd_9_re = _mbistPl_toSRAM_9_re;
  assign childBd_9_ack = _mbistPl_toSRAM_9_ack;
  assign childBd_10_re = _mbistPl_toSRAM_10_re;
  assign childBd_10_ack = _mbistPl_toSRAM_10_ack;
  assign childBd_11_re = _mbistPl_toSRAM_11_re;
  assign childBd_11_ack = _mbistPl_toSRAM_11_ack;
  assign childBd_12_ack = _mbistPl_toSRAM_12_ack;
  assign childBd_13_re = _mbistPl_toSRAM_13_re;
  assign childBd_13_ack = _mbistPl_toSRAM_13_ack;
  assign childBd_14_re = _mbistPl_toSRAM_14_re;
  assign childBd_14_ack = _mbistPl_toSRAM_14_ack;
  assign childBd_15_re = _mbistPl_toSRAM_15_re;
  assign childBd_15_ack = _mbistPl_toSRAM_15_ack;
  assign childBd_16_ack = _mbistPl_toSRAM_16_ack;
  assign childBd_17_re = _mbistPl_toSRAM_17_re;
  assign childBd_17_ack = _mbistPl_toSRAM_17_ack;
  assign childBd_18_re = _mbistPl_toSRAM_18_re;
  assign childBd_18_ack = _mbistPl_toSRAM_18_ack;
  assign childBd_19_re = _mbistPl_toSRAM_19_re;
  assign childBd_19_ack = _mbistPl_toSRAM_19_ack;
  assign childBd_20_ack = _mbistPl_toSRAM_20_ack;
  assign childBd_21_re = _mbistPl_toSRAM_21_re;
  assign childBd_21_ack = _mbistPl_toSRAM_21_ack;
  assign childBd_22_re = _mbistPl_toSRAM_22_re;
  assign childBd_22_ack = _mbistPl_toSRAM_22_ack;
  assign childBd_23_re = _mbistPl_toSRAM_23_re;
  assign childBd_23_ack = _mbistPl_toSRAM_23_ack;
  assign childBd_24_ack = _mbistPl_toSRAM_24_ack;
  assign childBd_25_re = _mbistPl_toSRAM_25_re;
  assign childBd_25_ack = _mbistPl_toSRAM_25_ack;
  assign childBd_26_re = _mbistPl_toSRAM_26_re;
  assign childBd_26_ack = _mbistPl_toSRAM_26_ack;
  assign childBd_27_re = _mbistPl_toSRAM_27_re;
  assign childBd_27_ack = _mbistPl_toSRAM_27_ack;
  assign childBd_28_ack = _mbistPl_toSRAM_28_ack;
  assign childBd_29_re = _mbistPl_toSRAM_29_re;
  assign childBd_29_ack = _mbistPl_toSRAM_29_ack;
  assign childBd_30_re = _mbistPl_toSRAM_30_re;
  assign childBd_30_ack = _mbistPl_toSRAM_30_ack;
  assign childBd_31_re = _mbistPl_toSRAM_31_re;
  assign childBd_31_ack = _mbistPl_toSRAM_31_ack;
  assign io_read_0_ready = ~wr_bank_conflict_0;
  assign io_read_1_ready = ~wr_bank_conflict_1;
  assign io_read_2_ready = ~wr_bank_conflict_2;
  assign io_readline_ready = ~_wrl_bank_conflict_T;
  assign io_readline_resp_0_raw_data = r_8_0_raw_data;
  assign io_readline_resp_1_raw_data = r_8_1_raw_data;
  assign io_readline_resp_2_raw_data = r_8_2_raw_data;
  assign io_readline_resp_3_raw_data = r_8_3_raw_data;
  assign io_readline_resp_4_raw_data = r_8_4_raw_data;
  assign io_readline_resp_5_raw_data = r_8_5_raw_data;
  assign io_readline_resp_6_raw_data = r_8_6_raw_data;
  assign io_readline_resp_7_raw_data = r_8_7_raw_data;
  assign io_readline_error_delayed =
    |{^ecc_data_delayed_39 | ~(^ecc_data_delayed_39)
        & (|{^({r_8_7_ecc[6:0], r_8_7_raw_data} & 71'h40FE00000000000000),
             ^({r_8_7_ecc[5:0], r_8_7_raw_data} & 70'h2001FFFFFFFC000000),
             ^({r_8_7_ecc[4:0], r_8_7_raw_data} & 69'h1001FFFE0003FFF800),
             ^({r_8_7_ecc[3:0], r_8_7_raw_data} & 68'h801FE01FE03FC07F0),
             ^({r_8_7_ecc[2:0], r_8_7_raw_data} & 67'h4F1E1E1E1E3C3C78E),
             ^({r_8_7_ecc[1:0], r_8_7_raw_data} & 66'h2CD9999999B33366D),
             ^({r_8_7_ecc[0], r_8_7_raw_data} & 65'h1AB55555556AAAD5B)}),
      ^ecc_data_delayed_38 | ~(^ecc_data_delayed_38)
        & (|{^({r_8_6_ecc[6:0], r_8_6_raw_data} & 71'h40FE00000000000000),
             ^({r_8_6_ecc[5:0], r_8_6_raw_data} & 70'h2001FFFFFFFC000000),
             ^({r_8_6_ecc[4:0], r_8_6_raw_data} & 69'h1001FFFE0003FFF800),
             ^({r_8_6_ecc[3:0], r_8_6_raw_data} & 68'h801FE01FE03FC07F0),
             ^({r_8_6_ecc[2:0], r_8_6_raw_data} & 67'h4F1E1E1E1E3C3C78E),
             ^({r_8_6_ecc[1:0], r_8_6_raw_data} & 66'h2CD9999999B33366D),
             ^({r_8_6_ecc[0], r_8_6_raw_data} & 65'h1AB55555556AAAD5B)}),
      ^ecc_data_delayed_37 | ~(^ecc_data_delayed_37)
        & (|{^({r_8_5_ecc[6:0], r_8_5_raw_data} & 71'h40FE00000000000000),
             ^({r_8_5_ecc[5:0], r_8_5_raw_data} & 70'h2001FFFFFFFC000000),
             ^({r_8_5_ecc[4:0], r_8_5_raw_data} & 69'h1001FFFE0003FFF800),
             ^({r_8_5_ecc[3:0], r_8_5_raw_data} & 68'h801FE01FE03FC07F0),
             ^({r_8_5_ecc[2:0], r_8_5_raw_data} & 67'h4F1E1E1E1E3C3C78E),
             ^({r_8_5_ecc[1:0], r_8_5_raw_data} & 66'h2CD9999999B33366D),
             ^({r_8_5_ecc[0], r_8_5_raw_data} & 65'h1AB55555556AAAD5B)}),
      ^ecc_data_delayed_36 | ~(^ecc_data_delayed_36)
        & (|{^({r_8_4_ecc[6:0], r_8_4_raw_data} & 71'h40FE00000000000000),
             ^({r_8_4_ecc[5:0], r_8_4_raw_data} & 70'h2001FFFFFFFC000000),
             ^({r_8_4_ecc[4:0], r_8_4_raw_data} & 69'h1001FFFE0003FFF800),
             ^({r_8_4_ecc[3:0], r_8_4_raw_data} & 68'h801FE01FE03FC07F0),
             ^({r_8_4_ecc[2:0], r_8_4_raw_data} & 67'h4F1E1E1E1E3C3C78E),
             ^({r_8_4_ecc[1:0], r_8_4_raw_data} & 66'h2CD9999999B33366D),
             ^({r_8_4_ecc[0], r_8_4_raw_data} & 65'h1AB55555556AAAD5B)}),
      ^ecc_data_delayed_35 | ~(^ecc_data_delayed_35)
        & (|{^({r_8_3_ecc[6:0], r_8_3_raw_data} & 71'h40FE00000000000000),
             ^({r_8_3_ecc[5:0], r_8_3_raw_data} & 70'h2001FFFFFFFC000000),
             ^({r_8_3_ecc[4:0], r_8_3_raw_data} & 69'h1001FFFE0003FFF800),
             ^({r_8_3_ecc[3:0], r_8_3_raw_data} & 68'h801FE01FE03FC07F0),
             ^({r_8_3_ecc[2:0], r_8_3_raw_data} & 67'h4F1E1E1E1E3C3C78E),
             ^({r_8_3_ecc[1:0], r_8_3_raw_data} & 66'h2CD9999999B33366D),
             ^({r_8_3_ecc[0], r_8_3_raw_data} & 65'h1AB55555556AAAD5B)}),
      ^ecc_data_delayed_34 | ~(^ecc_data_delayed_34)
        & (|{^({r_8_2_ecc[6:0], r_8_2_raw_data} & 71'h40FE00000000000000),
             ^({r_8_2_ecc[5:0], r_8_2_raw_data} & 70'h2001FFFFFFFC000000),
             ^({r_8_2_ecc[4:0], r_8_2_raw_data} & 69'h1001FFFE0003FFF800),
             ^({r_8_2_ecc[3:0], r_8_2_raw_data} & 68'h801FE01FE03FC07F0),
             ^({r_8_2_ecc[2:0], r_8_2_raw_data} & 67'h4F1E1E1E1E3C3C78E),
             ^({r_8_2_ecc[1:0], r_8_2_raw_data} & 66'h2CD9999999B33366D),
             ^({r_8_2_ecc[0], r_8_2_raw_data} & 65'h1AB55555556AAAD5B)}),
      ^ecc_data_delayed_33 | ~(^ecc_data_delayed_33)
        & (|{^({r_8_1_ecc[6:0], r_8_1_raw_data} & 71'h40FE00000000000000),
             ^({r_8_1_ecc[5:0], r_8_1_raw_data} & 70'h2001FFFFFFFC000000),
             ^({r_8_1_ecc[4:0], r_8_1_raw_data} & 69'h1001FFFE0003FFF800),
             ^({r_8_1_ecc[3:0], r_8_1_raw_data} & 68'h801FE01FE03FC07F0),
             ^({r_8_1_ecc[2:0], r_8_1_raw_data} & 67'h4F1E1E1E1E3C3C78E),
             ^({r_8_1_ecc[1:0], r_8_1_raw_data} & 66'h2CD9999999B33366D),
             ^({r_8_1_ecc[0], r_8_1_raw_data} & 65'h1AB55555556AAAD5B)}),
      ^ecc_data_delayed_32 | ~(^ecc_data_delayed_32)
        & (|{^({r_8_0_ecc[6:0], r_8_0_raw_data} & 71'h40FE00000000000000),
             ^({r_8_0_ecc[5:0], r_8_0_raw_data} & 70'h2001FFFFFFFC000000),
             ^({r_8_0_ecc[4:0], r_8_0_raw_data} & 69'h1001FFFE0003FFF800),
             ^({r_8_0_ecc[3:0], r_8_0_raw_data} & 68'h801FE01FE03FC07F0),
             ^({r_8_0_ecc[2:0], r_8_0_raw_data} & 67'h4F1E1E1E1E3C3C78E),
             ^({r_8_0_ecc[1:0], r_8_0_raw_data} & 66'h2CD9999999B33366D),
             ^({r_8_0_ecc[0], r_8_0_raw_data} & 65'h1AB55555556AAAD5B)})};
  assign io_read_resp_0_0_raw_data = _GEN_3[r_way_addr];
  assign io_read_resp_0_1_raw_data = _GEN_9[r_way_addr];
  assign io_read_resp_1_0_raw_data = _GEN_11[r_way_addr_1];
  assign io_read_resp_1_1_raw_data = _GEN_13[r_way_addr_1];
  assign io_read_resp_2_0_raw_data = _GEN_15[r_way_addr_2];
  assign io_read_resp_2_1_raw_data = _GEN_17[r_way_addr_2];
  assign io_read_error_delayed_0_0 =
    rr_read_fire & _GEN_8[rr_way_addr] & ~io_read_error_delayed_0_0_REG;
  assign io_read_error_delayed_0_1 =
    rr_read_fire & _GEN_10[rr_way_addr] & ~io_read_error_delayed_0_1_REG;
  assign io_read_error_delayed_1_0 =
    rr_read_fire_1 & _GEN_12[rr_way_addr_1] & ~io_read_error_delayed_1_0_REG;
  assign io_read_error_delayed_1_1 =
    rr_read_fire_1 & _GEN_14[rr_way_addr_1] & ~io_read_error_delayed_1_1_REG;
  assign io_read_error_delayed_2_0 =
    rr_read_fire_2 & _GEN_16[rr_way_addr_2] & ~io_read_error_delayed_2_0_REG;
  assign io_read_error_delayed_2_1 =
    rr_read_fire_2 & _GEN_18[rr_way_addr_2] & ~io_read_error_delayed_2_1_REG;
  assign io_bank_conflict_slow_0 = io_bank_conflict_slow_0_0;
  assign io_bank_conflict_slow_1 = io_bank_conflict_slow_1_0;
  assign io_bank_conflict_slow_2 = io_bank_conflict_slow_2_0;
  assign io_pseudo_error_ready = io_pseudo_error_ready_REG;
  assign boreChildrenBd_bore_ack = bd_ack;
  assign boreChildrenBd_bore_outdata = bd_outdata;
endmodule

