/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [5:0] _01_;
  reg [13:0] _02_;
  wire [10:0] _03_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [4:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [19:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [10:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [5:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire [3:0] celloutsig_0_59z;
  wire [4:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_61z;
  wire [8:0] celloutsig_0_62z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_68z;
  wire [6:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [22:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire [22:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [32:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_2z[0] ? celloutsig_1_2z[2] : celloutsig_1_1z[10];
  assign celloutsig_0_72z = ~(celloutsig_0_12z & celloutsig_0_62z[4]);
  assign celloutsig_0_9z = ~(celloutsig_0_6z & celloutsig_0_3z[2]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | in_data[7]) & celloutsig_0_2z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & in_data[29]);
  assign celloutsig_0_21z = ~((celloutsig_0_5z[2] | celloutsig_0_5z[3]) & celloutsig_0_16z);
  assign celloutsig_0_28z = ~((celloutsig_0_24z | celloutsig_0_24z) & celloutsig_0_11z);
  assign celloutsig_0_34z = celloutsig_0_31z[0] ^ celloutsig_0_5z[2];
  assign celloutsig_0_37z = celloutsig_0_36z[2] ^ celloutsig_0_3z[0];
  assign celloutsig_0_38z = celloutsig_0_5z[3] ^ celloutsig_0_17z;
  assign celloutsig_0_65z = celloutsig_0_39z[2] ^ celloutsig_0_13z;
  assign celloutsig_1_19z = celloutsig_1_4z ^ celloutsig_1_11z;
  assign celloutsig_0_13z = celloutsig_0_6z ^ celloutsig_0_8z;
  assign celloutsig_0_16z = celloutsig_0_14z[10] ^ celloutsig_0_0z;
  assign celloutsig_0_23z = _00_ ^ celloutsig_0_14z[15];
  always_ff @(negedge clkin_data[96], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_39z[4], celloutsig_0_59z, celloutsig_0_12z };
  always_ff @(negedge clkin_data[160], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 14'h0000;
    else _02_ <= { celloutsig_1_2z[6:1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_9z };
  reg [10:0] _21_;
  always_ff @(posedge clkin_data[96], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _21_ <= 11'h000;
    else _21_ <= in_data[65:55];
  assign { _03_[10:5], _00_, _03_[3:0] } = _21_;
  assign celloutsig_0_22z = { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_16z } / { 1'h1, celloutsig_0_10z[1:0], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[57:47] === in_data[39:29];
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_5z } === { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_18z = in_data[166:161] === { celloutsig_1_16z[0], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_12z = { celloutsig_0_7z[6:5], celloutsig_0_3z, celloutsig_0_1z } === { celloutsig_0_7z[18:15], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_27z = { celloutsig_0_7z[17:16], celloutsig_0_0z, celloutsig_0_13z } === { celloutsig_0_10z[3:1], celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[175:166] < in_data[113:104];
  assign celloutsig_1_7z = { celloutsig_1_1z[2:1], celloutsig_1_0z } < { celloutsig_1_6z[0], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_1z[8:6], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z } < { celloutsig_1_5z[0], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_49z = { celloutsig_0_33z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_9z } % { 1'h1, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_45z, celloutsig_0_1z, celloutsig_0_38z };
  assign celloutsig_0_3z = - { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_5z = - celloutsig_1_2z[6:4];
  assign celloutsig_0_14z = - { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_15z = - { celloutsig_0_7z[16:14], celloutsig_0_1z };
  assign celloutsig_0_32z = { _03_[10:5], _00_, _03_[3:1], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_13z } !== { celloutsig_0_22z[7:2], celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_18z };
  assign celloutsig_0_11z = { celloutsig_0_10z[1], celloutsig_0_6z, celloutsig_0_9z } !== celloutsig_0_7z[9:7];
  assign celloutsig_0_39z = ~ { celloutsig_0_31z[9:3], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_23z };
  assign celloutsig_0_5z = ~ { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_1z = ~ in_data[185:174];
  assign celloutsig_0_20z = ~ { _03_[1:0], celloutsig_0_1z };
  assign celloutsig_0_45z = & { celloutsig_0_44z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_7z[12:8] };
  assign celloutsig_0_66z = & { celloutsig_0_65z, _01_[3:0] };
  assign celloutsig_1_4z = & { celloutsig_1_3z, in_data[108:104] };
  assign celloutsig_0_35z = | { _00_, _03_[10:5], _03_[3:2], celloutsig_0_9z };
  assign celloutsig_0_68z = | { celloutsig_0_37z, celloutsig_0_31z[19:2], celloutsig_0_28z };
  assign celloutsig_1_9z = | { celloutsig_1_7z, celloutsig_1_0z, in_data[121:119] };
  assign celloutsig_0_17z = | { celloutsig_0_1z, in_data[85:84] };
  assign celloutsig_0_6z = ^ { celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_11z = ^ _02_[7:2];
  assign celloutsig_0_44z = { _03_[3:0], celloutsig_0_29z } <<< { celloutsig_0_39z[9:8], celloutsig_0_36z };
  assign celloutsig_0_62z = { celloutsig_0_22z[7:5], celloutsig_0_34z, celloutsig_0_35z, celloutsig_0_12z, celloutsig_0_28z, celloutsig_0_32z, celloutsig_0_1z } <<< { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_56z, celloutsig_0_56z, celloutsig_0_3z, celloutsig_0_38z };
  assign celloutsig_0_33z = celloutsig_0_22z[15:13] >>> { celloutsig_0_5z[2:1], celloutsig_0_17z };
  assign celloutsig_0_36z = celloutsig_0_22z[11:1] >>> { _03_[10:5], _00_, _03_[3:1], celloutsig_0_17z };
  assign celloutsig_1_2z = { in_data[178:172], celloutsig_1_0z } >>> { in_data[102:96], celloutsig_1_0z };
  assign celloutsig_1_14z = { _02_[3:2], celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z } >>> { in_data[129:98], celloutsig_1_7z };
  assign celloutsig_0_10z = celloutsig_0_5z[4:1] >>> { celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_59z = { celloutsig_0_39z[0], celloutsig_0_20z } - { _00_, _03_[3:1] };
  assign celloutsig_0_7z = { in_data[73:55], celloutsig_0_1z, celloutsig_0_3z } - { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_5z[1], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_7z } - { celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_15z[6:2], celloutsig_1_5z, celloutsig_1_5z } - celloutsig_1_14z[32:22];
  assign celloutsig_0_29z = { celloutsig_0_18z, celloutsig_0_15z } - { _03_[5], _00_, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_30z = celloutsig_0_7z[16:13] - { celloutsig_0_10z[1:0], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_31z = { in_data[12:6], _03_[10:5], _00_, _03_[3:0], celloutsig_0_23z, celloutsig_0_0z } - in_data[73:54];
  assign celloutsig_0_69z = { celloutsig_0_9z, celloutsig_0_33z, celloutsig_0_20z } ~^ celloutsig_0_36z[9:3];
  assign celloutsig_0_76z = { celloutsig_0_22z[13:9], celloutsig_0_72z, celloutsig_0_12z, celloutsig_0_22z } ~^ { _03_[9:5], _00_, _03_[3], celloutsig_0_66z, celloutsig_0_38z, celloutsig_0_68z, celloutsig_0_32z, celloutsig_0_4z, celloutsig_0_61z, celloutsig_0_69z };
  assign celloutsig_1_6z = in_data[177:175] ~^ celloutsig_1_5z;
  assign celloutsig_1_15z = { celloutsig_1_13z[1], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_11z } ~^ in_data[137:126];
  assign celloutsig_0_61z = celloutsig_0_10z ^ { celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_0_56z = ~((celloutsig_0_36z[0] & celloutsig_0_6z) | celloutsig_0_23z);
  assign celloutsig_0_77z = ~((celloutsig_0_49z[3] & celloutsig_0_38z) | in_data[11]);
  assign celloutsig_1_8z = ~((celloutsig_1_4z & celloutsig_1_2z[7]) | celloutsig_1_5z[2]);
  assign celloutsig_0_24z = ~((celloutsig_0_13z & celloutsig_0_8z) | celloutsig_0_18z[4]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | in_data[35]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_18z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_18z = { celloutsig_0_14z[3:0], celloutsig_0_6z };
  assign _03_[4] = _00_;
  assign { out_data[128], out_data[96], out_data[54:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
