# 32-bit Unsigned Divider in Verilog (Restoring Division Method)
This project demonstrates a 32-bit unsigned divider designed in Verilog.
