Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Sep 14 00:13:30 2023
| Host         : doov running 64-bit major release  (build 9200)
| Command      : report_methodology -file led_16_methodology_drc_routed.rpt -pb led_16_methodology_drc_routed.pb -rpx led_16_methodology_drc_routed.rpx
| Design       : led_16
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 18
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 18         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SW_in relative to clock(s) CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) CLK
Related violations: <none>


