Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/yehia/Desktop/Project Alarm/Alarm/manipulator_simu_isim_beh.exe -prj C:/Users/yehia/Desktop/Project Alarm/Alarm/manipulator_simu_beh.prj work.manipulator_simu work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/yehia/Desktop/Project Alarm/Alarm/Up_counter_2bit.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/Project Alarm/Alarm/dec2x4.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/Project Alarm/Alarm/ring_counter.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/Project Alarm/Alarm/manipulator_simu.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module UpCounter_SyncReset
Compiling module dec2x4
Compiling module ring_counter
Compiling module manipulator_simu
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable C:/Users/yehia/Desktop/Project Alarm/Alarm/manipulator_simu_isim_beh.exe
Fuse Memory Usage: 26212 KB
Fuse CPU Usage: 327 ms
