;redcode
;assert 1
	SPL 0, <-53
	CMP -207, <-137
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	MOV @-127, 100
	SUB @-127, 100
	SUB -7, <-20
	SUB 12, @10
	SUB #72, @200
	ADD @130, 9
	ADD @130, 9
	SUB #72, @200
	SUB -7, <-126
	SUB -7, <-126
	MOV @427, 106
	MOV @427, 106
	SUB @-127, 100
	SUB @-127, 100
	SUB -7, <-126
	JMP -7, @-126
	SUB 12, @10
	ADD 12, @10
	SUB 12, 10
	ADD 12, @10
	SUB #72, @200
	MOV @-127, 100
	SUB @-127, 100
	MOV @-127, 100
	MOV @-127, 100
	SUB #0, -2
	SUB #0, -2
	SUB @0, @2
	SUB @-127, 100
	SUB @-127, 100
	SUB #0, -2
	SUB #0, -2
	JMN 0, -5
	SUB @-127, 100
	JMN 0, -2
	SUB @-127, 100
	SUB @-127, 100
	SUB @127, 106
	SUB @127, 106
	SPL 0, <-22
	SUB 12, 10
	SPL 0, <-22
	SPL 0, <-22
	MOV @-127, 100
	SPL 0, <-53
	MOV -1, <-20
