// Seed: 1871994538
`define pp_0 0
`celldefine
module module_0;
  logic id_1;
  logic id_2;
  type_6 id_3 (
      .id_0(id_0),
      .id_1(""),
      .id_2(id_2),
      .id_3(id_0[1]),
      .id_4(id_0)
  );
endmodule
`timescale 1 ps / 1ps `default_nettype wire
