$date
	Sat Oct 22 20:40:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#53189
b1010 !
1"
#53190
b1010 &
b1010 %
1$
#53191
0"
#53194
b101 &
b101 %
#53198
b10000 &
b10000 %
#53202
b1000 &
b1000 %
#53206
b100 &
b100 %
#53210
b10 &
b10 %
#53214
b1 &
1#
b1 %
#53218
b0 &
b0 %
0#
0$
#1031303
b1 !
1"
#1031306
b1 &
b1 %
1$
#1031307
0"
#1031310
1#
#1031314
b0 &
b0 %
0#
0$
#2025368
b11010 !
1"
#2025370
b11010 &
b11010 %
1$
#2025371
0"
#2025374
b1101 &
b1101 %
#2025378
b101000 &
b101000 %
#2025382
b10100 &
b10100 %
#2025386
b1010 &
b1010 %
#2025390
b101 &
b101 %
#2025394
b10000 &
b10000 %
#2025398
b1000 &
b1000 %
#2025402
b100 &
b100 %
#2025406
b10 &
b10 %
#2025410
b1 &
b1 %
1#
#2025414
b0 &
0#
b0 %
0$
#4500012
