{"vcs1":{"timestamp_begin":1680533137.046188475, "rt":1.00, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1680533138.072849809, "rt":1.27, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680533139.363256865, "rt":0.86, "ut":0.06, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680533136.765968962}
{"VCS_COMP_START_TIME": 1680533136.765968962}
{"VCS_COMP_END_TIME": 1680533141.015539562}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340240}}
{"stitch_vcselab": {"peak_mem": 239016}}
