{
  "module_name": "ssb_regs.h",
  "hash_id": "44570811f094c57f0f98dc654b62522c2a15fb0909c37141d8365aa95b7bfb95",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/ssb/ssb_regs.h",
  "human_readable_source": " \n#ifndef LINUX_SSB_REGS_H_\n#define LINUX_SSB_REGS_H_\n\n\n \n#define SSB_SDRAM_BASE\t\t0x00000000U\t \n#define SSB_PCI_MEM\t\t0x08000000U\t \n#define SSB_PCI_CFG\t\t0x0c000000U\t \n#define\tSSB_SDRAM_SWAPPED\t0x10000000U\t \n#define SSB_ENUM_BASE    \t0x18000000U\t \n#define\tSSB_ENUM_LIMIT\t\t0x18010000U\t \n\n#define\tSSB_FLASH2\t\t0x1c000000U\t \n#define\tSSB_FLASH2_SZ\t\t0x02000000U\t \n\n#define\tSSB_EXTIF_BASE\t\t0x1f000000U\t \n#define\tSSB_FLASH1\t\t0x1fc00000U\t \n#define\tSSB_FLASH1_SZ\t\t0x00400000U\t \n\n#define SSB_PCI_DMA\t\t0x40000000U\t \n#define SSB_PCI_DMA_SZ\t\t0x40000000U\t \n#define SSB_PCIE_DMA_L32\t0x00000000U\t \n#define SSB_PCIE_DMA_H32\t0x80000000U\t \n#define\tSSB_EUART\t\t(SSB_EXTIF_BASE + 0x00800000)\n#define\tSSB_LED\t\t\t(SSB_EXTIF_BASE + 0x00900000)\n\n\n \n#define SSB_CORE_SIZE\t\t0x1000\t \n#define SSB_MAX_NR_CORES\t((SSB_ENUM_LIMIT - SSB_ENUM_BASE) / SSB_CORE_SIZE)\n\n\n \n#define\tSSB_EJTAG\t\t0xff200000\t \n\n\n \n#define SSB_PMCSR\t\t0x44\n#define  SSB_PE\t\t\t0x100\n#define\tSSB_BAR0_WIN\t\t0x80\t \n#define\tSSB_BAR1_WIN\t\t0x84\t \n#define\tSSB_SPROMCTL\t\t0x88\t \n#define  SSB_SPROMCTL_WE\t0x10\t \n#define\tSSB_BAR1_CONTROL\t0x8c\t \n#define SSB_PCI_IRQS\t\t0x90\t \n#define SSB_PCI_IRQMASK\t\t0x94\t \n#define SSB_BACKPLANE_IRQS\t0x98\t \n#define SSB_GPIO_IN\t\t0xB0\t \n#define SSB_GPIO_OUT\t\t0xB4\t \n#define SSB_GPIO_OUT_ENABLE\t0xB8\t \n#define  SSB_GPIO_SCS\t\t0x10\t \n#define  SSB_GPIO_HWRAD\t\t0x20\t \n#define  SSB_GPIO_XTAL\t\t0x40\t \n#define  SSB_GPIO_PLL\t\t0x80\t \n\n\n#define SSB_BAR0_MAX_RETRIES\t50\n\n \n#define SSB_IPSFLAG\t\t0x0F08\n#define\t SSB_IPSFLAG_IRQ1\t0x0000003F  \n#define\t SSB_IPSFLAG_IRQ1_SHIFT\t0\n#define\t SSB_IPSFLAG_IRQ2\t0x00003F00  \n#define\t SSB_IPSFLAG_IRQ2_SHIFT\t8\n#define\t SSB_IPSFLAG_IRQ3\t0x003F0000  \n#define\t SSB_IPSFLAG_IRQ3_SHIFT\t16\n#define\t SSB_IPSFLAG_IRQ4\t0x3F000000  \n#define\t SSB_IPSFLAG_IRQ4_SHIFT\t24\n#define SSB_TPSFLAG\t\t0x0F18\n#define  SSB_TPSFLAG_BPFLAG\t0x0000003F  \n#define  SSB_TPSFLAG_ALWAYSIRQ\t0x00000040  \n#define SSB_TMERRLOGA\t\t0x0F48\n#define SSB_TMERRLOG\t\t0x0F50\n#define SSB_ADMATCH3\t\t0x0F60\n#define SSB_ADMATCH2\t\t0x0F68\n#define SSB_ADMATCH1\t\t0x0F70\n#define SSB_IMSTATE\t\t0x0F90      \n#define  SSB_IMSTATE_PC\t\t0x0000000f  \n#define  SSB_IMSTATE_AP_MASK\t0x00000030  \n#define  SSB_IMSTATE_AP_BOTH\t0x00000000  \n#define  SSB_IMSTATE_AP_TS\t0x00000010  \n#define  SSB_IMSTATE_AP_TK\t0x00000020  \n#define  SSB_IMSTATE_AP_RSV\t0x00000030  \n#define  SSB_IMSTATE_IBE\t0x00020000  \n#define  SSB_IMSTATE_TO\t\t0x00040000  \n#define  SSB_IMSTATE_BUSY\t0x01800000  \n#define  SSB_IMSTATE_REJECT\t0x02000000  \n#define SSB_INTVEC\t\t0x0F94      \n#define  SSB_INTVEC_PCI\t\t0x00000001  \n#define  SSB_INTVEC_ENET0\t0x00000002  \n#define  SSB_INTVEC_ILINE20\t0x00000004  \n#define  SSB_INTVEC_CODEC\t0x00000008  \n#define  SSB_INTVEC_USB\t\t0x00000010  \n#define  SSB_INTVEC_EXTIF\t0x00000020  \n#define  SSB_INTVEC_ENET1\t0x00000040  \n#define SSB_TMSLOW\t\t0x0F98      \n#define  SSB_TMSLOW_RESET\t0x00000001  \n#define  SSB_TMSLOW_REJECT\t0x00000002  \n#define  SSB_TMSLOW_REJECT_23\t0x00000004  \n#define  SSB_TMSLOW_CLOCK\t0x00010000  \n#define  SSB_TMSLOW_FGC\t\t0x00020000  \n#define  SSB_TMSLOW_PE\t\t0x40000000  \n#define  SSB_TMSLOW_BE\t\t0x80000000  \n#define SSB_TMSHIGH\t\t0x0F9C      \n#define  SSB_TMSHIGH_SERR\t0x00000001  \n#define  SSB_TMSHIGH_INT\t0x00000002  \n#define  SSB_TMSHIGH_BUSY\t0x00000004  \n#define  SSB_TMSHIGH_TO\t\t0x00000020  \n#define  SSB_TMSHIGH_COREFL\t0x1FFF0000  \n#define  SSB_TMSHIGH_COREFL_SHIFT\t16\n#define  SSB_TMSHIGH_DMA64\t0x10000000  \n#define  SSB_TMSHIGH_GCR\t0x20000000  \n#define  SSB_TMSHIGH_BISTF\t0x40000000  \n#define  SSB_TMSHIGH_BISTD\t0x80000000  \n#define SSB_BWA0\t\t0x0FA0\n#define SSB_IMCFGLO\t\t0x0FA8\n#define  SSB_IMCFGLO_SERTO\t0x00000007  \n#define  SSB_IMCFGLO_REQTO\t0x00000070  \n#define  SSB_IMCFGLO_REQTO_SHIFT\t4\n#define  SSB_IMCFGLO_CONNID\t0x00FF0000  \n#define  SSB_IMCFGLO_CONNID_SHIFT\t16\n#define SSB_IMCFGHI\t\t0x0FAC\n#define SSB_ADMATCH0\t\t0x0FB0\n#define SSB_TMCFGLO\t\t0x0FB8\n#define SSB_TMCFGHI\t\t0x0FBC\n#define SSB_BCONFIG\t\t0x0FC0\n#define SSB_BSTATE\t\t0x0FC8\n#define SSB_ACTCFG\t\t0x0FD8\n#define SSB_FLAGST\t\t0x0FE8\n#define SSB_IDLOW\t\t0x0FF8\n#define  SSB_IDLOW_CFGSP\t0x00000003  \n#define  SSB_IDLOW_ADDRNGE\t0x00000038  \n#define  SSB_IDLOW_ADDRNGE_SHIFT\t3\n#define  SSB_IDLOW_SYNC\t\t0x00000040\n#define  SSB_IDLOW_INITIATOR\t0x00000080\n#define  SSB_IDLOW_MIBL\t\t0x00000F00  \n#define  SSB_IDLOW_MIBL_SHIFT\t8\n#define  SSB_IDLOW_MABL\t\t0x0000F000  \n#define  SSB_IDLOW_MABL_SHIFT\t12\n#define  SSB_IDLOW_TIF\t\t0x00010000  \n#define  SSB_IDLOW_CCW\t\t0x000C0000  \n#define  SSB_IDLOW_CCW_SHIFT\t18\n#define  SSB_IDLOW_TPT\t\t0x00F00000  \n#define  SSB_IDLOW_TPT_SHIFT\t20\n#define  SSB_IDLOW_INITP\t0x0F000000  \n#define  SSB_IDLOW_INITP_SHIFT\t24\n#define  SSB_IDLOW_SSBREV\t0xF0000000  \n#define  SSB_IDLOW_SSBREV_22\t0x00000000  \n#define  SSB_IDLOW_SSBREV_23\t0x10000000  \n#define  SSB_IDLOW_SSBREV_24\t0x40000000  \n#define  SSB_IDLOW_SSBREV_25\t0x50000000  \n#define  SSB_IDLOW_SSBREV_26\t0x60000000  \n#define  SSB_IDLOW_SSBREV_27\t0x70000000  \n#define SSB_IDHIGH\t\t0x0FFC      \n#define  SSB_IDHIGH_RCLO\t0x0000000F  \n#define  SSB_IDHIGH_CC\t\t0x00008FF0  \n#define  SSB_IDHIGH_CC_SHIFT\t4\n#define  SSB_IDHIGH_RCHI\t0x00007000  \n#define  SSB_IDHIGH_RCHI_SHIFT\t8\t    \n#define  SSB_IDHIGH_VC\t\t0xFFFF0000  \n#define  SSB_IDHIGH_VC_SHIFT\t16\n\n \n#define SSB_SPROMSIZE_WORDS\t\t64\n#define SSB_SPROMSIZE_BYTES\t\t(SSB_SPROMSIZE_WORDS * sizeof(u16))\n#define SSB_SPROMSIZE_WORDS_R123\t64\n#define SSB_SPROMSIZE_WORDS_R4\t\t220\n#define SSB_SPROMSIZE_BYTES_R123\t(SSB_SPROMSIZE_WORDS_R123 * sizeof(u16))\n#define SSB_SPROMSIZE_BYTES_R4\t\t(SSB_SPROMSIZE_WORDS_R4 * sizeof(u16))\n#define SSB_SPROMSIZE_WORDS_R10\t\t230\n#define SSB_SPROMSIZE_WORDS_R11\t\t234\n#define SSB_SPROM_BASE1\t\t\t0x1000\n#define SSB_SPROM_BASE31\t\t0x0800\n#define SSB_SPROM_REVISION\t\t0x007E\n#define  SSB_SPROM_REVISION_REV\t\t0x00FF\t \n#define  SSB_SPROM_REVISION_CRC\t\t0xFF00\t \n#define  SSB_SPROM_REVISION_CRC_SHIFT\t8\n\n \n#define SSB_SPROM1_SPID\t\t\t0x0004\t \n#define SSB_SPROM1_SVID\t\t\t0x0006\t \n#define SSB_SPROM1_PID\t\t\t0x0008\t \n#define SSB_SPROM1_IL0MAC\t\t0x0048\t \n#define SSB_SPROM1_ET0MAC\t\t0x004E\t \n#define SSB_SPROM1_ET1MAC\t\t0x0054\t \n#define SSB_SPROM1_ETHPHY\t\t0x005A\t \n#define  SSB_SPROM1_ETHPHY_ET0A\t\t0x001F\t \n#define  SSB_SPROM1_ETHPHY_ET1A\t\t0x03E0\t \n#define  SSB_SPROM1_ETHPHY_ET1A_SHIFT\t5\n#define  SSB_SPROM1_ETHPHY_ET0M\t\t(1<<14)\t \n#define  SSB_SPROM1_ETHPHY_ET1M\t\t(1<<15)\t \n#define SSB_SPROM1_BINF\t\t\t0x005C\t \n#define  SSB_SPROM1_BINF_BREV\t\t0x00FF\t \n#define  SSB_SPROM1_BINF_CCODE\t\t0x0F00\t \n#define  SSB_SPROM1_BINF_CCODE_SHIFT\t8\n#define  SSB_SPROM1_BINF_ANTBG\t\t0x3000\t \n#define  SSB_SPROM1_BINF_ANTBG_SHIFT\t12\n#define  SSB_SPROM1_BINF_ANTA\t\t0xC000\t \n#define  SSB_SPROM1_BINF_ANTA_SHIFT\t14\n#define SSB_SPROM1_PA0B0\t\t0x005E\n#define SSB_SPROM1_PA0B1\t\t0x0060\n#define SSB_SPROM1_PA0B2\t\t0x0062\n#define SSB_SPROM1_GPIOA\t\t0x0064\t \n#define  SSB_SPROM1_GPIOA_P0\t\t0x00FF\t \n#define  SSB_SPROM1_GPIOA_P1\t\t0xFF00\t \n#define  SSB_SPROM1_GPIOA_P1_SHIFT\t8\n#define SSB_SPROM1_GPIOB\t\t0x0066\t \n#define  SSB_SPROM1_GPIOB_P2\t\t0x00FF\t \n#define  SSB_SPROM1_GPIOB_P3\t\t0xFF00\t \n#define  SSB_SPROM1_GPIOB_P3_SHIFT\t8\n#define SSB_SPROM1_MAXPWR\t\t0x0068\t \n#define  SSB_SPROM1_MAXPWR_BG\t\t0x00FF\t \n#define  SSB_SPROM1_MAXPWR_A\t\t0xFF00\t \n#define  SSB_SPROM1_MAXPWR_A_SHIFT\t8\n#define SSB_SPROM1_PA1B0\t\t0x006A\n#define SSB_SPROM1_PA1B1\t\t0x006C\n#define SSB_SPROM1_PA1B2\t\t0x006E\n#define SSB_SPROM1_ITSSI\t\t0x0070\t \n#define  SSB_SPROM1_ITSSI_BG\t\t0x00FF\t \n#define  SSB_SPROM1_ITSSI_A\t\t0xFF00\t \n#define  SSB_SPROM1_ITSSI_A_SHIFT\t8\n#define SSB_SPROM1_BFLLO\t\t0x0072\t \n#define SSB_SPROM1_AGAIN\t\t0x0074\t \n#define  SSB_SPROM1_AGAIN_BG\t\t0x00FF\t \n#define  SSB_SPROM1_AGAIN_BG_SHIFT\t0\n#define  SSB_SPROM1_AGAIN_A\t\t0xFF00\t \n#define  SSB_SPROM1_AGAIN_A_SHIFT\t8\n#define SSB_SPROM1_CCODE\t\t0x0076\n\n \n#define SSB_SPROM2_BFLHI\t\t0x0038\t \n#define SSB_SPROM2_MAXP_A\t\t0x003A\t \n#define  SSB_SPROM2_MAXP_A_HI\t\t0x00FF\t \n#define  SSB_SPROM2_MAXP_A_LO\t\t0xFF00\t \n#define  SSB_SPROM2_MAXP_A_LO_SHIFT\t8\n#define SSB_SPROM2_PA1LOB0\t\t0x003C\t \n#define SSB_SPROM2_PA1LOB1\t\t0x003E\t \n#define SSB_SPROM2_PA1LOB2\t\t0x0040\t \n#define SSB_SPROM2_PA1HIB0\t\t0x0042\t \n#define SSB_SPROM2_PA1HIB1\t\t0x0044\t \n#define SSB_SPROM2_PA1HIB2\t\t0x0046\t \n#define SSB_SPROM2_OPO\t\t\t0x0078\t \n#define  SSB_SPROM2_OPO_VALUE\t\t0x00FF\n#define  SSB_SPROM2_OPO_UNUSED\t\t0xFF00\n#define SSB_SPROM2_CCODE\t\t0x007C\t \n\n \n#define SSB_SPROM3_OFDMAPO\t\t0x002C\t \n#define SSB_SPROM3_OFDMALPO\t\t0x0030\t \n#define SSB_SPROM3_OFDMAHPO\t\t0x0034\t \n#define SSB_SPROM3_GPIOLDC\t\t0x0042\t \n#define  SSB_SPROM3_GPIOLDC_OFF\t\t0x0000FF00\t \n#define  SSB_SPROM3_GPIOLDC_OFF_SHIFT\t8\n#define  SSB_SPROM3_GPIOLDC_ON\t\t0x00FF0000\t \n#define  SSB_SPROM3_GPIOLDC_ON_SHIFT\t16\n#define SSB_SPROM3_IL0MAC\t\t0x004A\t \n#define SSB_SPROM3_CCKPO\t\t0x0078\t \n#define  SSB_SPROM3_CCKPO_1M\t\t0x000F\t \n#define  SSB_SPROM3_CCKPO_2M\t\t0x00F0\t \n#define  SSB_SPROM3_CCKPO_2M_SHIFT\t4\n#define  SSB_SPROM3_CCKPO_55M\t\t0x0F00\t \n#define  SSB_SPROM3_CCKPO_55M_SHIFT\t8\n#define  SSB_SPROM3_CCKPO_11M\t\t0xF000\t \n#define  SSB_SPROM3_CCKPO_11M_SHIFT\t12\n#define  SSB_SPROM3_OFDMGPO\t\t0x107A\t \n\n \n#define SSB_SPROM4_BOARDREV\t\t0x0042\t \n#define SSB_SPROM4_BFLLO\t\t0x0044\t \n#define SSB_SPROM4_BFLHI\t\t0x0046   \n#define SSB_SPROM4_BFL2LO\t\t0x0048\t \n#define SSB_SPROM4_BFL2HI\t\t0x004A\t \n#define SSB_SPROM4_IL0MAC\t\t0x004C\t \n#define SSB_SPROM4_CCODE\t\t0x0052\t \n#define SSB_SPROM4_GPIOA\t\t0x0056\t \n#define  SSB_SPROM4_GPIOA_P0\t\t0x00FF\t \n#define  SSB_SPROM4_GPIOA_P1\t\t0xFF00\t \n#define  SSB_SPROM4_GPIOA_P1_SHIFT\t8\n#define SSB_SPROM4_GPIOB\t\t0x0058\t \n#define  SSB_SPROM4_GPIOB_P2\t\t0x00FF\t \n#define  SSB_SPROM4_GPIOB_P3\t\t0xFF00\t \n#define  SSB_SPROM4_GPIOB_P3_SHIFT\t8\n#define SSB_SPROM4_ETHPHY\t\t0x005A\t \n#define  SSB_SPROM4_ETHPHY_ET0A\t\t0x001F\t \n#define  SSB_SPROM4_ETHPHY_ET1A\t\t0x03E0\t \n#define  SSB_SPROM4_ETHPHY_ET1A_SHIFT\t5\n#define  SSB_SPROM4_ETHPHY_ET0M\t\t(1<<14)\t \n#define  SSB_SPROM4_ETHPHY_ET1M\t\t(1<<15)\t \n#define SSB_SPROM4_ANTAVAIL\t\t0x005C   \n#define  SSB_SPROM4_ANTAVAIL_BG\t\t0x00FF\t \n#define  SSB_SPROM4_ANTAVAIL_BG_SHIFT\t0\n#define  SSB_SPROM4_ANTAVAIL_A\t\t0xFF00\t \n#define  SSB_SPROM4_ANTAVAIL_A_SHIFT\t8\n#define SSB_SPROM4_AGAIN01\t\t0x005E\t \n#define  SSB_SPROM4_AGAIN0\t\t0x00FF\t \n#define  SSB_SPROM4_AGAIN0_SHIFT\t0\n#define  SSB_SPROM4_AGAIN1\t\t0xFF00\t \n#define  SSB_SPROM4_AGAIN1_SHIFT\t8\n#define SSB_SPROM4_AGAIN23\t\t0x0060\n#define  SSB_SPROM4_AGAIN2\t\t0x00FF\t \n#define  SSB_SPROM4_AGAIN2_SHIFT\t0\n#define  SSB_SPROM4_AGAIN3\t\t0xFF00\t \n#define  SSB_SPROM4_AGAIN3_SHIFT\t8\n#define SSB_SPROM4_TXPID2G01\t\t0x0062 \t \n#define  SSB_SPROM4_TXPID2G0\t\t0x00FF\n#define  SSB_SPROM4_TXPID2G0_SHIFT\t0\n#define  SSB_SPROM4_TXPID2G1\t\t0xFF00\n#define  SSB_SPROM4_TXPID2G1_SHIFT\t8\n#define SSB_SPROM4_TXPID2G23\t\t0x0064 \t \n#define  SSB_SPROM4_TXPID2G2\t\t0x00FF\n#define  SSB_SPROM4_TXPID2G2_SHIFT\t0\n#define  SSB_SPROM4_TXPID2G3\t\t0xFF00\n#define  SSB_SPROM4_TXPID2G3_SHIFT\t8\n#define SSB_SPROM4_TXPID5G01\t\t0x0066 \t \n#define  SSB_SPROM4_TXPID5G0\t\t0x00FF\n#define  SSB_SPROM4_TXPID5G0_SHIFT\t0\n#define  SSB_SPROM4_TXPID5G1\t\t0xFF00\n#define  SSB_SPROM4_TXPID5G1_SHIFT\t8\n#define SSB_SPROM4_TXPID5G23\t\t0x0068 \t \n#define  SSB_SPROM4_TXPID5G2\t\t0x00FF\n#define  SSB_SPROM4_TXPID5G2_SHIFT\t0\n#define  SSB_SPROM4_TXPID5G3\t\t0xFF00\n#define  SSB_SPROM4_TXPID5G3_SHIFT\t8\n#define SSB_SPROM4_TXPID5GL01\t\t0x006A \t \n#define  SSB_SPROM4_TXPID5GL0\t\t0x00FF\n#define  SSB_SPROM4_TXPID5GL0_SHIFT\t0\n#define  SSB_SPROM4_TXPID5GL1\t\t0xFF00\n#define  SSB_SPROM4_TXPID5GL1_SHIFT\t8\n#define SSB_SPROM4_TXPID5GL23\t\t0x006C \t \n#define  SSB_SPROM4_TXPID5GL2\t\t0x00FF\n#define  SSB_SPROM4_TXPID5GL2_SHIFT\t0\n#define  SSB_SPROM4_TXPID5GL3\t\t0xFF00\n#define  SSB_SPROM4_TXPID5GL3_SHIFT\t8\n#define SSB_SPROM4_TXPID5GH01\t\t0x006E \t \n#define  SSB_SPROM4_TXPID5GH0\t\t0x00FF\n#define  SSB_SPROM4_TXPID5GH0_SHIFT\t0\n#define  SSB_SPROM4_TXPID5GH1\t\t0xFF00\n#define  SSB_SPROM4_TXPID5GH1_SHIFT\t8\n#define SSB_SPROM4_TXPID5GH23\t\t0x0070 \t \n#define  SSB_SPROM4_TXPID5GH2\t\t0x00FF\n#define  SSB_SPROM4_TXPID5GH2_SHIFT\t0\n#define  SSB_SPROM4_TXPID5GH3\t\t0xFF00\n#define  SSB_SPROM4_TXPID5GH3_SHIFT\t8\n\n \n#define SSB_SPROM4_PWR_INFO_CORE0\t0x0080\n#define SSB_SPROM4_PWR_INFO_CORE1\t0x00AE\n#define SSB_SPROM4_PWR_INFO_CORE2\t0x00DC\n#define SSB_SPROM4_PWR_INFO_CORE3\t0x010A\n\n#define SSB_SPROM4_2G_MAXP_ITSSI\t0x00\t \n#define  SSB_SPROM4_2G_MAXP\t\t0x00FF\n#define  SSB_SPROM4_2G_ITSSI\t\t0xFF00\n#define  SSB_SPROM4_2G_ITSSI_SHIFT\t8\n#define SSB_SPROM4_2G_PA_0\t\t0x02\t \n#define SSB_SPROM4_2G_PA_1\t\t0x04\n#define SSB_SPROM4_2G_PA_2\t\t0x06\n#define SSB_SPROM4_2G_PA_3\t\t0x08\n#define SSB_SPROM4_5G_MAXP_ITSSI\t0x0A\t \n#define  SSB_SPROM4_5G_MAXP\t\t0x00FF\n#define  SSB_SPROM4_5G_ITSSI\t\t0xFF00\n#define  SSB_SPROM4_5G_ITSSI_SHIFT\t8\n#define SSB_SPROM4_5GHL_MAXP\t\t0x0C\t \n#define  SSB_SPROM4_5GH_MAXP\t\t0x00FF\n#define  SSB_SPROM4_5GL_MAXP\t\t0xFF00\n#define  SSB_SPROM4_5GL_MAXP_SHIFT\t8\n#define SSB_SPROM4_5G_PA_0\t\t0x0E\t \n#define SSB_SPROM4_5G_PA_1\t\t0x10\n#define SSB_SPROM4_5G_PA_2\t\t0x12\n#define SSB_SPROM4_5G_PA_3\t\t0x14\n#define SSB_SPROM4_5GL_PA_0\t\t0x16\t \n#define SSB_SPROM4_5GL_PA_1\t\t0x18\n#define SSB_SPROM4_5GL_PA_2\t\t0x1A\n#define SSB_SPROM4_5GL_PA_3\t\t0x1C\n#define SSB_SPROM4_5GH_PA_0\t\t0x1E\t \n#define SSB_SPROM4_5GH_PA_1\t\t0x20\n#define SSB_SPROM4_5GH_PA_2\t\t0x22\n#define SSB_SPROM4_5GH_PA_3\t\t0x24\n\n \n#define SSB_SPROM4_MAXP_BG\t\t0x0080   \n#define  SSB_SPROM4_MAXP_BG_MASK\t0x00FF   \n#define  SSB_SPROM4_ITSSI_BG\t\t0xFF00\t \n#define  SSB_SPROM4_ITSSI_BG_SHIFT\t8\n#define SSB_SPROM4_MAXP_A\t\t0x008A   \n#define  SSB_SPROM4_MAXP_A_MASK\t\t0x00FF   \n#define  SSB_SPROM4_ITSSI_A\t\t0xFF00\t \n#define  SSB_SPROM4_ITSSI_A_SHIFT\t8\n#define SSB_SPROM4_PA0B0\t\t0x0082\t \n#define SSB_SPROM4_PA0B1\t\t0x0084\t \n#define SSB_SPROM4_PA0B2\t\t0x0086\n#define SSB_SPROM4_PA1B0\t\t0x008E\n#define SSB_SPROM4_PA1B1\t\t0x0090\n#define SSB_SPROM4_PA1B2\t\t0x0092\n\n \n#define SSB_SPROM5_CCODE\t\t0x0044\t \n#define SSB_SPROM5_BFLLO\t\t0x004A\t \n#define SSB_SPROM5_BFLHI\t\t0x004C   \n#define SSB_SPROM5_BFL2LO\t\t0x004E\t \n#define SSB_SPROM5_BFL2HI\t\t0x0050\t \n#define SSB_SPROM5_IL0MAC\t\t0x0052\t \n#define SSB_SPROM5_GPIOA\t\t0x0076\t \n#define  SSB_SPROM5_GPIOA_P0\t\t0x00FF\t \n#define  SSB_SPROM5_GPIOA_P1\t\t0xFF00\t \n#define  SSB_SPROM5_GPIOA_P1_SHIFT\t8\n#define SSB_SPROM5_GPIOB\t\t0x0078\t \n#define  SSB_SPROM5_GPIOB_P2\t\t0x00FF\t \n#define  SSB_SPROM5_GPIOB_P3\t\t0xFF00\t \n#define  SSB_SPROM5_GPIOB_P3_SHIFT\t8\n\n \n#define SSB_SPROM8_BOARDREV\t\t0x0082\t \n#define SSB_SPROM8_BFLLO\t\t0x0084\t \n#define SSB_SPROM8_BFLHI\t\t0x0086\t \n#define SSB_SPROM8_BFL2LO\t\t0x0088\t \n#define SSB_SPROM8_BFL2HI\t\t0x008A\t \n#define SSB_SPROM8_IL0MAC\t\t0x008C\t \n#define SSB_SPROM8_CCODE\t\t0x0092\t \n#define SSB_SPROM8_GPIOA\t\t0x0096\t \n#define  SSB_SPROM8_GPIOA_P0\t\t0x00FF\t \n#define  SSB_SPROM8_GPIOA_P1\t\t0xFF00\t \n#define  SSB_SPROM8_GPIOA_P1_SHIFT\t8\n#define SSB_SPROM8_GPIOB\t\t0x0098\t \n#define  SSB_SPROM8_GPIOB_P2\t\t0x00FF\t \n#define  SSB_SPROM8_GPIOB_P3\t\t0xFF00\t \n#define  SSB_SPROM8_GPIOB_P3_SHIFT\t8\n#define SSB_SPROM8_LEDDC\t\t0x009A\n#define  SSB_SPROM8_LEDDC_ON\t\t0xFF00\t \n#define  SSB_SPROM8_LEDDC_ON_SHIFT\t8\n#define  SSB_SPROM8_LEDDC_OFF\t\t0x00FF\t \n#define  SSB_SPROM8_LEDDC_OFF_SHIFT\t0\n#define SSB_SPROM8_ANTAVAIL\t\t0x009C   \n#define  SSB_SPROM8_ANTAVAIL_A\t\t0xFF00\t \n#define  SSB_SPROM8_ANTAVAIL_A_SHIFT\t8\n#define  SSB_SPROM8_ANTAVAIL_BG\t\t0x00FF\t \n#define  SSB_SPROM8_ANTAVAIL_BG_SHIFT\t0\n#define SSB_SPROM8_AGAIN01\t\t0x009E\t \n#define  SSB_SPROM8_AGAIN0\t\t0x00FF\t \n#define  SSB_SPROM8_AGAIN0_SHIFT\t0\n#define  SSB_SPROM8_AGAIN1\t\t0xFF00\t \n#define  SSB_SPROM8_AGAIN1_SHIFT\t8\n#define SSB_SPROM8_AGAIN23\t\t0x00A0\n#define  SSB_SPROM8_AGAIN2\t\t0x00FF\t \n#define  SSB_SPROM8_AGAIN2_SHIFT\t0\n#define  SSB_SPROM8_AGAIN3\t\t0xFF00\t \n#define  SSB_SPROM8_AGAIN3_SHIFT\t8\n#define SSB_SPROM8_TXRXC\t\t0x00A2\n#define  SSB_SPROM8_TXRXC_TXCHAIN\t0x000f\n#define  SSB_SPROM8_TXRXC_TXCHAIN_SHIFT\t0\n#define  SSB_SPROM8_TXRXC_RXCHAIN\t0x00f0\n#define  SSB_SPROM8_TXRXC_RXCHAIN_SHIFT\t4\n#define  SSB_SPROM8_TXRXC_SWITCH\t0xff00\n#define  SSB_SPROM8_TXRXC_SWITCH_SHIFT\t8\n#define SSB_SPROM8_RSSIPARM2G\t\t0x00A4\t \n#define  SSB_SPROM8_RSSISMF2G\t\t0x000F\n#define  SSB_SPROM8_RSSISMC2G\t\t0x00F0\n#define  SSB_SPROM8_RSSISMC2G_SHIFT\t4\n#define  SSB_SPROM8_RSSISAV2G\t\t0x0700\n#define  SSB_SPROM8_RSSISAV2G_SHIFT\t8\n#define  SSB_SPROM8_BXA2G\t\t0x1800\n#define  SSB_SPROM8_BXA2G_SHIFT\t\t11\n#define SSB_SPROM8_RSSIPARM5G\t\t0x00A6\t \n#define  SSB_SPROM8_RSSISMF5G\t\t0x000F\n#define  SSB_SPROM8_RSSISMC5G\t\t0x00F0\n#define  SSB_SPROM8_RSSISMC5G_SHIFT\t4\n#define  SSB_SPROM8_RSSISAV5G\t\t0x0700\n#define  SSB_SPROM8_RSSISAV5G_SHIFT\t8\n#define  SSB_SPROM8_BXA5G\t\t0x1800\n#define  SSB_SPROM8_BXA5G_SHIFT\t\t11\n#define SSB_SPROM8_TRI25G\t\t0x00A8\t \n#define  SSB_SPROM8_TRI2G\t\t0x00FF\t \n#define  SSB_SPROM8_TRI5G\t\t0xFF00\t \n#define  SSB_SPROM8_TRI5G_SHIFT\t\t8\n#define SSB_SPROM8_TRI5GHL\t\t0x00AA\t \n#define  SSB_SPROM8_TRI5GL\t\t0x00FF\t \n#define  SSB_SPROM8_TRI5GH\t\t0xFF00\t \n#define  SSB_SPROM8_TRI5GH_SHIFT\t8\n#define SSB_SPROM8_RXPO\t\t\t0x00AC   \n#define  SSB_SPROM8_RXPO2G\t\t0x00FF\t \n#define  SSB_SPROM8_RXPO2G_SHIFT\t0\n#define  SSB_SPROM8_RXPO5G\t\t0xFF00\t \n#define  SSB_SPROM8_RXPO5G_SHIFT\t8\n#define SSB_SPROM8_FEM2G\t\t0x00AE\n#define SSB_SPROM8_FEM5G\t\t0x00B0\n#define  SSB_SROM8_FEM_TSSIPOS\t\t0x0001\n#define  SSB_SROM8_FEM_TSSIPOS_SHIFT\t0\n#define  SSB_SROM8_FEM_EXTPA_GAIN\t0x0006\n#define  SSB_SROM8_FEM_EXTPA_GAIN_SHIFT\t1\n#define  SSB_SROM8_FEM_PDET_RANGE\t0x00F8\n#define  SSB_SROM8_FEM_PDET_RANGE_SHIFT\t3\n#define  SSB_SROM8_FEM_TR_ISO\t\t0x0700\n#define  SSB_SROM8_FEM_TR_ISO_SHIFT\t8\n#define  SSB_SROM8_FEM_ANTSWLUT\t\t0xF800\n#define  SSB_SROM8_FEM_ANTSWLUT_SHIFT\t11\n#define SSB_SPROM8_THERMAL\t\t0x00B2\n#define  SSB_SPROM8_THERMAL_OFFSET\t0x00ff\n#define  SSB_SPROM8_THERMAL_OFFSET_SHIFT\t0\n#define  SSB_SPROM8_THERMAL_TRESH\t0xff00\n#define  SSB_SPROM8_THERMAL_TRESH_SHIFT\t8\n \n#define SSB_SPROM8_RAWTS\t\t0x00B4\n#define  SSB_SPROM8_RAWTS_RAWTEMP\t0x01ff\n#define  SSB_SPROM8_RAWTS_RAWTEMP_SHIFT\t0\n#define  SSB_SPROM8_RAWTS_MEASPOWER\t0xfe00\n#define  SSB_SPROM8_RAWTS_MEASPOWER_SHIFT\t9\n#define SSB_SPROM8_OPT_CORRX\t\t0x00B6\n#define  SSB_SPROM8_OPT_CORRX_TEMP_SLOPE\t0x00ff\n#define  SSB_SPROM8_OPT_CORRX_TEMP_SLOPE_SHIFT\t0\n#define  SSB_SPROM8_OPT_CORRX_TEMPCORRX\t0xfc00\n#define  SSB_SPROM8_OPT_CORRX_TEMPCORRX_SHIFT\t10\n#define  SSB_SPROM8_OPT_CORRX_TEMP_OPTION\t0x0300\n#define  SSB_SPROM8_OPT_CORRX_TEMP_OPTION_SHIFT\t8\n \n#define SSB_SPROM8_HWIQ_IQSWP\t\t0x00B8\n#define  SSB_SPROM8_HWIQ_IQSWP_FREQ_CORR\t0x000f\n#define  SSB_SPROM8_HWIQ_IQSWP_FREQ_CORR_SHIFT\t0\n#define  SSB_SPROM8_HWIQ_IQSWP_IQCAL_SWP\t0x0010\n#define  SSB_SPROM8_HWIQ_IQSWP_IQCAL_SWP_SHIFT\t4\n#define  SSB_SPROM8_HWIQ_IQSWP_HW_IQCAL\t0x0020\n#define  SSB_SPROM8_HWIQ_IQSWP_HW_IQCAL_SHIFT\t5\n#define SSB_SPROM8_TEMPDELTA\t\t0x00BC\n#define  SSB_SPROM8_TEMPDELTA_PHYCAL\t0x00ff\n#define  SSB_SPROM8_TEMPDELTA_PHYCAL_SHIFT\t0\n#define  SSB_SPROM8_TEMPDELTA_PERIOD\t0x0f00\n#define  SSB_SPROM8_TEMPDELTA_PERIOD_SHIFT\t8\n#define  SSB_SPROM8_TEMPDELTA_HYSTERESIS\t0xf000\n#define  SSB_SPROM8_TEMPDELTA_HYSTERESIS_SHIFT\t12\n\n \n#define SSB_SROM8_PWR_INFO_CORE0\t0x00C0\n#define SSB_SROM8_PWR_INFO_CORE1\t0x00E0\n#define SSB_SROM8_PWR_INFO_CORE2\t0x0100\n#define SSB_SROM8_PWR_INFO_CORE3\t0x0120\n\n#define SSB_SROM8_2G_MAXP_ITSSI\t\t0x00\n#define  SSB_SPROM8_2G_MAXP\t\t0x00FF\n#define  SSB_SPROM8_2G_ITSSI\t\t0xFF00\n#define  SSB_SPROM8_2G_ITSSI_SHIFT\t8\n#define SSB_SROM8_2G_PA_0\t\t0x02\t \n#define SSB_SROM8_2G_PA_1\t\t0x04\n#define SSB_SROM8_2G_PA_2\t\t0x06\n#define SSB_SROM8_5G_MAXP_ITSSI\t\t0x08\t \n#define  SSB_SPROM8_5G_MAXP\t\t0x00FF\n#define  SSB_SPROM8_5G_ITSSI\t\t0xFF00\n#define  SSB_SPROM8_5G_ITSSI_SHIFT\t8\n#define SSB_SPROM8_5GHL_MAXP\t\t0x0A\t \n#define  SSB_SPROM8_5GH_MAXP\t\t0x00FF\n#define  SSB_SPROM8_5GL_MAXP\t\t0xFF00\n#define  SSB_SPROM8_5GL_MAXP_SHIFT\t8\n#define SSB_SROM8_5G_PA_0\t\t0x0C\t \n#define SSB_SROM8_5G_PA_1\t\t0x0E\n#define SSB_SROM8_5G_PA_2\t\t0x10\n#define SSB_SROM8_5GL_PA_0\t\t0x12\t \n#define SSB_SROM8_5GL_PA_1\t\t0x14\n#define SSB_SROM8_5GL_PA_2\t\t0x16\n#define SSB_SROM8_5GH_PA_0\t\t0x18\t \n#define SSB_SROM8_5GH_PA_1\t\t0x1A\n#define SSB_SROM8_5GH_PA_2\t\t0x1C\n\n \n#define SSB_SPROM8_MAXP_BG\t\t0x00C0   \n#define  SSB_SPROM8_MAXP_BG_MASK\t0x00FF   \n#define  SSB_SPROM8_ITSSI_BG\t\t0xFF00\t \n#define  SSB_SPROM8_ITSSI_BG_SHIFT\t8\n#define SSB_SPROM8_PA0B0\t\t0x00C2\t \n#define SSB_SPROM8_PA0B1\t\t0x00C4\n#define SSB_SPROM8_PA0B2\t\t0x00C6\n#define SSB_SPROM8_MAXP_A\t\t0x00C8   \n#define  SSB_SPROM8_MAXP_A_MASK\t\t0x00FF   \n#define  SSB_SPROM8_ITSSI_A\t\t0xFF00\t \n#define  SSB_SPROM8_ITSSI_A_SHIFT\t8\n#define SSB_SPROM8_MAXP_AHL\t\t0x00CA   \n#define  SSB_SPROM8_MAXP_AH_MASK\t0x00FF   \n#define  SSB_SPROM8_MAXP_AL_MASK\t0xFF00   \n#define  SSB_SPROM8_MAXP_AL_SHIFT\t8\n#define SSB_SPROM8_PA1B0\t\t0x00CC\t \n#define SSB_SPROM8_PA1B1\t\t0x00CE\n#define SSB_SPROM8_PA1B2\t\t0x00D0\n#define SSB_SPROM8_PA1LOB0\t\t0x00D2\t \n#define SSB_SPROM8_PA1LOB1\t\t0x00D4\n#define SSB_SPROM8_PA1LOB2\t\t0x00D6\n#define SSB_SPROM8_PA1HIB0\t\t0x00D8\t \n#define SSB_SPROM8_PA1HIB1\t\t0x00DA\n#define SSB_SPROM8_PA1HIB2\t\t0x00DC\n\n#define SSB_SPROM8_CCK2GPO\t\t0x0140\t \n#define SSB_SPROM8_OFDM2GPO\t\t0x0142\t \n#define SSB_SPROM8_OFDM5GPO\t\t0x0146\t \n#define SSB_SPROM8_OFDM5GLPO\t\t0x014A\t \n#define SSB_SPROM8_OFDM5GHPO\t\t0x014E\t \n\n#define SSB_SPROM8_2G_MCSPO\t\t0x0152\n#define SSB_SPROM8_5G_MCSPO\t\t0x0162\n#define SSB_SPROM8_5GL_MCSPO\t\t0x0172\n#define SSB_SPROM8_5GH_MCSPO\t\t0x0182\n\n#define SSB_SPROM8_CDDPO\t\t0x0192\n#define SSB_SPROM8_STBCPO\t\t0x0194\n#define SSB_SPROM8_BW40PO\t\t0x0196\n#define SSB_SPROM8_BWDUPPO\t\t0x0198\n\n \n#define SSB_BFL_BTCOEXIST\t\t0x0001\t \n#define SSB_BFL_PACTRL\t\t\t0x0002\t \n#define SSB_BFL_AIRLINEMODE\t\t0x0004\t \n#define SSB_BFL_RSSI\t\t\t0x0008\t \n#define SSB_BFL_ENETSPI\t\t\t0x0010\t \n#define SSB_BFL_XTAL_NOSLOW\t\t0x0020\t \n#define SSB_BFL_CCKHIPWR\t\t0x0040\t \n#define SSB_BFL_ENETADM\t\t\t0x0080\t \n#define SSB_BFL_ENETVLAN\t\t0x0100\t \n#define SSB_BFL_AFTERBURNER\t\t0x0200\t \n#define SSB_BFL_NOPCI\t\t\t0x0400\t \n#define SSB_BFL_FEM\t\t\t0x0800\t \n#define SSB_BFL_EXTLNA\t\t\t0x1000\t \n#define SSB_BFL_HGPA\t\t\t0x2000\t \n#define SSB_BFL_BTCMOD\t\t\t0x4000\t \n#define SSB_BFL_ALTIQ\t\t\t0x8000\t \n\n \n#define SSB_BFH_NOPA\t\t\t0x0001\t \n#define SSB_BFH_RSSIINV\t\t\t0x0002\t \n#define SSB_BFH_PAREF\t\t\t0x0004\t \n#define SSB_BFH_3TSWITCH\t\t0x0008\t \n#define SSB_BFH_PHASESHIFT\t\t0x0010\t \n#define SSB_BFH_BUCKBOOST\t\t0x0020\t \n#define SSB_BFH_FEM_BT\t\t\t0x0040\t \n\n \n#define SSB_BFL2_RXBB_INT_REG_DIS\t0x0001\t \n#define SSB_BFL2_APLL_WAR\t\t0x0002\t \n#define SSB_BFL2_TXPWRCTRL_EN \t\t0x0004\t \n#define SSB_BFL2_2X4_DIV\t\t0x0008\t \n#define SSB_BFL2_5G_PWRGAIN\t\t0x0010\t \n#define SSB_BFL2_PCIEWAR_OVR\t\t0x0020\t \n#define SSB_BFL2_CAESERS_BRD\t\t0x0040\t \n#define SSB_BFL2_BTC3WIRE\t\t0x0080\t \n#define SSB_BFL2_SKWRKFEM_BRD\t\t0x0100\t \n#define SSB_BFL2_SPUR_WAR\t\t0x0200\t \n#define SSB_BFL2_GPLL_WAR\t\t0x0400\t \n\n \nenum {\n\tSSB_SPROM1CCODE_WORLD = 0,\n\tSSB_SPROM1CCODE_THAILAND,\n\tSSB_SPROM1CCODE_ISRAEL,\n\tSSB_SPROM1CCODE_JORDAN,\n\tSSB_SPROM1CCODE_CHINA,\n\tSSB_SPROM1CCODE_JAPAN,\n\tSSB_SPROM1CCODE_USA_CANADA_ANZ,\n\tSSB_SPROM1CCODE_EUROPE,\n\tSSB_SPROM1CCODE_USA_LOW,\n\tSSB_SPROM1CCODE_JAPAN_HIGH,\n\tSSB_SPROM1CCODE_ALL,\n\tSSB_SPROM1CCODE_NONE,\n};\n\n \n#define SSB_ADM_TYPE\t\t\t0x00000003\t \n#define  SSB_ADM_TYPE0\t\t\t0\n#define  SSB_ADM_TYPE1\t\t\t1\n#define  SSB_ADM_TYPE2\t\t\t2\n#define SSB_ADM_AD64\t\t\t0x00000004\n#define SSB_ADM_SZ0\t\t\t0x000000F8\t \n#define SSB_ADM_SZ0_SHIFT\t\t3\n#define SSB_ADM_SZ1\t\t\t0x000001F8\t \n#define SSB_ADM_SZ1_SHIFT\t\t3\n#define SSB_ADM_SZ2\t\t\t0x000001F8\t \n#define SSB_ADM_SZ2_SHIFT\t\t3\n#define SSB_ADM_EN\t\t\t0x00000400\t \n#define SSB_ADM_NEG\t\t\t0x00000800\t \n#define SSB_ADM_BASE0\t\t\t0xFFFFFF00\t \n#define SSB_ADM_BASE0_SHIFT\t\t8\n#define SSB_ADM_BASE1\t\t\t0xFFFFF000\t \n#define SSB_ADM_BASE1_SHIFT\t\t12\n#define SSB_ADM_BASE2\t\t\t0xFFFF0000\t \n#define SSB_ADM_BASE2_SHIFT\t\t16\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}