// Seed: 944656951
module module_0 (
    input logic id_0,
    input id_1
);
  always @(1 or posedge 1'b0 or posedge id_0) begin
    id_2 <= id_2;
  end
endmodule
