{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667565164315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667565164315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  4 08:32:44 2022 " "Processing started: Fri Nov  4 08:32:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667565164315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565164315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_2_Pipeline -c Project_2_Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_2_Pipeline -c Project_2_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565164315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667565164547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667565164547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADS/ads_fixed.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ADS/ads_fixed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_fixed " "Found design unit 1: ads_fixed" {  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170120 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_fixed-body " "Found design unit 2: ads_fixed-body" {  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565170120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADS/ads_complex.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ADS/ads_complex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_complex_pkg " "Found design unit 1: ads_complex_pkg" {  } { { "ADS/ads_complex.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_complex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_complex_pkg-body " "Found design unit 2: ads_complex_pkg-body" {  } { { "ADS/ads_complex.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_complex.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565170121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file VGA/vga_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pkg " "Found design unit 1: vga_pkg" {  } { { "VGA/vga_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA/vga_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_pkg-body " "Found design unit 2: vga_pkg-body" {  } { { "VGA/vga_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA/vga_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565170121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA/vga_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_fsm-fsm " "Found design unit 1: vga_fsm-fsm" {  } { { "VGA/vga_fsm.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA/vga_fsm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170122 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_fsm " "Found entity 1: vga_fsm" {  } { { "VGA/vga_fsm.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA/vga_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565170122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_data.vhd 2 0 " "Found 2 design units, including 0 entities, in source file VGA/vga_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_data " "Found design unit 1: vga_data" {  } { { "VGA/vga_data.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA/vga_data.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170123 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_data-body " "Found design unit 2: vga_data-body" {  } { { "VGA/vga_data.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA/vga_data.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565170123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_extras.vhd 2 0 " "Found 2 design units, including 0 entities, in source file project_extras.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project_extras " "Found design unit 1: project_extras" {  } { { "project_extras.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/project_extras.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170123 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 project_extras-body " "Found design unit 2: project_extras-body" {  } { { "project_extras.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/project_extras.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565170123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-arch " "Found design unit 1: toplevel-arch" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170124 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565170124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandlebrot_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mandlebrot_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandlebrot_pkg " "Found design unit 1: mandlebrot_pkg" {  } { { "mandlebrot_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/mandlebrot_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mandlebrot_pkg-body " "Found design unit 2: mandlebrot_pkg-body" {  } { { "mandlebrot_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/mandlebrot_pkg.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565170124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-rtl " "Found design unit 1: pipeline-rtl" {  } { { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170125 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565170125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_stage-rtl " "Found design unit 1: pipeline_stage-rtl" {  } { { "pipeline_stage.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline_stage.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170125 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_stage " "Found entity 1: pipeline_stage" {  } { { "pipeline_stage.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline_stage.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565170125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565170125 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "next_point toplevel.vhd(99) " "VHDL error at toplevel.vhd(99): object \"next_point\" is used but not declared" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 99 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1667565170127 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667565170184 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov  4 08:32:50 2022 " "Processing ended: Fri Nov  4 08:32:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667565170184 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667565170184 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667565170184 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565170184 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565170804 ""}
