# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
![IOC1](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/147473604/96b46360-59a1-42b7-aebd-b2692f6712da)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: SUBBIAH S
RegisterNumber:  23005732
*/
## RTL realization
![IOC2](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/147473604/ac325c4a-f092-45f8-823b-7aec3c429b24)


## Output:
## RTL
## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
