#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 30 16:55:32 2020
# Process ID: 20176
# Current directory: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16056 D:\STUDY\GitHubWork\Verilog-learning\08_uart\uart\uart.xpr
# Log file: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/vivado.log
# Journal file: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/67551/Desktop/08_uart/uart' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/STUDY/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 823.809 ; gain = 182.340
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 30 16:57:00 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Jul 30 16:57:44 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 30 16:59:07 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1190.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1346.730 ; gain = 463.906
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274532902A
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 30 17:04:03 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 30 17:04:45 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 30 17:06:43 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/runme.log
[Thu Jul 30 17:06:43 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 30 17:11:10 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/runme.log
[Thu Jul 30 17:11:10 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274532902A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274532902A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 30 17:12:09 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 30 17:13:26 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 30 17:14:13 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
add_files -norecurse D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_fpga_apps.v
set_property top uart_fpga_apps [current_fileset]
close [ open D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_apps.xdc w ]
add_files -fileset constrs_1 D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_apps.xdc
set_property target_constrs_file D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_apps.xdc [current_fileset -constrset]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 30 17:33:12 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 30 17:34:42 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 30 17:35:57 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 30 17:36:41 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_1.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_1.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 30 17:39:22 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 30 17:40:38 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 30 17:43:33 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_fpga_apps.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
startgroup
reset_property DIFF_TERM [get_ports {rx_data_o[7]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports {rx_data_o[7]}]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {rx_data_o[7]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[7]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {rx_data_o[7]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {rx_data_o[7]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[7]}]
reset_property LOC [get_ports {rx_data_o[7]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[7]}]
reset_property PULLTYPE [get_ports {rx_data_o[7]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports {rx_data_o[7]}]
INFO: [Vivado 12-527] Can not reset the SLEW property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {rx_data_o[6]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports {rx_data_o[6]}]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {rx_data_o[6]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[6]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {rx_data_o[6]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {rx_data_o[6]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[6]}]
reset_property LOC [get_ports {rx_data_o[6]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[6]}]
reset_property PULLTYPE [get_ports {rx_data_o[6]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports {rx_data_o[6]}]
INFO: [Vivado 12-527] Can not reset the SLEW property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {rx_data_o[5]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports {rx_data_o[5]}]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {rx_data_o[5]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[5]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {rx_data_o[5]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {rx_data_o[5]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[5]}]
reset_property LOC [get_ports {rx_data_o[5]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[5]}]
reset_property PULLTYPE [get_ports {rx_data_o[5]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports {rx_data_o[5]}]
INFO: [Vivado 12-527] Can not reset the SLEW property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {rx_data_o[4]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports {rx_data_o[4]}]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {rx_data_o[4]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[4]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {rx_data_o[4]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {rx_data_o[4]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[4]}]
reset_property LOC [get_ports {rx_data_o[4]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[4]}]
reset_property PULLTYPE [get_ports {rx_data_o[4]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports {rx_data_o[4]}]
INFO: [Vivado 12-527] Can not reset the SLEW property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {rx_data_o[3]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports {rx_data_o[3]}]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {rx_data_o[3]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[3]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {rx_data_o[3]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {rx_data_o[3]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[3]}]
reset_property LOC [get_ports {rx_data_o[3]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[3]}]
reset_property PULLTYPE [get_ports {rx_data_o[3]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports {rx_data_o[3]}]
INFO: [Vivado 12-527] Can not reset the SLEW property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {rx_data_o[2]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports {rx_data_o[2]}]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {rx_data_o[2]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[2]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {rx_data_o[2]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {rx_data_o[2]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[2]}]
reset_property LOC [get_ports {rx_data_o[2]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[2]}]
reset_property PULLTYPE [get_ports {rx_data_o[2]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports {rx_data_o[2]}]
INFO: [Vivado 12-527] Can not reset the SLEW property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {rx_data_o[1]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports {rx_data_o[1]}]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {rx_data_o[1]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[1]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {rx_data_o[1]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {rx_data_o[1]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[1]}]
reset_property LOC [get_ports {rx_data_o[1]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[1]}]
reset_property PULLTYPE [get_ports {rx_data_o[1]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports {rx_data_o[1]}]
INFO: [Vivado 12-527] Can not reset the SLEW property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {rx_data_o[0]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports {rx_data_o[0]}]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {rx_data_o[0]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[0]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {rx_data_o[0]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {rx_data_o[0]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[0]}]
reset_property LOC [get_ports {rx_data_o[0]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[0]}]
reset_property PULLTYPE [get_ports {rx_data_o[0]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports {rx_data_o[0]}]
INFO: [Vivado 12-527] Can not reset the SLEW property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {tx_data_i[7]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {tx_data_i[7]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[7]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {tx_data_i[7]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {tx_data_i[7]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[7]}]
reset_property LOC [get_ports {tx_data_i[7]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[7]}]
reset_property PULLTYPE [get_ports {tx_data_i[7]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {tx_data_i[6]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {tx_data_i[6]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[6]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {tx_data_i[6]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {tx_data_i[6]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[6]}]
reset_property LOC [get_ports {tx_data_i[6]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[6]}]
reset_property PULLTYPE [get_ports {tx_data_i[6]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {tx_data_i[5]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {tx_data_i[5]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[5]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {tx_data_i[5]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {tx_data_i[5]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[5]}]
reset_property LOC [get_ports {tx_data_i[5]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[5]}]
reset_property PULLTYPE [get_ports {tx_data_i[5]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {tx_data_i[4]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {tx_data_i[4]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[4]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {tx_data_i[4]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {tx_data_i[4]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[4]}]
reset_property LOC [get_ports {tx_data_i[4]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[4]}]
reset_property PULLTYPE [get_ports {tx_data_i[4]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {tx_data_i[3]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {tx_data_i[3]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[3]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {tx_data_i[3]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {tx_data_i[3]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[3]}]
reset_property LOC [get_ports {tx_data_i[3]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[3]}]
reset_property PULLTYPE [get_ports {tx_data_i[3]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {tx_data_i[2]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {tx_data_i[2]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[2]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {tx_data_i[2]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {tx_data_i[2]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[2]}]
reset_property LOC [get_ports {tx_data_i[2]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[2]}]
reset_property PULLTYPE [get_ports {tx_data_i[2]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {tx_data_i[1]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {tx_data_i[1]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[1]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {tx_data_i[1]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {tx_data_i[1]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[1]}]
reset_property LOC [get_ports {tx_data_i[1]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[1]}]
reset_property PULLTYPE [get_ports {tx_data_i[1]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports {tx_data_i[0]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports {tx_data_i[0]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[0]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {tx_data_i[0]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {tx_data_i[0]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[0]}]
reset_property LOC [get_ports {tx_data_i[0]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[0]}]
reset_property PULLTYPE [get_ports {tx_data_i[0]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports rst_n]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports rst_n]
reset_property IBUF_LOW_PWR [get_ports rst_n]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports rst_n]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports rst_n]
reset_property IS_LOC_FIXED [get_ports rst_n]
reset_property LOC [get_ports rst_n]
reset_property OFFCHIP_TERM [get_ports rst_n]
reset_property PULLTYPE [get_ports rst_n]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports rxd]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports rxd]
reset_property IBUF_LOW_PWR [get_ports rxd]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports rxd]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports rxd]
reset_property IS_LOC_FIXED [get_ports rxd]
reset_property LOC [get_ports rxd]
reset_property OFFCHIP_TERM [get_ports rxd]
reset_property PULLTYPE [get_ports rxd]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports sys_clk]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports sys_clk]
reset_property IBUF_LOW_PWR [get_ports sys_clk]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports sys_clk]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports sys_clk]
reset_property IS_LOC_FIXED [get_ports sys_clk]
reset_property LOC [get_ports sys_clk]
reset_property OFFCHIP_TERM [get_ports sys_clk]
reset_property PULLTYPE [get_ports sys_clk]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports tx_ready]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports tx_ready]
reset_property IBUF_LOW_PWR [get_ports tx_ready]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports tx_ready]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports tx_ready]
reset_property IS_LOC_FIXED [get_ports tx_ready]
reset_property LOC [get_ports tx_ready]
reset_property OFFCHIP_TERM [get_ports tx_ready]
reset_property PULLTYPE [get_ports tx_ready]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DIFF_TERM [get_ports txd]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports txd]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property HD.TANDEM [get_ports txd]
reset_property IBUF_LOW_PWR [get_ports txd]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports txd]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports txd]
reset_property IS_LOC_FIXED [get_ports txd]
reset_property LOC [get_ports txd]
reset_property OFFCHIP_TERM [get_ports txd]
reset_property PULLTYPE [get_ports txd]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports txd]
INFO: [Vivado 12-527] Can not reset the SLEW property. It is not explicitly set as a constraint. The system is using the default value.
endgroup
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_apps.xdc]
Finished Parsing XDC File [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_apps.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 30 17:57:04 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 30 17:58:22 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 30 17:59:08 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/runme.log
reset_run impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 30 18:00:15 2020...
