// Seed: 2515244045
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input wand id_2,
    output uwire id_3,
    output tri id_4,
    input wor id_5,
    output supply1 id_6,
    output tri id_7,
    input tri0 id_8,
    output wire id_9,
    output wor id_10,
    output tri0 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input uwire id_14
    , id_16
);
  wire id_17, id_18;
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    input  wor  id_3,
    input  wire id_4,
    input  tri0 id_5,
    input  tri  id_6
    , id_9,
    input  wand id_7
);
  assign id_9 = (1 & 1);
  wire id_10;
  wire id_11;
  wire id_12, id_13;
  wire id_14, id_15;
  module_0(
      id_0, id_5, id_3, id_0, id_0, id_3, id_0, id_0, id_1, id_0, id_0, id_0, id_6, id_7, id_7
  );
endmodule
