

================================================================
== Synthesis Summary Report of 'fft'
================================================================
+ General Information: 
    * Date:           Fri Oct 21 21:44:58 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        hls_FFT_initial
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+------------+-----+
    |          Modules         | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |            |     |
    |          & Loops         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |     LUT    | URAM|
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+------------+-----+
    |+ fft                     |     -|  0.04|        -|          -|         -|        -|     -|        no|  2 (~0%)|  16 (7%)|  2776 (2%)|  6459 (12%)|    -|
    | + fft_Pipeline_Reverse   |     -|  0.79|     2050|  2.050e+04|         -|     2050|     -|        no|        -|        -|  1093 (1%)|   3525 (6%)|    -|
    |  o Reverse               |    II|  7.30|     2048|  2.048e+04|         2|        2|  1024|       yes|        -|        -|          -|           -|    -|
    | o stages                 |     -|  7.30|        -|          -|         -|        -|     -|        no|        -|        -|          -|           -|    -|
    |  o butterfly             |     -|  7.30|        -|          -|         -|        -|     -|        no|        -|        -|          -|           -|    -|
    |   + fft_Pipeline_DFTpts  |     -|  0.04|        -|          -|         -|        -|     -|        no|        -|  16 (7%)|  1547 (1%)|   2482 (4%)|    -|
    |    o DFTpts              |    II|  7.30|        -|          -|        25|        9|     -|       yes|        -|        -|          -|           -|    -|
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| X_I_address0 | 10       |
| X_I_address1 | 10       |
| X_I_d0       | 32       |
| X_I_d1       | 32       |
| X_I_q0       | 32       |
| X_I_q1       | 32       |
| X_R_address0 | 10       |
| X_R_address1 | 10       |
| X_R_d0       | 32       |
| X_R_d1       | 32       |
| X_R_q0       | 32       |
| X_R_q1       | 32       |
+--------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| X_R      | inout     | float*   |
| X_I      | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| X_R      | X_R_address0 | port    | offset   |
| X_R      | X_R_ce0      | port    |          |
| X_R      | X_R_we0      | port    |          |
| X_R      | X_R_d0       | port    |          |
| X_R      | X_R_q0       | port    |          |
| X_R      | X_R_address1 | port    | offset   |
| X_R      | X_R_ce1      | port    |          |
| X_R      | X_R_we1      | port    |          |
| X_R      | X_R_d1       | port    |          |
| X_R      | X_R_q1       | port    |          |
| X_I      | X_I_address0 | port    | offset   |
| X_I      | X_I_ce0      | port    |          |
| X_I      | X_I_we0      | port    |          |
| X_I      | X_I_d0       | port    |          |
| X_I      | X_I_q0       | port    |          |
| X_I      | X_I_address1 | port    | offset   |
| X_I      | X_I_ce1      | port    |          |
| X_I      | X_I_we1      | port    |          |
| X_I      | X_I_d1       | port    |          |
| X_I      | X_I_q1       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+-----------+------+---------+---------+
| Name                                     | DSP | Pragma | Variable  | Op   | Impl    | Latency |
+------------------------------------------+-----+--------+-----------+------+---------+---------+
| + fft                                    | 16  |        |           |      |         |         |
|   add_ln98_fu_181_p2                     | -   |        | add_ln98  | add  | fabric  | 0       |
|   mul_9s_9s_9_1_1_U18                    | -   |        | ret_V     | mul  | auto    | 0       |
|   stage_3_fu_196_p2                      | -   |        | stage_3   | add  | fabric  | 0       |
|  + fft_Pipeline_Reverse                  | 0   |        |           |      |         |         |
|    add_ln69_fu_129_p2                    | -   |        | add_ln69  | add  | fabric  | 0       |
|  + fft_Pipeline_DFTpts                   | 16  |        |           |      |         |         |
|    add_ln107_fu_212_p2                   | -   |        | add_ln107 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U5      | 3   |        | mul       | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U6      | 3   |        | mul1      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | temp_R    | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7      | 3   |        | mul2      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8      | 3   |        | mul3      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | temp_I    | fadd | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | sub       | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | sub1      | fadd | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add       | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | add1      | fadd | fulldsp | 4       |
|    add_ln104_fu_223_p2                   | -   |        | add_ln104 | add  | fabric  | 0       |
+------------------------------------------+-----+--------+-----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+------------+------+------+--------+----------+---------+------+---------+
| Name       | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------+------+------+--------+----------+---------+------+---------+
| + fft      | 2    | 0    |        |          |         |      |         |
|   W_real_U | 1    | -    |        | W_real   | rom_1p  | auto | 1       |
|   W_imag_U | 1    | -    |        | W_imag   | rom_1p  | auto | 1       |
+------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------------+------------------------------+-------------------------------------------------+
| Type       | Options                      | Location                                        |
+------------+------------------------------+-------------------------------------------------+
| dependence | variable=X_R intra WAW false | ../FFT/FFT/HLS/0_Initial/fft.cpp:65 in fft, X_R |
| dependence | variable=X_R inter RAW false | ../FFT/FFT/HLS/0_Initial/fft.cpp:66 in fft, X_R |
| dependence | variable=X_I intra WAW false | ../FFT/FFT/HLS/0_Initial/fft.cpp:67 in fft, X_I |
| dependence | variable=X_I inter RAW false | ../FFT/FFT/HLS/0_Initial/fft.cpp:68 in fft, X_I |
+------------+------------------------------+-------------------------------------------------+


