<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=9&amp;t=9247" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2012-08-24T23:39:41-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=9&amp;t=9247</id>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2012-08-24T23:39:41-07:00</updated>
<published>2012-08-24T23:39:41-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9247&amp;p=98606#p98606</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9247&amp;p=98606#p98606"/>
<title type="html"><![CDATA[Re: SxROM to SXROM Conversion]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9247&amp;p=98606#p98606"><![CDATA[
<div class="quotetitle">3gengames wrote:</div><div class="quotecontent"><br />ETA: Why does the board have a hex inverter on it on bootgods databse? Is it just to make sure on power down the 32KB SRAM doesn't get corrupted? Makes the /CE coming out of the MMC1 and makes it into just CE technically to stop power down corruption I'm guessing?<br /></div>The MMC1 was originally designed to use the 6264's +CE enable, which a 62256 doesn't have. The inverter just flips the sense of that line.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Fri Aug 24, 2012 11:39 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[3gengames]]></name></author>
<updated>2012-08-24T22:36:32-07:00</updated>
<published>2012-08-24T22:36:32-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9247&amp;p=98604#p98604</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9247&amp;p=98604#p98604"/>
<title type="html"><![CDATA[Re: SxROM to SXROM Conversion]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9247&amp;p=98604#p98604"><![CDATA[
Yes. Just put a 32KB SRAM in a SNROM board, then compare the data lines, fix any changed ones if necessary. Wire the 2 extra to the MMC1's specified CHR address lines (Should be the 3rd and 2nd highest A, although I don't know the order) and then just wire in your ROM. If it's a 512KB ROM, tie the highest MMC1 address line to the extra PRG-ROM. That should be about it, unless it's not just a SNROM with 32KB WRAM. <img src="http://forums.nesdev.com/images/smilies/icon_razz.gif" alt=":P" title="Razz" /><br /><br />ETA: Why does the board have a hex inverter on it on bootgods databse? Is it just to make sure on power down the 32KB SRAM doesn't get corrupted? Makes the /CE coming out of the MMC1 and makes it into just CE technically to stop power down corruption I'm guessing?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4311">3gengames</a> — Fri Aug 24, 2012 10:36 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[segertar]]></name></author>
<updated>2012-08-24T22:18:26-07:00</updated>
<published>2012-08-24T22:18:26-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9247&amp;p=98602#p98602</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9247&amp;p=98602#p98602"/>
<title type="html"><![CDATA[SxROM to SXROM Conversion]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9247&amp;p=98602#p98602"><![CDATA[
Is this possible?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5338">segertar</a> — Fri Aug 24, 2012 10:18 pm</p><hr />
]]></content>
</entry>
</feed>