// Seed: 520642935
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  logic id_8 = 1;
  wire  id_9;
  ;
  specify
    (id_10 => id_11) = 1;
    specparam id_12 = 1'd0;
  endspecify
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  xnor primCall (id_1, id_10, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  initial
    if (1) begin : LABEL_0
      release id_4;
    end
  logic id_11;
  wire  id_12;
  parameter id_13 = 1;
  logic id_14;
  wor   id_15 = -1;
endmodule
