

================================================================
== Vitis HLS Report for 'write_output_top_Pipeline_VITIS_LOOP_192_1'
================================================================
* Date:           Fri Jul 18 13:04:10 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1538|     1538|  15.380 us|  15.380 us|  1537|  1537|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_1  |     1536|     1536|         3|          3|          4|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     21|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     62|    -|
|Register         |        -|    -|      30|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      30|     83|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln192_fu_98_p2   |         +|   0|  0|  10|          10|           1|
    |icmp_ln192_fu_92_p2  |      icmp|   0|  0|  11|          10|          11|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  21|          20|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  17|          4|    1|          4|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|   10|         20|
    |gmem1_blk_n_W         |   9|          2|    1|          2|
    |i_fu_56               |   9|          2|   10|         20|
    |output_s_blk_n        |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  62|         14|   24|         50|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   3|   0|    3|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_fu_56                |  10|   0|   10|          0|
    |output_s_read_reg_130  |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  30|   0|   30|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  write_output_top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  write_output_top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  write_output_top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  write_output_top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  write_output_top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  write_output_top_Pipeline_VITIS_LOOP_192_1|  return value|
|m_axi_gmem1_0_AWVALID    |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWREADY    |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWADDR     |  out|   32|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWID       |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWLEN      |  out|   32|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE     |  out|    3|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWBURST    |  out|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK     |  out|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE    |  out|    4|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWPROT     |  out|    3|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWQOS      |  out|    4|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWREGION   |  out|    4|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWUSER     |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WVALID     |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WREADY     |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WDATA      |  out|   16|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WSTRB      |  out|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WLAST      |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WID        |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WUSER      |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARVALID    |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARREADY    |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARADDR     |  out|   32|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARID       |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARLEN      |  out|   32|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE     |  out|    3|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARBURST    |  out|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK     |  out|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE    |  out|    4|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARPROT     |  out|    3|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARQOS      |  out|    4|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARREGION   |  out|    4|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARUSER     |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RVALID     |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RREADY     |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RDATA      |   in|   16|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RLAST      |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RID        |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM   |   in|   11|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RUSER      |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RRESP      |   in|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_BVALID     |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_BREADY     |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_BRESP      |   in|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_BID        |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_BUSER      |   in|    1|       m_axi|                                       gmem1|       pointer|
|sext_ln192               |   in|   31|     ap_none|                                  sext_ln192|        scalar|
|output_s_dout            |   in|   16|     ap_fifo|                                    output_s|       pointer|
|output_s_empty_n         |   in|    1|     ap_fifo|                                    output_s|       pointer|
|output_s_read            |  out|    1|     ap_fifo|                                    output_s|       pointer|
|output_s_num_data_valid  |   in|   10|     ap_fifo|                                    output_s|       pointer|
|output_s_fifo_cap        |   in|   10|     ap_fifo|                                    output_s|       pointer|
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_layer.cpp:192]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln192_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln192"   --->   Operation 7 'read' 'sext_ln192_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln192_cast = sext i31 %sext_ln192_read"   --->   Operation 8 'sext' 'sext_ln192_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_s, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 512, void @empty_5, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln192 = store i10 0, i10 %i" [cnn_layer.cpp:192]   --->   Operation 11 'store' 'store_ln192' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc" [cnn_layer.cpp:192]   --->   Operation 12 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [cnn_layer.cpp:192]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.41ns)   --->   "%icmp_ln192 = icmp_eq  i10 %i_1, i10 512" [cnn_layer.cpp:192]   --->   Operation 14 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.41ns)   --->   "%add_ln192 = add i10 %i_1, i10 1" [cnn_layer.cpp:192]   --->   Operation 15 'add' 'add_ln192' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln192, void %for.inc.split, void %for.end.exitStub" [cnn_layer.cpp:192]   --->   Operation 16 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i32 %sext_ln192_cast" [cnn_layer.cpp:192]   --->   Operation 17 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln192 = store i10 %add_ln192, i10 %i" [cnn_layer.cpp:192]   --->   Operation 18 'store' 'store_ln192' <Predicate = (!icmp_ln192)> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln192)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 19 [1/1] ( I:3.41ns O:3.41ns )   --->   "%output_s_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %output_s" [cnn_layer.cpp:194]   --->   Operation 19 'read' 'output_s_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:193]   --->   Operation 20 'specpipeline' 'specpipeline_ln193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [cnn_layer.cpp:192]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [cnn_layer.cpp:192]   --->   Operation 22 'specloopname' 'specloopname_ln192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (7.30ns)   --->   "%write_ln194 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem1_addr, i16 %output_s_read, i2 3" [cnn_layer.cpp:194]   --->   Operation 23 'write' 'write_ln194' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc" [cnn_layer.cpp:192]   --->   Operation 24 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln192]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
sext_ln192_read         (read             ) [ 0000]
sext_ln192_cast         (sext             ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln192             (store            ) [ 0000]
br_ln192                (br               ) [ 0000]
i_1                     (load             ) [ 0000]
icmp_ln192              (icmp             ) [ 0100]
add_ln192               (add              ) [ 0000]
br_ln192                (br               ) [ 0000]
gmem1_addr              (getelementptr    ) [ 0011]
store_ln192             (store            ) [ 0000]
output_s_read           (read             ) [ 0001]
specpipeline_ln193      (specpipeline     ) [ 0000]
speclooptripcount_ln192 (speclooptripcount) [ 0000]
specloopname_ln192      (specloopname     ) [ 0000]
write_ln194             (write            ) [ 0000]
br_ln192                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln192">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln192"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sext_ln192_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="31" slack="0"/>
<pin id="62" dir="0" index="1" bw="31" slack="0"/>
<pin id="63" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln192_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="output_s_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_s_read/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln194_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="2"/>
<pin id="75" dir="0" index="2" bw="16" slack="1"/>
<pin id="76" dir="0" index="3" bw="1" slack="0"/>
<pin id="77" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln194/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln192_cast_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="31" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln192_cast/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln192_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_1_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln192_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="10" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln192/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln192_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="gmem1_addr_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln192_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/1 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="125" class="1005" name="gmem1_addr_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="2"/>
<pin id="127" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="130" class="1005" name="output_s_read_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="1"/>
<pin id="132" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_s_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="52" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="54" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="83"><net_src comp="60" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="80" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="98" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="56" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="121"><net_src comp="115" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="128"><net_src comp="104" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="133"><net_src comp="66" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="72" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {3 }
	Port: output_s | {}
 - Input state : 
	Port: write_output_top_Pipeline_VITIS_LOOP_192_1 : gmem1 | {}
	Port: write_output_top_Pipeline_VITIS_LOOP_192_1 : sext_ln192 | {1 }
	Port: write_output_top_Pipeline_VITIS_LOOP_192_1 : output_s | {2 }
  - Chain level:
	State 1
		store_ln192 : 1
		i_1 : 1
		icmp_ln192 : 2
		add_ln192 : 2
		br_ln192 : 3
		gmem1_addr : 1
		store_ln192 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln192_fu_92      |    0    |    10   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln192_fu_98      |    0    |    10   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln192_read_read_fu_60 |    0    |    0    |
|          |  output_s_read_read_fu_66  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln194_write_fu_72  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln192_cast_fu_80   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    20   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  gmem1_addr_reg_125 |   16   |
|      i_reg_115      |   10   |
|output_s_read_reg_130|   16   |
+---------------------+--------+
|        Total        |   42   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   20   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   42   |    -   |
+-----------+--------+--------+
|   Total   |   42   |   20   |
+-----------+--------+--------+
