// Seed: 285831403
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  module_0(
      id_4, id_4
  );
  if (id_1) assign id_4 = 1 && id_5;
  else wire id_6;
  wire id_7;
endmodule
module module_2;
  assign id_1 = 1;
  module_0(
      id_1, id_1
  );
endmodule
