{"Source Block": ["oh/elink/hdl/etx_io.v@157:168@HdlStmProcess", "\t`CYCLE7 : tx_data16[15:0]  <= srcaddr[15:0];       \n\tdefault  tx_data16[15:0] <= 16'b0;\n      endcase // case (tx_state[2:0])\n \t           \n   //Create frame signal\n   always @ (posedge tx_lclk_io)\n     tx_frame   <= (|tx_state[2:0]); \n      \n   //##############################################\n   //# Wait signal synchronization\n   //##############################################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[162, "   always @ (posedge tx_lclk_io)\n"], [163, "     tx_frame   <= (|tx_state[2:0]); \n"]], "Add": []}}