module top_module( 
    input [2:0] a,
    input [2:0] b,
    output [2:0] out_or_bitwise,
    output out_or_logical,
    output [5:0] out_not
);
    // Compute the bitwise OR of a and b.
    assign out_or_bitwise = a | b;

    // Compute the logical OR of a and b.
    // The reduction OR operator (|) reduces a vector to a 1-bit result indicating if any bit is high.
    // Thus, if either a or b has any bit set, the logical OR of them will be high.
    assign out_or_logical = (|a) || (|b);

    // Compute the inverse (NOT) of both vectors.
    // out_not[5:3] should hold the inverse of b, and out_not[2:0] should hold the inverse of a.
    assign out_not[5:3] = ~b;
    assign out_not[2:0] = ~a;

endmodule