# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do memory_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/regFile {C:/Users/delij/Documents/ECE 3710/ECE-3710/regFile/hexTo7Seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:52 on Sep 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/regFile" C:/Users/delij/Documents/ECE 3710/ECE-3710/regFile/hexTo7Seg.v 
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	hexTo7Seg
# End time: 12:46:52 on Sep 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/memory {C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:52 on Sep 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/memory" C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v 
# -- Compiling module memory_fsm
# 
# Top level modules:
# 	memory_fsm
# End time: 12:46:52 on Sep 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/memory {C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:52 on Sep 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/memory" C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:46:52 on Sep 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/memory {C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:52 on Sep 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/memory" C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v 
# -- Compiling module memory_fsm
# 
# Top level modules:
# 	memory_fsm
# End time: 12:46:52 on Sep 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  memory_fsm
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" memory_fsm 
# Start time: 12:46:52 on Sep 27,2018
# Loading work.memory_fsm
# Loading work.memory
# Loading work.hexTo7Seg
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "memory.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory.v(18)
#    Time: 0 ps  Iteration: 0  Instance: /memory_fsm/m
# ** Note: $finish    : C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v(60)
#    Time: 220 ns  Iteration: 0  Instance: /memory_fsm
# 1
# Break in Module memory_fsm at C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v line 60
# End time: 12:50:02 on Sep 27,2018, Elapsed time: 0:03:10
# Errors: 0, Warnings: 1
