/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2021 - 2023, Shanghai Yunsilicon Technology Co., Ltd.
 * All rights reserved.
 */

#ifndef _HIF_IRQ_CSR_DEFINES_H_
#define _HIF_IRQ_CSR_DEFINES_H_

#define HIF_IRQ_SOFT_RESET_REG_ADDR   0xa1100000
#define HIF_IRQ_SOFT_RESET_REG_WIDTH  32
#define HIF_IRQ_SOFT_RESET_REG_LENGTH 32
#define HIF_IRQ_SOFT_RESET_REG_SOFT_RESET_MASK  0x1
#define HIF_IRQ_SOFT_RESET_REG_SOFT_RESET_SHIFT 0
#define HIF_IRQ_SOFT_RESET_REG_SOFT_RESET_WIDTH 1
#define HIF_IRQ_SOFT_RESET_REG_SOFT_RESET_MAX_VAL 0x1
#define HIF_IRQ_SOFT_RESET_REG_SOFT_RESET_MIN_VAL 0x0

#define HIF_IRQ_SCRATCH_PAD_REG_ADDR   0xa110000c
#define HIF_IRQ_SCRATCH_PAD_REG_WIDTH  32
#define HIF_IRQ_SCRATCH_PAD_REG_LENGTH 32
#define HIF_IRQ_SCRATCH_PAD_REG_SCRATCH_PAD_MASK  0xffffffff
#define HIF_IRQ_SCRATCH_PAD_REG_SCRATCH_PAD_SHIFT 0
#define HIF_IRQ_SCRATCH_PAD_REG_SCRATCH_PAD_WIDTH 32
#define HIF_IRQ_SCRATCH_PAD_REG_SCRATCH_PAD_MAX_VAL 0xffffffff
#define HIF_IRQ_SCRATCH_PAD_REG_SCRATCH_PAD_MIN_VAL 0x0

#define HIF_IRQ_CSR_ERR_FLAG_REG_ADDR   0xa1100010
#define HIF_IRQ_CSR_ERR_FLAG_REG_WIDTH  32
#define HIF_IRQ_CSR_ERR_FLAG_REG_LENGTH 32
#define HIF_IRQ_CSR_ERR_FLAG_REG_CSR_ERR_FLAG_MASK  0x1
#define HIF_IRQ_CSR_ERR_FLAG_REG_CSR_ERR_FLAG_SHIFT 0
#define HIF_IRQ_CSR_ERR_FLAG_REG_CSR_ERR_FLAG_WIDTH 1

#define HIF_IRQ_CSR_ERR_ADDR_REG_ADDR   0xa1100014
#define HIF_IRQ_CSR_ERR_ADDR_REG_WIDTH  32
#define HIF_IRQ_CSR_ERR_ADDR_REG_LENGTH 32
#define HIF_IRQ_CSR_ERR_ADDR_REG_CSR_ERR_ADDR_MASK  0xffffffff
#define HIF_IRQ_CSR_ERR_ADDR_REG_CSR_ERR_ADDR_SHIFT 0
#define HIF_IRQ_CSR_ERR_ADDR_REG_CSR_ERR_ADDR_WIDTH 32

#define HIF_IRQ_CSR_ERR_LEN_REG_ADDR   0xa1100018
#define HIF_IRQ_CSR_ERR_LEN_REG_WIDTH  32
#define HIF_IRQ_CSR_ERR_LEN_REG_LENGTH 32
#define HIF_IRQ_CSR_ERR_LEN_REG_CSR_ERR_LEN_MASK  0x3ff
#define HIF_IRQ_CSR_ERR_LEN_REG_CSR_ERR_LEN_SHIFT 0
#define HIF_IRQ_CSR_ERR_LEN_REG_CSR_ERR_LEN_WIDTH 10

#define HIF_IRQ_CSR_ERR_TYPE_REG_ADDR   0xa110001c
#define HIF_IRQ_CSR_ERR_TYPE_REG_WIDTH  32
#define HIF_IRQ_CSR_ERR_TYPE_REG_LENGTH 32
#define HIF_IRQ_CSR_ERR_TYPE_REG_CSR_CMD_ERR_TYPE_MASK  0x1
#define HIF_IRQ_CSR_ERR_TYPE_REG_CSR_CMD_ERR_TYPE_SHIFT 0
#define HIF_IRQ_CSR_ERR_TYPE_REG_CSR_CMD_ERR_TYPE_WIDTH 1
#define HIF_IRQ_CSR_ERR_TYPE_REG_CSR_LEN_ERR_TYPE_MASK  0x6
#define HIF_IRQ_CSR_ERR_TYPE_REG_CSR_LEN_ERR_TYPE_SHIFT 1
#define HIF_IRQ_CSR_ERR_TYPE_REG_CSR_LEN_ERR_TYPE_WIDTH 2
#define HIF_IRQ_CSR_ERR_TYPE_REG_CSR_ADDR_ERR_TYPE_MASK  0x8
#define HIF_IRQ_CSR_ERR_TYPE_REG_CSR_ADDR_ERR_TYPE_SHIFT 3
#define HIF_IRQ_CSR_ERR_TYPE_REG_CSR_ADDR_ERR_TYPE_WIDTH 1

#define HIF_IRQ_TOP_INT_SUM_MSIX_REG_ADDR   0xa1100020
#define HIF_IRQ_TOP_INT_SUM_MSIX_REG_WIDTH  32
#define HIF_IRQ_TOP_INT_SUM_MSIX_REG_LENGTH 32
#define HIF_IRQ_TOP_INT_SUM_MSIX_REG_TOP_INT_SUM_MSIX_VECTOR_ID_MASK  0xfff
#define HIF_IRQ_TOP_INT_SUM_MSIX_REG_TOP_INT_SUM_MSIX_VECTOR_ID_SHIFT 0
#define HIF_IRQ_TOP_INT_SUM_MSIX_REG_TOP_INT_SUM_MSIX_VECTOR_ID_WIDTH 12
#define HIF_IRQ_TOP_INT_SUM_MSIX_REG_TOP_INT_SUM_MSIX_VECTOR_ID_MAX_VAL 0xfff
#define HIF_IRQ_TOP_INT_SUM_MSIX_REG_TOP_INT_SUM_MSIX_VECTOR_ID_MIN_VAL 0x0
#define HIF_IRQ_TOP_INT_SUM_MSIX_REG_TOP_INT_SUM_MSIX_EN_MASK  0x1000
#define HIF_IRQ_TOP_INT_SUM_MSIX_REG_TOP_INT_SUM_MSIX_EN_SHIFT 12
#define HIF_IRQ_TOP_INT_SUM_MSIX_REG_TOP_INT_SUM_MSIX_EN_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_MSIX_REG_TOP_INT_SUM_MSIX_EN_MAX_VAL 0x1
#define HIF_IRQ_TOP_INT_SUM_MSIX_REG_TOP_INT_SUM_MSIX_EN_MIN_VAL 0x0

#define HIF_IRQ_PCIE2HIF_PCIE0_MSG_INT_MSIX_REG_ADDR   0xa1100024
#define HIF_IRQ_PCIE2HIF_PCIE0_MSG_INT_MSIX_REG_WIDTH  32
#define HIF_IRQ_PCIE2HIF_PCIE0_MSG_INT_MSIX_REG_LENGTH 32
#define HIF_IRQ_PCIE2HIF_PCIE0_MSG_INT_MSIX_REG_PCIE2HIF_PCIE0_MSG_INT_MSIX_VECTOR_ID_MASK  0xfff
#define HIF_IRQ_PCIE2HIF_PCIE0_MSG_INT_MSIX_REG_PCIE2HIF_PCIE0_MSG_INT_MSIX_VECTOR_ID_SHIFT 0
#define HIF_IRQ_PCIE2HIF_PCIE0_MSG_INT_MSIX_REG_PCIE2HIF_PCIE0_MSG_INT_MSIX_VECTOR_ID_WIDTH 12
#define HIF_IRQ_PCIE2HIF_PCIE0_MSG_INT_MSIX_REG_PCIE2HIF_PCIE0_MSG_INT_MSIX_VECTOR_ID_MAX_VAL 0xfff
#define HIF_IRQ_PCIE2HIF_PCIE0_MSG_INT_MSIX_REG_PCIE2HIF_PCIE0_MSG_INT_MSIX_VECTOR_ID_MIN_VAL 0x0
#define HIF_IRQ_PCIE2HIF_PCIE0_MSG_INT_MSIX_REG_PCIE2HIF_PCIE0_MSG_INT_MSIX_EN_MASK  0x1000
#define HIF_IRQ_PCIE2HIF_PCIE0_MSG_INT_MSIX_REG_PCIE2HIF_PCIE0_MSG_INT_MSIX_EN_SHIFT 12
#define HIF_IRQ_PCIE2HIF_PCIE0_MSG_INT_MSIX_REG_PCIE2HIF_PCIE0_MSG_INT_MSIX_EN_WIDTH 1
#define HIF_IRQ_PCIE2HIF_PCIE0_MSG_INT_MSIX_REG_PCIE2HIF_PCIE0_MSG_INT_MSIX_EN_MAX_VAL 0x1
#define HIF_IRQ_PCIE2HIF_PCIE0_MSG_INT_MSIX_REG_PCIE2HIF_PCIE0_MSG_INT_MSIX_EN_MIN_VAL 0x0

#define HIF_IRQ_PCIE2HIF_PCIE1_MSG_INT_MSIX_REG_ADDR   0xa1100028
#define HIF_IRQ_PCIE2HIF_PCIE1_MSG_INT_MSIX_REG_WIDTH  32
#define HIF_IRQ_PCIE2HIF_PCIE1_MSG_INT_MSIX_REG_LENGTH 32
#define HIF_IRQ_PCIE2HIF_PCIE1_MSG_INT_MSIX_REG_PCIE2HIF_PCIE1_MSG_INT_MSIX_VECTOR_ID_MASK  0xfff
#define HIF_IRQ_PCIE2HIF_PCIE1_MSG_INT_MSIX_REG_PCIE2HIF_PCIE1_MSG_INT_MSIX_VECTOR_ID_SHIFT 0
#define HIF_IRQ_PCIE2HIF_PCIE1_MSG_INT_MSIX_REG_PCIE2HIF_PCIE1_MSG_INT_MSIX_VECTOR_ID_WIDTH 12
#define HIF_IRQ_PCIE2HIF_PCIE1_MSG_INT_MSIX_REG_PCIE2HIF_PCIE1_MSG_INT_MSIX_VECTOR_ID_MAX_VAL 0xfff
#define HIF_IRQ_PCIE2HIF_PCIE1_MSG_INT_MSIX_REG_PCIE2HIF_PCIE1_MSG_INT_MSIX_VECTOR_ID_MIN_VAL 0x0
#define HIF_IRQ_PCIE2HIF_PCIE1_MSG_INT_MSIX_REG_PCIE2HIF_PCIE1_MSG_INT_MSIX_EN_MASK  0x1000
#define HIF_IRQ_PCIE2HIF_PCIE1_MSG_INT_MSIX_REG_PCIE2HIF_PCIE1_MSG_INT_MSIX_EN_SHIFT 12
#define HIF_IRQ_PCIE2HIF_PCIE1_MSG_INT_MSIX_REG_PCIE2HIF_PCIE1_MSG_INT_MSIX_EN_WIDTH 1
#define HIF_IRQ_PCIE2HIF_PCIE1_MSG_INT_MSIX_REG_PCIE2HIF_PCIE1_MSG_INT_MSIX_EN_MAX_VAL 0x1
#define HIF_IRQ_PCIE2HIF_PCIE1_MSG_INT_MSIX_REG_PCIE2HIF_PCIE1_MSG_INT_MSIX_EN_MIN_VAL 0x0

#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_ADDR   0xa1100030
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_WIDTH  32
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_LENGTH 32
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_SIZE   2
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_STRIDE 0x4
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_PIO2IRQ_PIO_REQ_INT_MSIX_VECTOR_ID_MASK  0xfff
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_PIO2IRQ_PIO_REQ_INT_MSIX_VECTOR_ID_SHIFT 0
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_PIO2IRQ_PIO_REQ_INT_MSIX_VECTOR_ID_WIDTH 12
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_PIO2IRQ_PIO_REQ_INT_MSIX_VECTOR_ID_MAX_VAL 0xfff
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_PIO2IRQ_PIO_REQ_INT_MSIX_VECTOR_ID_MIN_VAL 0x0
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_PIO2IRQ_PIO_REQ_INT_MSIX_EN_MASK  0x1000
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_PIO2IRQ_PIO_REQ_INT_MSIX_EN_SHIFT 12
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_PIO2IRQ_PIO_REQ_INT_MSIX_EN_WIDTH 1
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_PIO2IRQ_PIO_REQ_INT_MSIX_EN_MAX_VAL 0x1
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_MSIX_REG_PIO2IRQ_PIO_REQ_INT_MSIX_EN_MIN_VAL 0x0

#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_REG_ADDR   0xa1100038
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_REG_WIDTH  32
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_REG_LENGTH 32
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_REG_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_VECTOR_ID_MASK  0xfff
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_REG_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_VECTOR_ID_SHIFT 0
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_REG_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_VECTOR_ID_WIDTH 12
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_REG_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_VECTOR_ID_MAX_VAL 0xfff
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_REG_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_VECTOR_ID_MIN_VAL 0x0
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_REG_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_EN_MASK  0x1000
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_REG_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_EN_SHIFT 12
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_REG_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_EN_WIDTH 1
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_REG_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_EN_MAX_VAL 0x1
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_REG_CMDQM2IRQ_CMDQ_REQ_INT_MSIX_EN_MIN_VAL 0x0

#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_ADDR   0xa1100040
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_WIDTH  32
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_LENGTH 32
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_SIZE   2
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_STRIDE 0x4
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_CMDQM2IRQ_DMA_RX_INT_MSIX_VECTOR_ID_MASK  0xfff
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_CMDQM2IRQ_DMA_RX_INT_MSIX_VECTOR_ID_SHIFT 0
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_CMDQM2IRQ_DMA_RX_INT_MSIX_VECTOR_ID_WIDTH 12
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_CMDQM2IRQ_DMA_RX_INT_MSIX_VECTOR_ID_MAX_VAL 0xfff
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_CMDQM2IRQ_DMA_RX_INT_MSIX_VECTOR_ID_MIN_VAL 0x0
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_CMDQM2IRQ_DMA_RX_INT_MSIX_EN_MASK  0x1000
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_CMDQM2IRQ_DMA_RX_INT_MSIX_EN_SHIFT 12
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_CMDQM2IRQ_DMA_RX_INT_MSIX_EN_WIDTH 1
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_CMDQM2IRQ_DMA_RX_INT_MSIX_EN_MAX_VAL 0x1
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_MSIX_REG_CMDQM2IRQ_DMA_RX_INT_MSIX_EN_MIN_VAL 0x0

#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_ADDR   0xa1100048
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_WIDTH  32
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_LENGTH 32
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_SIZE   2
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_STRIDE 0x4
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_CMDQM2IRQ_DMA_TX_INT_MSIX_VECTOR_ID_MASK  0xfff
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_CMDQM2IRQ_DMA_TX_INT_MSIX_VECTOR_ID_SHIFT 0
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_CMDQM2IRQ_DMA_TX_INT_MSIX_VECTOR_ID_WIDTH 12
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_CMDQM2IRQ_DMA_TX_INT_MSIX_VECTOR_ID_MAX_VAL 0xfff
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_CMDQM2IRQ_DMA_TX_INT_MSIX_VECTOR_ID_MIN_VAL 0x0
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_CMDQM2IRQ_DMA_TX_INT_MSIX_EN_MASK  0x1000
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_CMDQM2IRQ_DMA_TX_INT_MSIX_EN_SHIFT 12
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_CMDQM2IRQ_DMA_TX_INT_MSIX_EN_WIDTH 1
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_CMDQM2IRQ_DMA_TX_INT_MSIX_EN_MAX_VAL 0x1
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_MSIX_REG_CMDQM2IRQ_DMA_TX_INT_MSIX_EN_MIN_VAL 0x0

#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_ADDR   0xa1100050
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_WIDTH  32
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_LENGTH 32
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_TBL2IRQ_TBL_RD_DONE_INT_MSIX_VECTOR_ID_MASK  0xfff
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_TBL2IRQ_TBL_RD_DONE_INT_MSIX_VECTOR_ID_SHIFT 0
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_TBL2IRQ_TBL_RD_DONE_INT_MSIX_VECTOR_ID_WIDTH 12
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_TBL2IRQ_TBL_RD_DONE_INT_MSIX_VECTOR_ID_MAX_VAL \
		0xfff
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_TBL2IRQ_TBL_RD_DONE_INT_MSIX_VECTOR_ID_MIN_VAL 0x0
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_TBL2IRQ_TBL_RD_DONE_INT_MSIX_EN_MASK  0x1000
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_TBL2IRQ_TBL_RD_DONE_INT_MSIX_EN_SHIFT 12
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_TBL2IRQ_TBL_RD_DONE_INT_MSIX_EN_WIDTH 1
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_TBL2IRQ_TBL_RD_DONE_INT_MSIX_EN_MAX_VAL 0x1
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_TBL2IRQ_TBL_RD_DONE_INT_MSIX_EN_MIN_VAL 0x0

#define HIF_IRQ_BUBBLE_INSERT_TH_REG_ADDR   0xa1100054
#define HIF_IRQ_BUBBLE_INSERT_TH_REG_WIDTH  32
#define HIF_IRQ_BUBBLE_INSERT_TH_REG_LENGTH 32
#define HIF_IRQ_BUBBLE_INSERT_TH_REG_BUBBLE_INSERT_TH_MASK  0xffff
#define HIF_IRQ_BUBBLE_INSERT_TH_REG_BUBBLE_INSERT_TH_SHIFT 0
#define HIF_IRQ_BUBBLE_INSERT_TH_REG_BUBBLE_INSERT_TH_WIDTH 16
#define HIF_IRQ_BUBBLE_INSERT_TH_REG_BUBBLE_INSERT_TH_MAX_VAL 0xffff
#define HIF_IRQ_BUBBLE_INSERT_TH_REG_BUBBLE_INSERT_TH_MIN_VAL 0x0

#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_ADDR   0xa1100058
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_WIDTH  32
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_LENGTH 32
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_PCIE0_INT_SUM_STS_MASK  0x1
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_PCIE0_INT_SUM_STS_SHIFT 0
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_PCIE0_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_PCIE1_INT_SUM_STS_MASK  0x2
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_PCIE1_INT_SUM_STS_SHIFT 1
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_PCIE1_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_NIF_INT_SUM_STS_MASK  0x4
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_NIF_INT_SUM_STS_SHIFT 2
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_NIF_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_EPP_INT_SUM_STS_MASK  0x8
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_EPP_INT_SUM_STS_SHIFT 3
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_EPP_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_IPP_INT_SUM_STS_MASK  0x10
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_IPP_INT_SUM_STS_SHIFT 4
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_IPP_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_TPE_INT_SUM_STS_MASK  0x20
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_TPE_INT_SUM_STS_SHIFT 5
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_TPE_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_TM_INT_SUM_STS_MASK  0x40
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_TM_INT_SUM_STS_SHIFT 6
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_TM_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_HIF_INT_SUM_STS_MASK  0x80
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_HIF_INT_SUM_STS_SHIFT 7
#define HIF_IRQ_TOP_INT_SUM_STATUS_REG_TOP_HIF_INT_SUM_STS_WIDTH 1

#define HIF_IRQ_TOP_INT_SUM_MASK_REG_ADDR   0xa110005c
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_WIDTH  32
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_LENGTH 32
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_PCIE0_INT_SUM_MASK_MASK  0x1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_PCIE0_INT_SUM_MASK_SHIFT 0
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_PCIE0_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_PCIE0_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_PCIE0_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_PCIE1_INT_SUM_MASK_MASK  0x2
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_PCIE1_INT_SUM_MASK_SHIFT 1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_PCIE1_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_PCIE1_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_PCIE1_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_NIF_INT_SUM_MASK_MASK  0x4
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_NIF_INT_SUM_MASK_SHIFT 2
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_NIF_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_NIF_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_NIF_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_EPP_INT_SUM_MASK_MASK  0x8
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_EPP_INT_SUM_MASK_SHIFT 3
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_EPP_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_EPP_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_EPP_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_IPP_INT_SUM_MASK_MASK  0x10
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_IPP_INT_SUM_MASK_SHIFT 4
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_IPP_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_IPP_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_IPP_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_TPE_INT_SUM_MASK_MASK  0x20
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_TPE_INT_SUM_MASK_SHIFT 5
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_TPE_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_TPE_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_TPE_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_TM_INT_SUM_MASK_MASK  0x40
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_TM_INT_SUM_MASK_SHIFT 6
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_TM_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_TM_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_TM_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_HIF_INT_SUM_MASK_MASK  0x80
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_HIF_INT_SUM_MASK_SHIFT 7
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_HIF_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_HIF_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TOP_INT_SUM_MASK_REG_TOP_HIF_INT_SUM_MASK_MIN_VAL 0x0

#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_ADDR   0xa1100060
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_WIDTH  32
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_LENGTH 32
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_CPM_INT_SUM_STS_MASK  0x1
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_CPM_INT_SUM_STS_SHIFT 0
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_CPM_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_PIO_INT_SUM_STS_MASK  0x2
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_PIO_INT_SUM_STS_SHIFT 1
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_PIO_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_ADPT_INT_SUM_STS_MASK  0x4
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_ADPT_INT_SUM_STS_SHIFT 2
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_ADPT_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_TBL_INT_SUM_STS_MASK  0x8
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_TBL_INT_SUM_STS_SHIFT 3
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_TBL_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_CMDQM_INT_SUM_STS_MASK  0x10
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_CMDQM_INT_SUM_STS_SHIFT 4
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_CMDQM_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_IRQ_INT_SUM_STS_MASK  0x20
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_IRQ_INT_SUM_STS_SHIFT 5
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_IRQ_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_NOC_INT_SUM_STS_MASK  0x40
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_NOC_INT_SUM_STS_SHIFT 6
#define HIF_IRQ_HIF_INT_SUM_STATUS_REG_HIF_NOC_INT_SUM_STS_WIDTH 1

#define HIF_IRQ_HIF_INT_SUM_MASK_REG_ADDR   0xa1100064
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_WIDTH  32
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_LENGTH 32
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_CPM_INT_SUM_MASK_MASK  0x1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_CPM_INT_SUM_MASK_SHIFT 0
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_CPM_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_CPM_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_CPM_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_PIO_INT_SUM_MASK_MASK  0x2
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_PIO_INT_SUM_MASK_SHIFT 1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_PIO_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_PIO_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_PIO_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_ADPT_INT_SUM_MASK_MASK  0x4
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_ADPT_INT_SUM_MASK_SHIFT 2
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_ADPT_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_ADPT_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_ADPT_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_TBL_INT_SUM_MASK_MASK  0x8
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_TBL_INT_SUM_MASK_SHIFT 3
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_TBL_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_TBL_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_TBL_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_CMDQM_INT_SUM_MASK_MASK  0x10
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_CMDQM_INT_SUM_MASK_SHIFT 4
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_CMDQM_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_CMDQM_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_CMDQM_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_IRQ_INT_SUM_MASK_MASK  0x20
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_IRQ_INT_SUM_MASK_SHIFT 5
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_IRQ_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_IRQ_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_IRQ_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_NOC_INT_SUM_MASK_MASK  0x40
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_NOC_INT_SUM_MASK_SHIFT 6
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_NOC_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_NOC_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_HIF_INT_SUM_MASK_REG_HIF_NOC_INT_SUM_MASK_MIN_VAL 0x0

#define HIF_IRQ_TM_INT_SUM_STATUS_REG_ADDR   0xa1100068
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_WIDTH  32
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_LENGTH 32
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_MTR_INT_SUM_STS_MASK  0x1
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_MTR_INT_SUM_STS_SHIFT 0
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_MTR_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_QMU_INT_SUM_STS_MASK  0x2
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_QMU_INT_SUM_STS_SHIFT 1
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_QMU_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_FRG_INT_SUM_STS_MASK  0x4
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_FRG_INT_SUM_STS_SHIFT 2
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_FRG_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_PDB_INT_SUM_STS_MASK  0x8
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_PDB_INT_SUM_STS_SHIFT 3
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_PDB_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_PRA_INT_SUM_STS_MASK  0x10
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_PRA_INT_SUM_STS_SHIFT 4
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_PRA_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_SCA_INT_SUM_STS_MASK  0x20
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_SCA_INT_SUM_STS_SHIFT 5
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_SCA_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_OCA_INT_SUM_STS_MASK  0x40
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_OCA_INT_SUM_STS_SHIFT 6
#define HIF_IRQ_TM_INT_SUM_STATUS_REG_TM_OCA_INT_SUM_STS_WIDTH 1

#define HIF_IRQ_TM_INT_SUM_MASK_REG_ADDR   0xa110006c
#define HIF_IRQ_TM_INT_SUM_MASK_REG_WIDTH  32
#define HIF_IRQ_TM_INT_SUM_MASK_REG_LENGTH 32
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_MTR_INT_SUM_MASK_MASK  0x1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_MTR_INT_SUM_MASK_SHIFT 0
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_MTR_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_MTR_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_MTR_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_QMU_INT_SUM_MASK_MASK  0x2
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_QMU_INT_SUM_MASK_SHIFT 1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_QMU_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_QMU_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_QMU_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_FRG_INT_SUM_MASK_MASK  0x4
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_FRG_INT_SUM_MASK_SHIFT 2
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_FRG_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_FRG_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_FRG_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_PDB_INT_SUM_MASK_MASK  0x8
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_PDB_INT_SUM_MASK_SHIFT 3
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_PDB_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_PDB_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_PDB_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_PRA_INT_SUM_MASK_MASK  0x10
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_PRA_INT_SUM_MASK_SHIFT 4
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_PRA_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_PRA_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_PRA_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_SCA_INT_SUM_MASK_MASK  0x20
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_SCA_INT_SUM_MASK_SHIFT 5
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_SCA_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_SCA_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_SCA_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_OCA_INT_SUM_MASK_MASK  0x40
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_OCA_INT_SUM_MASK_SHIFT 6
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_OCA_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_OCA_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TM_INT_SUM_MASK_REG_TM_OCA_INT_SUM_MASK_MIN_VAL 0x0

#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_ADDR   0xa1100070
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_WIDTH  32
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_LENGTH 32
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_MMC_INT_SUM_STS_MASK  0x1
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_MMC_INT_SUM_STS_SHIFT 0
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_MMC_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_QPM_INT_SUM_STS_MASK  0x2
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_QPM_INT_SUM_STS_SHIFT 1
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_QPM_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_SV_INT_SUM_STS_MASK  0x4
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_SV_INT_SUM_STS_SHIFT 2
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_SV_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_MER_INT_SUM_STS_MASK  0x8
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_MER_INT_SUM_STS_SHIFT 3
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_MER_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_TOP_INT_SUM_STS_MASK  0x10
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_TOP_INT_SUM_STS_SHIFT 4
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_TOP_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_CRDT_INT_SUM_STS_MASK  0x20
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_CRDT_INT_SUM_STS_SHIFT 5
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_CRDT_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_MET_INT_SUM_STS_MASK  0x40
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_MET_INT_SUM_STS_SHIFT 6
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_MET_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_SHAP_INT_SUM_STS_MASK  0x80
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_SHAP_INT_SUM_STS_SHIFT 7
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_SHAP_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_MA_INT_SUM_STS_MASK  0x100
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_MA_INT_SUM_STS_SHIFT 8
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_MA_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_CEM_INT_SUM_STS_MASK  0x200
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_CEM_INT_SUM_STS_SHIFT 9
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_CEM_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_PET_INT_SUM_STS_MASK  0x400
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_PET_INT_SUM_STS_SHIFT 10
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_PET_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_PG_INT_SUM_STS_MASK  0x800
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_PG_INT_SUM_STS_SHIFT 11
#define HIF_IRQ_TPE_INT_SUM_STATUS_REG_TPE_PG_INT_SUM_STS_WIDTH 1

#define HIF_IRQ_TPE_INT_SUM_MASK_REG_ADDR   0xa1100074
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_WIDTH  32
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_LENGTH 32
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MMC_INT_SUM_MASK_MASK  0x1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MMC_INT_SUM_MASK_SHIFT 0
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MMC_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MMC_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MMC_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_QPM_INT_SUM_MASK_MASK  0x2
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_QPM_INT_SUM_MASK_SHIFT 1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_QPM_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_QPM_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_QPM_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_SV_INT_SUM_MASK_MASK  0x4
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_SV_INT_SUM_MASK_SHIFT 2
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_SV_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_SV_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_SV_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MER_INT_SUM_MASK_MASK  0x8
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MER_INT_SUM_MASK_SHIFT 3
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MER_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MER_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MER_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_TOP_INT_SUM_MASK_MASK  0x10
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_TOP_INT_SUM_MASK_SHIFT 4
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_TOP_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_TOP_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_TOP_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_CRDT_INT_SUM_MASK_MASK  0x20
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_CRDT_INT_SUM_MASK_SHIFT 5
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_CRDT_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_CRDT_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_CRDT_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MET_INT_SUM_MASK_MASK  0x40
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MET_INT_SUM_MASK_SHIFT 6
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MET_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MET_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MET_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_SHAP_INT_SUM_MASK_MASK  0x80
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_SHAP_INT_SUM_MASK_SHIFT 7
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_SHAP_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_SHAP_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_SHAP_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MA_INT_SUM_MASK_MASK  0x100
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MA_INT_SUM_MASK_SHIFT 8
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MA_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MA_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_MA_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_CEM_INT_SUM_MASK_MASK  0x200
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_CEM_INT_SUM_MASK_SHIFT 9
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_CEM_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_CEM_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_CEM_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_PET_INT_SUM_MASK_MASK  0x400
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_PET_INT_SUM_MASK_SHIFT 10
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_PET_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_PET_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_PET_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_PG_INT_SUM_MASK_MASK  0x800
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_PG_INT_SUM_MASK_SHIFT 11
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_PG_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_PG_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_TPE_INT_SUM_MASK_REG_TPE_PG_INT_SUM_MASK_MIN_VAL 0x0

#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_ADDR   0xa1100078
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_WIDTH  32
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_LENGTH 32
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_EM_INT_SUM_STS_MASK  0x1
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_EM_INT_SUM_STS_SHIFT 0
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_EM_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_STAT_INT_SUM_STS_MASK  0x2
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_STAT_INT_SUM_STS_SHIFT 1
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_STAT_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_CLSF_DMA_INT_SUM_STS_MASK  0x4
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_CLSF_DMA_INT_SUM_STS_SHIFT 2
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_CLSF_DMA_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_DIR_INT_SUM_STS_MASK  0x8
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_DIR_INT_SUM_STS_SHIFT 3
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_DIR_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_TCAM_INT_SUM_STS_MASK  0x10
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_TCAM_INT_SUM_STS_SHIFT 4
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_TCAM_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_CLSF_CTRL_INT_SUM_STS_MASK  0x20
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_CLSF_CTRL_INT_SUM_STS_SHIFT 5
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_CLSF_CTRL_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_PRS_INT_SUM_STS_MASK  0x40
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_PRS_INT_SUM_STS_SHIFT 6
#define HIF_IRQ_IPP_INT_SUM_STATUS_REG_IPP_PRS_INT_SUM_STS_WIDTH 1

#define HIF_IRQ_IPP_INT_SUM_MASK_REG_ADDR   0xa110007c
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_WIDTH  32
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_LENGTH 32
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_EM_INT_SUM_MASK_MASK  0x1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_EM_INT_SUM_MASK_SHIFT 0
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_EM_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_EM_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_EM_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_STAT_INT_SUM_MASK_MASK  0x2
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_STAT_INT_SUM_MASK_SHIFT 1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_STAT_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_STAT_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_STAT_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_CLSF_DMA_INT_SUM_MASK_MASK  0x4
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_CLSF_DMA_INT_SUM_MASK_SHIFT 2
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_CLSF_DMA_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_CLSF_DMA_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_CLSF_DMA_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_DIR_INT_SUM_MASK_MASK  0x8
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_DIR_INT_SUM_MASK_SHIFT 3
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_DIR_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_DIR_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_DIR_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_TCAM_INT_SUM_MASK_MASK  0x10
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_TCAM_INT_SUM_MASK_SHIFT 4
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_TCAM_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_TCAM_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_TCAM_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_CLSF_CTRL_INT_SUM_MASK_MASK  0x20
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_CLSF_CTRL_INT_SUM_MASK_SHIFT 5
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_CLSF_CTRL_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_CLSF_CTRL_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_CLSF_CTRL_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_PRS_INT_SUM_MASK_MASK  0x40
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_PRS_INT_SUM_MASK_SHIFT 6
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_PRS_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_PRS_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_IPP_INT_SUM_MASK_REG_IPP_PRS_INT_SUM_MASK_MIN_VAL 0x0

#define HIF_IRQ_EPP_INT_SUM_STATUS_REG_ADDR   0xa1100080
#define HIF_IRQ_EPP_INT_SUM_STATUS_REG_WIDTH  32
#define HIF_IRQ_EPP_INT_SUM_STATUS_REG_LENGTH 32
#define HIF_IRQ_EPP_INT_SUM_STATUS_REG_EPP_RWE_INT_SUM_STS_MASK  0x1
#define HIF_IRQ_EPP_INT_SUM_STATUS_REG_EPP_RWE_INT_SUM_STS_SHIFT 0
#define HIF_IRQ_EPP_INT_SUM_STATUS_REG_EPP_RWE_INT_SUM_STS_WIDTH 1

#define HIF_IRQ_EPP_INT_SUM_MASK_REG_ADDR   0xa1100084
#define HIF_IRQ_EPP_INT_SUM_MASK_REG_WIDTH  32
#define HIF_IRQ_EPP_INT_SUM_MASK_REG_LENGTH 32
#define HIF_IRQ_EPP_INT_SUM_MASK_REG_EPP_RWE_INT_SUM_MASK_MASK  0x1
#define HIF_IRQ_EPP_INT_SUM_MASK_REG_EPP_RWE_INT_SUM_MASK_SHIFT 0
#define HIF_IRQ_EPP_INT_SUM_MASK_REG_EPP_RWE_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_EPP_INT_SUM_MASK_REG_EPP_RWE_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_EPP_INT_SUM_MASK_REG_EPP_RWE_INT_SUM_MASK_MIN_VAL 0x0

#define HIF_IRQ_NIF_INT_SUM_STATUS_REG_ADDR   0xa1100088
#define HIF_IRQ_NIF_INT_SUM_STATUS_REG_WIDTH  32
#define HIF_IRQ_NIF_INT_SUM_STATUS_REG_LENGTH 32
#define HIF_IRQ_NIF_INT_SUM_STATUS_REG_NIF_NDP_INT_SUM_STS_MASK  0x1
#define HIF_IRQ_NIF_INT_SUM_STATUS_REG_NIF_NDP_INT_SUM_STS_SHIFT 0
#define HIF_IRQ_NIF_INT_SUM_STATUS_REG_NIF_NDP_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_NIF_INT_SUM_STATUS_REG_NIF_NEA_INT_SUM_STS_MASK  0x2
#define HIF_IRQ_NIF_INT_SUM_STATUS_REG_NIF_NEA_INT_SUM_STS_SHIFT 1
#define HIF_IRQ_NIF_INT_SUM_STATUS_REG_NIF_NEA_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_NIF_INT_SUM_STATUS_REG_NIF_NEM_INT_SUM_STS_MASK  0x4
#define HIF_IRQ_NIF_INT_SUM_STATUS_REG_NIF_NEM_INT_SUM_STS_SHIFT 2
#define HIF_IRQ_NIF_INT_SUM_STATUS_REG_NIF_NEM_INT_SUM_STS_WIDTH 1

#define HIF_IRQ_NIF_INT_SUM_MASK_REG_ADDR   0xa110008c
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_WIDTH  32
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_LENGTH 32
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NDP_INT_SUM_MASK_MASK  0x1
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NDP_INT_SUM_MASK_SHIFT 0
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NDP_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NDP_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NDP_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NEA_INT_SUM_MASK_MASK  0x2
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NEA_INT_SUM_MASK_SHIFT 1
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NEA_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NEA_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NEA_INT_SUM_MASK_MIN_VAL 0x0
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NEM_INT_SUM_MASK_MASK  0x4
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NEM_INT_SUM_MASK_SHIFT 2
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NEM_INT_SUM_MASK_WIDTH 1
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NEM_INT_SUM_MASK_MAX_VAL 0x1
#define HIF_IRQ_NIF_INT_SUM_MASK_REG_NIF_NEM_INT_SUM_MASK_MIN_VAL 0x0

#define HIF_IRQ_PCIE1_GLB_FUNC_ID_BASE_REG_ADDR   0xa1100090
#define HIF_IRQ_PCIE1_GLB_FUNC_ID_BASE_REG_WIDTH  32
#define HIF_IRQ_PCIE1_GLB_FUNC_ID_BASE_REG_LENGTH 32
#define HIF_IRQ_PCIE1_GLB_FUNC_ID_BASE_REG_PCIE1_GLB_FUNC_ID_BASE_MASK  0x7ff
#define HIF_IRQ_PCIE1_GLB_FUNC_ID_BASE_REG_PCIE1_GLB_FUNC_ID_BASE_SHIFT 0
#define HIF_IRQ_PCIE1_GLB_FUNC_ID_BASE_REG_PCIE1_GLB_FUNC_ID_BASE_WIDTH 11
#define HIF_IRQ_PCIE1_GLB_FUNC_ID_BASE_REG_PCIE1_GLB_FUNC_ID_BASE_MAX_VAL 0x7ff
#define HIF_IRQ_PCIE1_GLB_FUNC_ID_BASE_REG_PCIE1_GLB_FUNC_ID_BASE_MIN_VAL 0x0

#define HIF_IRQ_INT_DB_REG_ADDR   0xa1100094
#define HIF_IRQ_INT_DB_REG_WIDTH  32
#define HIF_IRQ_INT_DB_REG_LENGTH 32
#define HIF_IRQ_INT_DB_REG_INT_DB_VECTOR_ID_MASK  0xfff
#define HIF_IRQ_INT_DB_REG_INT_DB_VECTOR_ID_SHIFT 0
#define HIF_IRQ_INT_DB_REG_INT_DB_VECTOR_ID_WIDTH 12
#define HIF_IRQ_INT_DB_REG_INT_DB_VECTOR_ID_MAX_VAL 0xfff
#define HIF_IRQ_INT_DB_REG_INT_DB_VECTOR_ID_MIN_VAL 0x0
#define HIF_IRQ_INT_DB_REG_INT_DB_OP_MASK  0x1f000
#define HIF_IRQ_INT_DB_REG_INT_DB_OP_SHIFT 12
#define HIF_IRQ_INT_DB_REG_INT_DB_OP_WIDTH 5
#define HIF_IRQ_INT_DB_REG_INT_DB_OP_MAX_VAL 0x1f
#define HIF_IRQ_INT_DB_REG_INT_DB_OP_MIN_VAL 0x0

#define HIF_IRQ_BRS_SCAN_TH_REG_ADDR   0xa11000b4
#define HIF_IRQ_BRS_SCAN_TH_REG_WIDTH  32
#define HIF_IRQ_BRS_SCAN_TH_REG_LENGTH 32
#define HIF_IRQ_BRS_SCAN_TH_REG_BRS_SCAN_TH_MASK  0xff
#define HIF_IRQ_BRS_SCAN_TH_REG_BRS_SCAN_TH_SHIFT 0
#define HIF_IRQ_BRS_SCAN_TH_REG_BRS_SCAN_TH_WIDTH 8
#define HIF_IRQ_BRS_SCAN_TH_REG_BRS_SCAN_TH_MAX_VAL 0xff
#define HIF_IRQ_BRS_SCAN_TH_REG_BRS_SCAN_TH_MIN_VAL 0x0

#define HIF_IRQ_BRS_SCAN_EN_REG_ADDR   0xa11000b8
#define HIF_IRQ_BRS_SCAN_EN_REG_WIDTH  32
#define HIF_IRQ_BRS_SCAN_EN_REG_LENGTH 32
#define HIF_IRQ_BRS_SCAN_EN_REG_BRS_SCAN_EN_MASK  0x1
#define HIF_IRQ_BRS_SCAN_EN_REG_BRS_SCAN_EN_SHIFT 0
#define HIF_IRQ_BRS_SCAN_EN_REG_BRS_SCAN_EN_WIDTH 1
#define HIF_IRQ_BRS_SCAN_EN_REG_BRS_SCAN_EN_MAX_VAL 0x1
#define HIF_IRQ_BRS_SCAN_EN_REG_BRS_SCAN_EN_MIN_VAL 0x0

#define HIF_IRQ_BRS_SCAN_MODE_REG_ADDR   0xa11000bc
#define HIF_IRQ_BRS_SCAN_MODE_REG_WIDTH  32
#define HIF_IRQ_BRS_SCAN_MODE_REG_LENGTH 32
#define HIF_IRQ_BRS_SCAN_MODE_REG_BRS_SCAN_MODE_MASK  0x1
#define HIF_IRQ_BRS_SCAN_MODE_REG_BRS_SCAN_MODE_SHIFT 0
#define HIF_IRQ_BRS_SCAN_MODE_REG_BRS_SCAN_MODE_WIDTH 1
#define HIF_IRQ_BRS_SCAN_MODE_REG_BRS_SCAN_MODE_MAX_VAL 0x1
#define HIF_IRQ_BRS_SCAN_MODE_REG_BRS_SCAN_MODE_MIN_VAL 0x0

#define HIF_IRQ_INT_STATE_REG_ADDR   0xa11000c0
#define HIF_IRQ_INT_STATE_REG_WIDTH  32
#define HIF_IRQ_INT_STATE_REG_LENGTH 32
#define HIF_IRQ_INT_STATE_REG_INT_DB_FIFO_OVFL_MASK  0x1
#define HIF_IRQ_INT_STATE_REG_INT_DB_FIFO_OVFL_SHIFT 0
#define HIF_IRQ_INT_STATE_REG_INT_DB_FIFO_OVFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_INT_DB_FIFO_UNFL_MASK  0x2
#define HIF_IRQ_INT_STATE_REG_INT_DB_FIFO_UNFL_SHIFT 1
#define HIF_IRQ_INT_STATE_REG_INT_DB_FIFO_UNFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_TPE2HIF_MSIX_CBR_OVFL_MASK  0x4
#define HIF_IRQ_INT_STATE_REG_TPE2HIF_MSIX_CBR_OVFL_SHIFT 2
#define HIF_IRQ_INT_STATE_REG_TPE2HIF_MSIX_CBR_OVFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_TPE2HIF_MSIX_CBR_UNFL_MASK  0x8
#define HIF_IRQ_INT_STATE_REG_TPE2HIF_MSIX_CBR_UNFL_SHIFT 3
#define HIF_IRQ_INT_STATE_REG_TPE2HIF_MSIX_CBR_UNFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_CMDQM2IRQ_MSIX_CBR_OVFL_MASK  0x10
#define HIF_IRQ_INT_STATE_REG_CMDQM2IRQ_MSIX_CBR_OVFL_SHIFT 4
#define HIF_IRQ_INT_STATE_REG_CMDQM2IRQ_MSIX_CBR_OVFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_CMDQM2IRQ_MSIX_CBR_UNFL_MASK  0x20
#define HIF_IRQ_INT_STATE_REG_CMDQM2IRQ_MSIX_CBR_UNFL_SHIFT 5
#define HIF_IRQ_INT_STATE_REG_CMDQM2IRQ_MSIX_CBR_UNFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_WRITE_FAIL_MSIX_FIFO_OVFL_MASK  0x40
#define HIF_IRQ_INT_STATE_REG_WRITE_FAIL_MSIX_FIFO_OVFL_SHIFT 6
#define HIF_IRQ_INT_STATE_REG_WRITE_FAIL_MSIX_FIFO_OVFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_WRITE_FAIL_MSIX_FIFO_UNFL_MASK  0x80
#define HIF_IRQ_INT_STATE_REG_WRITE_FAIL_MSIX_FIFO_UNFL_SHIFT 7
#define HIF_IRQ_INT_STATE_REG_WRITE_FAIL_MSIX_FIFO_UNFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_WRITE_BACK_MSIX_FIFO_OVFL_MASK  0x100
#define HIF_IRQ_INT_STATE_REG_WRITE_BACK_MSIX_FIFO_OVFL_SHIFT 8
#define HIF_IRQ_INT_STATE_REG_WRITE_BACK_MSIX_FIFO_OVFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_WRITE_BACK_MSIX_FIFO_UNFL_MASK  0x200
#define HIF_IRQ_INT_STATE_REG_WRITE_BACK_MSIX_FIFO_UNFL_SHIFT 9
#define HIF_IRQ_INT_STATE_REG_WRITE_BACK_MSIX_FIFO_UNFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_DIST2GEN_MSIX_FIFO_OVFL_MASK  0x400
#define HIF_IRQ_INT_STATE_REG_DIST2GEN_MSIX_FIFO_OVFL_SHIFT 10
#define HIF_IRQ_INT_STATE_REG_DIST2GEN_MSIX_FIFO_OVFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_DIST2GEN_MSIX_FIFO_UNFL_MASK  0x800
#define HIF_IRQ_INT_STATE_REG_DIST2GEN_MSIX_FIFO_UNFL_SHIFT 11
#define HIF_IRQ_INT_STATE_REG_DIST2GEN_MSIX_FIFO_UNFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_IRQ2ADPT_CREDIT_OVFL_MASK  0x3000
#define HIF_IRQ_INT_STATE_REG_IRQ2ADPT_CREDIT_OVFL_SHIFT 12
#define HIF_IRQ_INT_STATE_REG_IRQ2ADPT_CREDIT_OVFL_WIDTH 2
#define HIF_IRQ_INT_STATE_REG_IRQ2ADPT_CREDIT_UNFL_MASK  0xc000
#define HIF_IRQ_INT_STATE_REG_IRQ2ADPT_CREDIT_UNFL_SHIFT 14
#define HIF_IRQ_INT_STATE_REG_IRQ2ADPT_CREDIT_UNFL_WIDTH 2
#define HIF_IRQ_INT_STATE_REG_REQ_INFO_FIFO_OVFL_MASK  0x30000
#define HIF_IRQ_INT_STATE_REG_REQ_INFO_FIFO_OVFL_SHIFT 16
#define HIF_IRQ_INT_STATE_REG_REQ_INFO_FIFO_OVFL_WIDTH 2
#define HIF_IRQ_INT_STATE_REG_REQ_INFO_FIFO_UNFL_MASK  0xc0000
#define HIF_IRQ_INT_STATE_REG_REQ_INFO_FIFO_UNFL_SHIFT 18
#define HIF_IRQ_INT_STATE_REG_REQ_INFO_FIFO_UNFL_WIDTH 2
#define HIF_IRQ_INT_STATE_REG_ACK_INFO_FIFO_OVFL_MASK  0x300000
#define HIF_IRQ_INT_STATE_REG_ACK_INFO_FIFO_OVFL_SHIFT 20
#define HIF_IRQ_INT_STATE_REG_ACK_INFO_FIFO_OVFL_WIDTH 2
#define HIF_IRQ_INT_STATE_REG_ACK_INFO_FIFO_UNFL_MASK  0xc00000
#define HIF_IRQ_INT_STATE_REG_ACK_INFO_FIFO_UNFL_SHIFT 22
#define HIF_IRQ_INT_STATE_REG_ACK_INFO_FIFO_UNFL_WIDTH 2
#define HIF_IRQ_INT_STATE_REG_BRS_SCAN_FIFO_OVFL_MASK  0x1000000
#define HIF_IRQ_INT_STATE_REG_BRS_SCAN_FIFO_OVFL_SHIFT 24
#define HIF_IRQ_INT_STATE_REG_BRS_SCAN_FIFO_OVFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_BRS_SCAN_FIFO_UNFL_MASK  0x2000000
#define HIF_IRQ_INT_STATE_REG_BRS_SCAN_FIFO_UNFL_SHIFT 25
#define HIF_IRQ_INT_STATE_REG_BRS_SCAN_FIFO_UNFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_BRS_RSLT_FIFO_OVFL_MASK  0x4000000
#define HIF_IRQ_INT_STATE_REG_BRS_RSLT_FIFO_OVFL_SHIFT 26
#define HIF_IRQ_INT_STATE_REG_BRS_RSLT_FIFO_OVFL_WIDTH 1
#define HIF_IRQ_INT_STATE_REG_BRS_RSLT_FIFO_UNFL_MASK  0x8000000
#define HIF_IRQ_INT_STATE_REG_BRS_RSLT_FIFO_UNFL_SHIFT 27
#define HIF_IRQ_INT_STATE_REG_BRS_RSLT_FIFO_UNFL_WIDTH 1

#define HIF_IRQ_INT_STATE_INT_MASK_REG_ADDR   0xa11000c4
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WIDTH  32
#define HIF_IRQ_INT_STATE_INT_MASK_REG_LENGTH 32
#define HIF_IRQ_INT_STATE_INT_MASK_REG_INT_DB_FIFO_OVFL_INT_MASK_MASK  0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_INT_DB_FIFO_OVFL_INT_MASK_SHIFT 0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_INT_DB_FIFO_OVFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_INT_DB_FIFO_OVFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_INT_DB_FIFO_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_INT_DB_FIFO_UNFL_INT_MASK_MASK  0x2
#define HIF_IRQ_INT_STATE_INT_MASK_REG_INT_DB_FIFO_UNFL_INT_MASK_SHIFT 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_INT_DB_FIFO_UNFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_INT_DB_FIFO_UNFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_INT_DB_FIFO_UNFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_TPE2HIF_MSIX_CBR_OVFL_INT_MASK_MASK  0x4
#define HIF_IRQ_INT_STATE_INT_MASK_REG_TPE2HIF_MSIX_CBR_OVFL_INT_MASK_SHIFT 2
#define HIF_IRQ_INT_STATE_INT_MASK_REG_TPE2HIF_MSIX_CBR_OVFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_TPE2HIF_MSIX_CBR_OVFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_TPE2HIF_MSIX_CBR_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_TPE2HIF_MSIX_CBR_UNFL_INT_MASK_MASK  0x8
#define HIF_IRQ_INT_STATE_INT_MASK_REG_TPE2HIF_MSIX_CBR_UNFL_INT_MASK_SHIFT 3
#define HIF_IRQ_INT_STATE_INT_MASK_REG_TPE2HIF_MSIX_CBR_UNFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_TPE2HIF_MSIX_CBR_UNFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_TPE2HIF_MSIX_CBR_UNFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_CMDQM2IRQ_MSIX_CBR_OVFL_INT_MASK_MASK  0x10
#define HIF_IRQ_INT_STATE_INT_MASK_REG_CMDQM2IRQ_MSIX_CBR_OVFL_INT_MASK_SHIFT 4
#define HIF_IRQ_INT_STATE_INT_MASK_REG_CMDQM2IRQ_MSIX_CBR_OVFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_CMDQM2IRQ_MSIX_CBR_OVFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_CMDQM2IRQ_MSIX_CBR_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_CMDQM2IRQ_MSIX_CBR_UNFL_INT_MASK_MASK  0x20
#define HIF_IRQ_INT_STATE_INT_MASK_REG_CMDQM2IRQ_MSIX_CBR_UNFL_INT_MASK_SHIFT 5
#define HIF_IRQ_INT_STATE_INT_MASK_REG_CMDQM2IRQ_MSIX_CBR_UNFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_CMDQM2IRQ_MSIX_CBR_UNFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_CMDQM2IRQ_MSIX_CBR_UNFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_FAIL_MSIX_FIFO_OVFL_INT_MASK_MASK  0x40
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_FAIL_MSIX_FIFO_OVFL_INT_MASK_SHIFT 6
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_FAIL_MSIX_FIFO_OVFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_FAIL_MSIX_FIFO_OVFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_FAIL_MSIX_FIFO_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_FAIL_MSIX_FIFO_UNFL_INT_MASK_MASK  0x80
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_FAIL_MSIX_FIFO_UNFL_INT_MASK_SHIFT 7
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_FAIL_MSIX_FIFO_UNFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_FAIL_MSIX_FIFO_UNFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_FAIL_MSIX_FIFO_UNFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_BACK_MSIX_FIFO_OVFL_INT_MASK_MASK  0x100
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_BACK_MSIX_FIFO_OVFL_INT_MASK_SHIFT 8
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_BACK_MSIX_FIFO_OVFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_BACK_MSIX_FIFO_OVFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_BACK_MSIX_FIFO_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_BACK_MSIX_FIFO_UNFL_INT_MASK_MASK  0x200
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_BACK_MSIX_FIFO_UNFL_INT_MASK_SHIFT 9
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_BACK_MSIX_FIFO_UNFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_BACK_MSIX_FIFO_UNFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_WRITE_BACK_MSIX_FIFO_UNFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_DIST2GEN_MSIX_FIFO_OVFL_INT_MASK_MASK  0x400
#define HIF_IRQ_INT_STATE_INT_MASK_REG_DIST2GEN_MSIX_FIFO_OVFL_INT_MASK_SHIFT 10
#define HIF_IRQ_INT_STATE_INT_MASK_REG_DIST2GEN_MSIX_FIFO_OVFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_DIST2GEN_MSIX_FIFO_OVFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_DIST2GEN_MSIX_FIFO_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_DIST2GEN_MSIX_FIFO_UNFL_INT_MASK_MASK  0x800
#define HIF_IRQ_INT_STATE_INT_MASK_REG_DIST2GEN_MSIX_FIFO_UNFL_INT_MASK_SHIFT 11
#define HIF_IRQ_INT_STATE_INT_MASK_REG_DIST2GEN_MSIX_FIFO_UNFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_DIST2GEN_MSIX_FIFO_UNFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_DIST2GEN_MSIX_FIFO_UNFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_IRQ2ADPT_CREDIT_OVFL_INT_MASK_MASK  0x3000
#define HIF_IRQ_INT_STATE_INT_MASK_REG_IRQ2ADPT_CREDIT_OVFL_INT_MASK_SHIFT 12
#define HIF_IRQ_INT_STATE_INT_MASK_REG_IRQ2ADPT_CREDIT_OVFL_INT_MASK_WIDTH 2
#define HIF_IRQ_INT_STATE_INT_MASK_REG_IRQ2ADPT_CREDIT_OVFL_INT_MASK_MAX_VAL 0x3
#define HIF_IRQ_INT_STATE_INT_MASK_REG_IRQ2ADPT_CREDIT_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_IRQ2ADPT_CREDIT_UNFL_INT_MASK_MASK  0xc000
#define HIF_IRQ_INT_STATE_INT_MASK_REG_IRQ2ADPT_CREDIT_UNFL_INT_MASK_SHIFT 14
#define HIF_IRQ_INT_STATE_INT_MASK_REG_IRQ2ADPT_CREDIT_UNFL_INT_MASK_WIDTH 2
#define HIF_IRQ_INT_STATE_INT_MASK_REG_IRQ2ADPT_CREDIT_UNFL_INT_MASK_MAX_VAL 0x3
#define HIF_IRQ_INT_STATE_INT_MASK_REG_IRQ2ADPT_CREDIT_UNFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_REQ_INFO_FIFO_OVFL_INT_MASK_MASK  0x30000
#define HIF_IRQ_INT_STATE_INT_MASK_REG_REQ_INFO_FIFO_OVFL_INT_MASK_SHIFT 16
#define HIF_IRQ_INT_STATE_INT_MASK_REG_REQ_INFO_FIFO_OVFL_INT_MASK_WIDTH 2
#define HIF_IRQ_INT_STATE_INT_MASK_REG_REQ_INFO_FIFO_OVFL_INT_MASK_MAX_VAL 0x3
#define HIF_IRQ_INT_STATE_INT_MASK_REG_REQ_INFO_FIFO_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_REQ_INFO_FIFO_UNFL_INT_MASK_MASK  0xc0000
#define HIF_IRQ_INT_STATE_INT_MASK_REG_REQ_INFO_FIFO_UNFL_INT_MASK_SHIFT 18
#define HIF_IRQ_INT_STATE_INT_MASK_REG_REQ_INFO_FIFO_UNFL_INT_MASK_WIDTH 2
#define HIF_IRQ_INT_STATE_INT_MASK_REG_REQ_INFO_FIFO_UNFL_INT_MASK_MAX_VAL 0x3
#define HIF_IRQ_INT_STATE_INT_MASK_REG_REQ_INFO_FIFO_UNFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_ACK_INFO_FIFO_OVFL_INT_MASK_MASK  0x300000
#define HIF_IRQ_INT_STATE_INT_MASK_REG_ACK_INFO_FIFO_OVFL_INT_MASK_SHIFT 20
#define HIF_IRQ_INT_STATE_INT_MASK_REG_ACK_INFO_FIFO_OVFL_INT_MASK_WIDTH 2
#define HIF_IRQ_INT_STATE_INT_MASK_REG_ACK_INFO_FIFO_OVFL_INT_MASK_MAX_VAL 0x3
#define HIF_IRQ_INT_STATE_INT_MASK_REG_ACK_INFO_FIFO_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_ACK_INFO_FIFO_UNFL_INT_MASK_MASK  0xc00000
#define HIF_IRQ_INT_STATE_INT_MASK_REG_ACK_INFO_FIFO_UNFL_INT_MASK_SHIFT 22
#define HIF_IRQ_INT_STATE_INT_MASK_REG_ACK_INFO_FIFO_UNFL_INT_MASK_WIDTH 2
#define HIF_IRQ_INT_STATE_INT_MASK_REG_ACK_INFO_FIFO_UNFL_INT_MASK_MAX_VAL 0x3
#define HIF_IRQ_INT_STATE_INT_MASK_REG_ACK_INFO_FIFO_UNFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_SCAN_FIFO_OVFL_INT_MASK_MASK  0x1000000
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_SCAN_FIFO_OVFL_INT_MASK_SHIFT 24
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_SCAN_FIFO_OVFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_SCAN_FIFO_OVFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_SCAN_FIFO_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_SCAN_FIFO_UNFL_INT_MASK_MASK  0x2000000
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_SCAN_FIFO_UNFL_INT_MASK_SHIFT 25
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_SCAN_FIFO_UNFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_SCAN_FIFO_UNFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_SCAN_FIFO_UNFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_RSLT_FIFO_OVFL_INT_MASK_MASK  0x4000000
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_RSLT_FIFO_OVFL_INT_MASK_SHIFT 26
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_RSLT_FIFO_OVFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_RSLT_FIFO_OVFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_RSLT_FIFO_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_RSLT_FIFO_UNFL_INT_MASK_MASK  0x8000000
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_RSLT_FIFO_UNFL_INT_MASK_SHIFT 27
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_RSLT_FIFO_UNFL_INT_MASK_WIDTH 1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_RSLT_FIFO_UNFL_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_INT_STATE_INT_MASK_REG_BRS_RSLT_FIFO_UNFL_INT_MASK_MIN_VAL 0x0

#define HIF_IRQ_CFG_VECTOR_TABLE_START_REG_ADDR   0xa11000c8
#define HIF_IRQ_CFG_VECTOR_TABLE_START_REG_WIDTH  32
#define HIF_IRQ_CFG_VECTOR_TABLE_START_REG_LENGTH 32
#define HIF_IRQ_CFG_VECTOR_TABLE_START_REG_CFG_VTR_TBL_START_MASK  0x1
#define HIF_IRQ_CFG_VECTOR_TABLE_START_REG_CFG_VTR_TBL_START_SHIFT 0
#define HIF_IRQ_CFG_VECTOR_TABLE_START_REG_CFG_VTR_TBL_START_WIDTH 1
#define HIF_IRQ_CFG_VECTOR_TABLE_START_REG_CFG_VTR_TBL_START_MAX_VAL 0x1
#define HIF_IRQ_CFG_VECTOR_TABLE_START_REG_CFG_VTR_TBL_START_MIN_VAL 0x0

#define HIF_IRQ_CFG_VECTOR_TABLE_CMD_REG_ADDR   0xa11000cc
#define HIF_IRQ_CFG_VECTOR_TABLE_CMD_REG_WIDTH  32
#define HIF_IRQ_CFG_VECTOR_TABLE_CMD_REG_LENGTH 32
#define HIF_IRQ_CFG_VECTOR_TABLE_CMD_REG_CFG_VTR_TBL_CMD_MASK  0x1
#define HIF_IRQ_CFG_VECTOR_TABLE_CMD_REG_CFG_VTR_TBL_CMD_SHIFT 0
#define HIF_IRQ_CFG_VECTOR_TABLE_CMD_REG_CFG_VTR_TBL_CMD_WIDTH 1
#define HIF_IRQ_CFG_VECTOR_TABLE_CMD_REG_CFG_VTR_TBL_CMD_MAX_VAL 0x1
#define HIF_IRQ_CFG_VECTOR_TABLE_CMD_REG_CFG_VTR_TBL_CMD_MIN_VAL 0x0

#define HIF_IRQ_CFG_VECTOR_TABLE_ADDR_REG_ADDR   0xa11000d0
#define HIF_IRQ_CFG_VECTOR_TABLE_ADDR_REG_WIDTH  32
#define HIF_IRQ_CFG_VECTOR_TABLE_ADDR_REG_LENGTH 32
#define HIF_IRQ_CFG_VECTOR_TABLE_ADDR_REG_CFG_VTR_TBL_ADDR_MASK  0xfff
#define HIF_IRQ_CFG_VECTOR_TABLE_ADDR_REG_CFG_VTR_TBL_ADDR_SHIFT 0
#define HIF_IRQ_CFG_VECTOR_TABLE_ADDR_REG_CFG_VTR_TBL_ADDR_WIDTH 12
#define HIF_IRQ_CFG_VECTOR_TABLE_ADDR_REG_CFG_VTR_TBL_ADDR_MAX_VAL 0xfff
#define HIF_IRQ_CFG_VECTOR_TABLE_ADDR_REG_CFG_VTR_TBL_ADDR_MIN_VAL 0x0

#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_LADDR_REG_ADDR   0xa11000d4
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_LADDR_REG_WIDTH  32
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_LADDR_REG_LENGTH 32
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_LADDR_REG_CFG_VTR_TBL_MSG_LADDR_MASK  0xffffffff
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_LADDR_REG_CFG_VTR_TBL_MSG_LADDR_SHIFT 0
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_LADDR_REG_CFG_VTR_TBL_MSG_LADDR_WIDTH 32
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_LADDR_REG_CFG_VTR_TBL_MSG_LADDR_MAX_VAL 0xffffffff
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_LADDR_REG_CFG_VTR_TBL_MSG_LADDR_MIN_VAL 0x0

#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_UADDR_REG_ADDR   0xa11000d8
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_UADDR_REG_WIDTH  32
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_UADDR_REG_LENGTH 32
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_UADDR_REG_CFG_VTR_TBL_MSG_UADDR_MASK  0xffffffff
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_UADDR_REG_CFG_VTR_TBL_MSG_UADDR_SHIFT 0
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_UADDR_REG_CFG_VTR_TBL_MSG_UADDR_WIDTH 32
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_UADDR_REG_CFG_VTR_TBL_MSG_UADDR_MAX_VAL 0xffffffff
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_UADDR_REG_CFG_VTR_TBL_MSG_UADDR_MIN_VAL 0x0

#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_DATA_REG_ADDR   0xa11000dc
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_DATA_REG_WIDTH  32
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_DATA_REG_LENGTH 32
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_DATA_REG_CFG_VTR_TBL_MSG_DATA_MASK  0xffffffff
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_DATA_REG_CFG_VTR_TBL_MSG_DATA_SHIFT 0
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_DATA_REG_CFG_VTR_TBL_MSG_DATA_WIDTH 32
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_DATA_REG_CFG_VTR_TBL_MSG_DATA_MAX_VAL 0xffffffff
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_DATA_REG_CFG_VTR_TBL_MSG_DATA_MIN_VAL 0x0

#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_ADDR   0xa11000e0
#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_WIDTH  32
#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_LENGTH 32
#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_CFG_VTR_TBL_FUNC_ID_MASK  0x7ff
#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_CFG_VTR_TBL_FUNC_ID_SHIFT 0
#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_CFG_VTR_TBL_FUNC_ID_WIDTH 11
#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_CFG_VTR_TBL_FUNC_ID_MAX_VAL 0x7ff
#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_CFG_VTR_TBL_FUNC_ID_MIN_VAL 0x0
#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_CFG_VTR_TBL_VECTOR_EN_MASK  0x800
#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_CFG_VTR_TBL_VECTOR_EN_SHIFT 11
#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_CFG_VTR_TBL_VECTOR_EN_WIDTH 1
#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_CFG_VTR_TBL_VECTOR_EN_MAX_VAL 0x1
#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_CFG_VTR_TBL_VECTOR_EN_MIN_VAL 0x0

#define HIF_IRQ_RD_VECTOR_TABLE_MSG_LADDR_REG_ADDR   0xa11000e4
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_LADDR_REG_WIDTH  32
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_LADDR_REG_LENGTH 32
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_LADDR_REG_RD_VTR_TBL_MSG_LADDR_MASK  0xffffffff
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_LADDR_REG_RD_VTR_TBL_MSG_LADDR_SHIFT 0
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_LADDR_REG_RD_VTR_TBL_MSG_LADDR_WIDTH 32

#define HIF_IRQ_RD_VECTOR_TABLE_MSG_UADDR_REG_ADDR   0xa11000e8
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_UADDR_REG_WIDTH  32
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_UADDR_REG_LENGTH 32
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_UADDR_REG_RD_VTR_TBL_MSG_UADDR_MASK  0xffffffff
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_UADDR_REG_RD_VTR_TBL_MSG_UADDR_SHIFT 0
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_UADDR_REG_RD_VTR_TBL_MSG_UADDR_WIDTH 32

#define HIF_IRQ_RD_VECTOR_TABLE_MSG_DATA_REG_ADDR   0xa11000ec
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_DATA_REG_WIDTH  32
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_DATA_REG_LENGTH 32
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_DATA_REG_RD_VTR_TBL_MSG_DATA_MASK  0xffffffff
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_DATA_REG_RD_VTR_TBL_MSG_DATA_SHIFT 0
#define HIF_IRQ_RD_VECTOR_TABLE_MSG_DATA_REG_RD_VTR_TBL_MSG_DATA_WIDTH 32

#define HIF_IRQ_RD_VECTOR_TABLE_CTRL_REG_ADDR   0xa11000f0
#define HIF_IRQ_RD_VECTOR_TABLE_CTRL_REG_WIDTH  32
#define HIF_IRQ_RD_VECTOR_TABLE_CTRL_REG_LENGTH 32
#define HIF_IRQ_RD_VECTOR_TABLE_CTRL_REG_RD_VTR_TBL_FUNC_ID_MASK  0x7ff
#define HIF_IRQ_RD_VECTOR_TABLE_CTRL_REG_RD_VTR_TBL_FUNC_ID_SHIFT 0
#define HIF_IRQ_RD_VECTOR_TABLE_CTRL_REG_RD_VTR_TBL_FUNC_ID_WIDTH 11
#define HIF_IRQ_RD_VECTOR_TABLE_CTRL_REG_RD_VTR_TBL_VECTOR_EN_MASK  0x800
#define HIF_IRQ_RD_VECTOR_TABLE_CTRL_REG_RD_VTR_TBL_VECTOR_EN_SHIFT 11
#define HIF_IRQ_RD_VECTOR_TABLE_CTRL_REG_RD_VTR_TBL_VECTOR_EN_WIDTH 1

#define HIF_IRQ_CFG_VECTOR_TABLE_BUSY_REG_ADDR   0xa11000f4
#define HIF_IRQ_CFG_VECTOR_TABLE_BUSY_REG_WIDTH  32
#define HIF_IRQ_CFG_VECTOR_TABLE_BUSY_REG_LENGTH 32
#define HIF_IRQ_CFG_VECTOR_TABLE_BUSY_REG_CFG_VTR_TBL_BUSY_MASK  0x1
#define HIF_IRQ_CFG_VECTOR_TABLE_BUSY_REG_CFG_VTR_TBL_BUSY_SHIFT 0
#define HIF_IRQ_CFG_VECTOR_TABLE_BUSY_REG_CFG_VTR_TBL_BUSY_WIDTH 1

#define HIF_IRQ_RD_PBA_MASK_TABLE_START_REG_ADDR   0xa11000f8
#define HIF_IRQ_RD_PBA_MASK_TABLE_START_REG_WIDTH  32
#define HIF_IRQ_RD_PBA_MASK_TABLE_START_REG_LENGTH 32
#define HIF_IRQ_RD_PBA_MASK_TABLE_START_REG_RD_PBA_MASK_TBL_START_MASK  0x1
#define HIF_IRQ_RD_PBA_MASK_TABLE_START_REG_RD_PBA_MASK_TBL_START_SHIFT 0
#define HIF_IRQ_RD_PBA_MASK_TABLE_START_REG_RD_PBA_MASK_TBL_START_WIDTH 1
#define HIF_IRQ_RD_PBA_MASK_TABLE_START_REG_RD_PBA_MASK_TBL_START_MAX_VAL 0x1
#define HIF_IRQ_RD_PBA_MASK_TABLE_START_REG_RD_PBA_MASK_TBL_START_MIN_VAL 0x0

#define HIF_IRQ_RD_PBA_MASK_TABLE_CMD_REG_ADDR   0xa11000fc
#define HIF_IRQ_RD_PBA_MASK_TABLE_CMD_REG_WIDTH  32
#define HIF_IRQ_RD_PBA_MASK_TABLE_CMD_REG_LENGTH 32
#define HIF_IRQ_RD_PBA_MASK_TABLE_CMD_REG_RD_PBA_MASK_TBL_CMD_MASK  0x1
#define HIF_IRQ_RD_PBA_MASK_TABLE_CMD_REG_RD_PBA_MASK_TBL_CMD_SHIFT 0
#define HIF_IRQ_RD_PBA_MASK_TABLE_CMD_REG_RD_PBA_MASK_TBL_CMD_WIDTH 1
#define HIF_IRQ_RD_PBA_MASK_TABLE_CMD_REG_RD_PBA_MASK_TBL_CMD_MAX_VAL 0x1
#define HIF_IRQ_RD_PBA_MASK_TABLE_CMD_REG_RD_PBA_MASK_TBL_CMD_MIN_VAL 0x0

#define HIF_IRQ_RD_PBA_MASK_TABLE_ADDR_REG_ADDR   0xa1100100
#define HIF_IRQ_RD_PBA_MASK_TABLE_ADDR_REG_WIDTH  32
#define HIF_IRQ_RD_PBA_MASK_TABLE_ADDR_REG_LENGTH 32
#define HIF_IRQ_RD_PBA_MASK_TABLE_ADDR_REG_RD_PBA_MASK_TBL_ADDR_MASK  0x3f
#define HIF_IRQ_RD_PBA_MASK_TABLE_ADDR_REG_RD_PBA_MASK_TBL_ADDR_SHIFT 0
#define HIF_IRQ_RD_PBA_MASK_TABLE_ADDR_REG_RD_PBA_MASK_TBL_ADDR_WIDTH 6
#define HIF_IRQ_RD_PBA_MASK_TABLE_ADDR_REG_RD_PBA_MASK_TBL_ADDR_MAX_VAL 0x3f
#define HIF_IRQ_RD_PBA_MASK_TABLE_ADDR_REG_RD_PBA_MASK_TBL_ADDR_MIN_VAL 0x0

#define HIF_IRQ_RD_PBA_MASK_TABLE_LDATA_REG_ADDR   0xa1100104
#define HIF_IRQ_RD_PBA_MASK_TABLE_LDATA_REG_WIDTH  32
#define HIF_IRQ_RD_PBA_MASK_TABLE_LDATA_REG_LENGTH 32
#define HIF_IRQ_RD_PBA_MASK_TABLE_LDATA_REG_RD_PBA_MASK_TBL_LDATA_MASK  0xffffffff
#define HIF_IRQ_RD_PBA_MASK_TABLE_LDATA_REG_RD_PBA_MASK_TBL_LDATA_SHIFT 0
#define HIF_IRQ_RD_PBA_MASK_TABLE_LDATA_REG_RD_PBA_MASK_TBL_LDATA_WIDTH 32

#define HIF_IRQ_RD_PBA_MASK_TABLE_UDATA_REG_ADDR   0xa1100108
#define HIF_IRQ_RD_PBA_MASK_TABLE_UDATA_REG_WIDTH  32
#define HIF_IRQ_RD_PBA_MASK_TABLE_UDATA_REG_LENGTH 32
#define HIF_IRQ_RD_PBA_MASK_TABLE_UDATA_REG_RD_PBA_MASK_TBL_UDATA_MASK  0xffffffff
#define HIF_IRQ_RD_PBA_MASK_TABLE_UDATA_REG_RD_PBA_MASK_TBL_UDATA_SHIFT 0
#define HIF_IRQ_RD_PBA_MASK_TABLE_UDATA_REG_RD_PBA_MASK_TBL_UDATA_WIDTH 32

#define HIF_IRQ_RD_PBA_MASK_TABLE_BUSY_REG_ADDR   0xa110010c
#define HIF_IRQ_RD_PBA_MASK_TABLE_BUSY_REG_WIDTH  32
#define HIF_IRQ_RD_PBA_MASK_TABLE_BUSY_REG_LENGTH 32
#define HIF_IRQ_RD_PBA_MASK_TABLE_BUSY_REG_RD_PBA_MASK_TBL_BUSY_MASK  0x1
#define HIF_IRQ_RD_PBA_MASK_TABLE_BUSY_REG_RD_PBA_MASK_TBL_BUSY_SHIFT 0
#define HIF_IRQ_RD_PBA_MASK_TABLE_BUSY_REG_RD_PBA_MASK_TBL_BUSY_WIDTH 1

#define HIF_IRQ_DIST_INT_STATE_REG_ADDR   0xa110012c
#define HIF_IRQ_DIST_INT_STATE_REG_WIDTH  32
#define HIF_IRQ_DIST_INT_STATE_REG_LENGTH 32
#define HIF_IRQ_DIST_INT_STATE_REG_CMDQM2IRQ_DMA_RX_INT_STS_MASK  0x3
#define HIF_IRQ_DIST_INT_STATE_REG_CMDQM2IRQ_DMA_RX_INT_STS_SHIFT 0
#define HIF_IRQ_DIST_INT_STATE_REG_CMDQM2IRQ_DMA_RX_INT_STS_WIDTH 2
#define HIF_IRQ_DIST_INT_STATE_REG_CMDQM2IRQ_DMA_TX_INT_STS_MASK  0xc
#define HIF_IRQ_DIST_INT_STATE_REG_CMDQM2IRQ_DMA_TX_INT_STS_SHIFT 2
#define HIF_IRQ_DIST_INT_STATE_REG_CMDQM2IRQ_DMA_TX_INT_STS_WIDTH 2
#define HIF_IRQ_DIST_INT_STATE_REG_PIO2IRQ_PIO_REQ_INT_STS_MASK  0x30
#define HIF_IRQ_DIST_INT_STATE_REG_PIO2IRQ_PIO_REQ_INT_STS_SHIFT 4
#define HIF_IRQ_DIST_INT_STATE_REG_PIO2IRQ_PIO_REQ_INT_STS_WIDTH 2
#define HIF_IRQ_DIST_INT_STATE_REG_PCIE2HIF_PCIE_MSG_INT_STS_MASK  0xc0
#define HIF_IRQ_DIST_INT_STATE_REG_PCIE2HIF_PCIE_MSG_INT_STS_SHIFT 6
#define HIF_IRQ_DIST_INT_STATE_REG_PCIE2HIF_PCIE_MSG_INT_STS_WIDTH 2
#define HIF_IRQ_DIST_INT_STATE_REG_TOP_INT_SUM_STS_MASK  0x100
#define HIF_IRQ_DIST_INT_STATE_REG_TOP_INT_SUM_STS_SHIFT 8
#define HIF_IRQ_DIST_INT_STATE_REG_TOP_INT_SUM_STS_WIDTH 1
#define HIF_IRQ_DIST_INT_STATE_REG_CMDQM2IRQ_CMDQ_REQ_INT_STS_MASK  0x200
#define HIF_IRQ_DIST_INT_STATE_REG_CMDQM2IRQ_CMDQ_REQ_INT_STS_SHIFT 9
#define HIF_IRQ_DIST_INT_STATE_REG_CMDQM2IRQ_CMDQ_REQ_INT_STS_WIDTH 1
#define HIF_IRQ_DIST_INT_STATE_REG_TBL2IRQ_TBL_RD_DONE_INT_STS_MASK  0x400
#define HIF_IRQ_DIST_INT_STATE_REG_TBL2IRQ_TBL_RD_DONE_INT_STS_SHIFT 10
#define HIF_IRQ_DIST_INT_STATE_REG_TBL2IRQ_TBL_RD_DONE_INT_STS_WIDTH 1

#define HIF_IRQ_INT_DB_PBA0_REQ_CNT_REG_ADDR   0xa1100164
#define HIF_IRQ_INT_DB_PBA0_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_INT_DB_PBA0_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_INT_DB_PBA0_REQ_CNT_REG_INT_DB_PBA0_REQ_CNT_MASK  0xff
#define HIF_IRQ_INT_DB_PBA0_REQ_CNT_REG_INT_DB_PBA0_REQ_CNT_SHIFT 0
#define HIF_IRQ_INT_DB_PBA0_REQ_CNT_REG_INT_DB_PBA0_REQ_CNT_WIDTH 8

#define HIF_IRQ_INT_DB_PBA1_REQ_CNT_REG_ADDR   0xa1100168
#define HIF_IRQ_INT_DB_PBA1_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_INT_DB_PBA1_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_INT_DB_PBA1_REQ_CNT_REG_INT_DB_PBA1_REQ_CNT_MASK  0xff
#define HIF_IRQ_INT_DB_PBA1_REQ_CNT_REG_INT_DB_PBA1_REQ_CNT_SHIFT 0
#define HIF_IRQ_INT_DB_PBA1_REQ_CNT_REG_INT_DB_PBA1_REQ_CNT_WIDTH 8

#define HIF_IRQ_INT_DB_MASK0_REQ_CNT_REG_ADDR   0xa110016c
#define HIF_IRQ_INT_DB_MASK0_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_INT_DB_MASK0_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_INT_DB_MASK0_REQ_CNT_REG_INT_DB_MASK0_REQ_CNT_MASK  0xff
#define HIF_IRQ_INT_DB_MASK0_REQ_CNT_REG_INT_DB_MASK0_REQ_CNT_SHIFT 0
#define HIF_IRQ_INT_DB_MASK0_REQ_CNT_REG_INT_DB_MASK0_REQ_CNT_WIDTH 8

#define HIF_IRQ_INT_DB_MASK1_REQ_CNT_REG_ADDR   0xa1100170
#define HIF_IRQ_INT_DB_MASK1_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_INT_DB_MASK1_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_INT_DB_MASK1_REQ_CNT_REG_INT_DB_MASK1_REQ_CNT_MASK  0xff
#define HIF_IRQ_INT_DB_MASK1_REQ_CNT_REG_INT_DB_MASK1_REQ_CNT_SHIFT 0
#define HIF_IRQ_INT_DB_MASK1_REQ_CNT_REG_INT_DB_MASK1_REQ_CNT_WIDTH 8

#define HIF_IRQ_INT_DB_MSIX_REQ_CNT_REG_ADDR   0xa1100174
#define HIF_IRQ_INT_DB_MSIX_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_INT_DB_MSIX_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_INT_DB_MSIX_REQ_CNT_REG_INT_DB_MSIX_REQ_CNT_MASK  0xff
#define HIF_IRQ_INT_DB_MSIX_REQ_CNT_REG_INT_DB_MSIX_REQ_CNT_SHIFT 0
#define HIF_IRQ_INT_DB_MSIX_REQ_CNT_REG_INT_DB_MSIX_REQ_CNT_WIDTH 8

#define HIF_IRQ_CMDQM2IRQ_MSIX_REQ_CNT_REG_ADDR   0xa1100178
#define HIF_IRQ_CMDQM2IRQ_MSIX_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_CMDQM2IRQ_MSIX_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_CMDQM2IRQ_MSIX_REQ_CNT_REG_CMDQM2IRQ_MSIX_REQ_CNT_MASK  0xff
#define HIF_IRQ_CMDQM2IRQ_MSIX_REQ_CNT_REG_CMDQM2IRQ_MSIX_REQ_CNT_SHIFT 0
#define HIF_IRQ_CMDQM2IRQ_MSIX_REQ_CNT_REG_CMDQM2IRQ_MSIX_REQ_CNT_WIDTH 8

#define HIF_IRQ_TPE2HIF_MSIX_REQ_CNT_REG_ADDR   0xa110017c
#define HIF_IRQ_TPE2HIF_MSIX_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE2HIF_MSIX_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE2HIF_MSIX_REQ_CNT_REG_TPE2HIF_MSIX_REQ_CNT_MASK  0xff
#define HIF_IRQ_TPE2HIF_MSIX_REQ_CNT_REG_TPE2HIF_MSIX_REQ_CNT_SHIFT 0
#define HIF_IRQ_TPE2HIF_MSIX_REQ_CNT_REG_TPE2HIF_MSIX_REQ_CNT_WIDTH 8

#define HIF_IRQ_WR_BACK_MSIX_REQ_CNT_REG_ADDR   0xa1100180
#define HIF_IRQ_WR_BACK_MSIX_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_WR_BACK_MSIX_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_WR_BACK_MSIX_REQ_CNT_REG_WR_BACK_MSIX_REQ_CNT_MASK  0xff
#define HIF_IRQ_WR_BACK_MSIX_REQ_CNT_REG_WR_BACK_MSIX_REQ_CNT_SHIFT 0
#define HIF_IRQ_WR_BACK_MSIX_REQ_CNT_REG_WR_BACK_MSIX_REQ_CNT_WIDTH 8

#define HIF_IRQ_WR_FAIL_MSIX_REQ_CNT_REG_ADDR   0xa1100184
#define HIF_IRQ_WR_FAIL_MSIX_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_WR_FAIL_MSIX_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_WR_FAIL_MSIX_REQ_CNT_REG_WR_FAIL_MSIX_REQ_CNT_MASK  0xff
#define HIF_IRQ_WR_FAIL_MSIX_REQ_CNT_REG_WR_FAIL_MSIX_REQ_CNT_SHIFT 0
#define HIF_IRQ_WR_FAIL_MSIX_REQ_CNT_REG_WR_FAIL_MSIX_REQ_CNT_WIDTH 8

#define HIF_IRQ_DIST2GEN_MSIX_REQ_CNT_REG_ADDR   0xa1100188
#define HIF_IRQ_DIST2GEN_MSIX_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_DIST2GEN_MSIX_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_DIST2GEN_MSIX_REQ_CNT_REG_DIST2GEN_MSIX_REQ_CNT_MASK  0xff
#define HIF_IRQ_DIST2GEN_MSIX_REQ_CNT_REG_DIST2GEN_MSIX_REQ_CNT_SHIFT 0
#define HIF_IRQ_DIST2GEN_MSIX_REQ_CNT_REG_DIST2GEN_MSIX_REQ_CNT_WIDTH 8

#define HIF_IRQ_BRS2SCH_MSIX_REQ_CNT_REG_ADDR   0xa110018c
#define HIF_IRQ_BRS2SCH_MSIX_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_BRS2SCH_MSIX_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_BRS2SCH_MSIX_REQ_CNT_REG_BRS2SCH_MSIX_REQ_CNT_MASK  0xff
#define HIF_IRQ_BRS2SCH_MSIX_REQ_CNT_REG_BRS2SCH_MSIX_REQ_CNT_SHIFT 0
#define HIF_IRQ_BRS2SCH_MSIX_REQ_CNT_REG_BRS2SCH_MSIX_REQ_CNT_WIDTH 8

#define HIF_IRQ_VECTOR_EN_DROP_CNT_REG_ADDR   0xa1100190
#define HIF_IRQ_VECTOR_EN_DROP_CNT_REG_WIDTH  32
#define HIF_IRQ_VECTOR_EN_DROP_CNT_REG_LENGTH 32
#define HIF_IRQ_VECTOR_EN_DROP_CNT_REG_VECTOR_EN_DROP_CNT_MASK  0xff
#define HIF_IRQ_VECTOR_EN_DROP_CNT_REG_VECTOR_EN_DROP_CNT_SHIFT 0
#define HIF_IRQ_VECTOR_EN_DROP_CNT_REG_VECTOR_EN_DROP_CNT_WIDTH 8

#define HIF_IRQ_IRQ2ADPT_PCIE_REQ_CNT_REG_ADDR   0xa1100198
#define HIF_IRQ_IRQ2ADPT_PCIE_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_IRQ2ADPT_PCIE_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_IRQ2ADPT_PCIE_REQ_CNT_REG_SIZE   2
#define HIF_IRQ_IRQ2ADPT_PCIE_REQ_CNT_REG_STRIDE 0x4
#define HIF_IRQ_IRQ2ADPT_PCIE_REQ_CNT_REG_IRQ2ADPT_PCIE_REQ_CNT_MASK  0xff
#define HIF_IRQ_IRQ2ADPT_PCIE_REQ_CNT_REG_IRQ2ADPT_PCIE_REQ_CNT_SHIFT 0
#define HIF_IRQ_IRQ2ADPT_PCIE_REQ_CNT_REG_IRQ2ADPT_PCIE_REQ_CNT_WIDTH 8

#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_CNT_REG_ADDR   0xa11001a0
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_CNT_REG_WIDTH  32
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_CNT_REG_LENGTH 32
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_CNT_REG_SIZE   2
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_CNT_REG_STRIDE 0x4
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_CNT_REG_ADPT2IRQ_PCIE_ACK_CNT_MASK  0xff
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_CNT_REG_ADPT2IRQ_PCIE_ACK_CNT_SHIFT 0
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_CNT_REG_ADPT2IRQ_PCIE_ACK_CNT_WIDTH 8

#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_ERR_CNT_REG_ADDR   0xa11001a8
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_ERR_CNT_REG_WIDTH  32
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_ERR_CNT_REG_LENGTH 32
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_ERR_CNT_REG_SIZE   2
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_ERR_CNT_REG_STRIDE 0x4
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_ERR_CNT_REG_ADPT2IRQ_PCIE_ACK_ERR_CNT_MASK  0xff
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_ERR_CNT_REG_ADPT2IRQ_PCIE_ACK_ERR_CNT_SHIFT 0
#define HIF_IRQ_ADPT2IRQ_PCIE_ACK_ERR_CNT_REG_ADPT2IRQ_PCIE_ACK_ERR_CNT_WIDTH 8

#define HIF_IRQ_CFG_VTR_TBL_SUM_CNT_REG_ADDR   0xa11001b0
#define HIF_IRQ_CFG_VTR_TBL_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_CFG_VTR_TBL_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_CFG_VTR_TBL_SUM_CNT_REG_CFG_VTR_TBL_SUM_CNT_MASK  0xff
#define HIF_IRQ_CFG_VTR_TBL_SUM_CNT_REG_CFG_VTR_TBL_SUM_CNT_SHIFT 0
#define HIF_IRQ_CFG_VTR_TBL_SUM_CNT_REG_CFG_VTR_TBL_SUM_CNT_WIDTH 8

#define HIF_IRQ_CFG_VTR_TBL_NRDY_CNT_REG_ADDR   0xa11001b4
#define HIF_IRQ_CFG_VTR_TBL_NRDY_CNT_REG_WIDTH  32
#define HIF_IRQ_CFG_VTR_TBL_NRDY_CNT_REG_LENGTH 32
#define HIF_IRQ_CFG_VTR_TBL_NRDY_CNT_REG_CFG_VTR_TBL_NRDY_CNT_MASK  0xff
#define HIF_IRQ_CFG_VTR_TBL_NRDY_CNT_REG_CFG_VTR_TBL_NRDY_CNT_SHIFT 0
#define HIF_IRQ_CFG_VTR_TBL_NRDY_CNT_REG_CFG_VTR_TBL_NRDY_CNT_WIDTH 8

#define HIF_IRQ_CFG_VTR_TBL_WR_REQ_CNT_REG_ADDR   0xa11001b8
#define HIF_IRQ_CFG_VTR_TBL_WR_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_CFG_VTR_TBL_WR_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_CFG_VTR_TBL_WR_REQ_CNT_REG_CFG_VTR_TBL_WR_REQ_CNT_MASK  0xff
#define HIF_IRQ_CFG_VTR_TBL_WR_REQ_CNT_REG_CFG_VTR_TBL_WR_REQ_CNT_SHIFT 0
#define HIF_IRQ_CFG_VTR_TBL_WR_REQ_CNT_REG_CFG_VTR_TBL_WR_REQ_CNT_WIDTH 8

#define HIF_IRQ_CFG_VTR_TBL_WR_ACK_CNT_REG_ADDR   0xa11001bc
#define HIF_IRQ_CFG_VTR_TBL_WR_ACK_CNT_REG_WIDTH  32
#define HIF_IRQ_CFG_VTR_TBL_WR_ACK_CNT_REG_LENGTH 32
#define HIF_IRQ_CFG_VTR_TBL_WR_ACK_CNT_REG_CFG_VTR_TBL_WR_ACK_CNT_MASK  0xff
#define HIF_IRQ_CFG_VTR_TBL_WR_ACK_CNT_REG_CFG_VTR_TBL_WR_ACK_CNT_SHIFT 0
#define HIF_IRQ_CFG_VTR_TBL_WR_ACK_CNT_REG_CFG_VTR_TBL_WR_ACK_CNT_WIDTH 8

#define HIF_IRQ_CFG_VTR_TBL_RD_REQ_CNT_REG_ADDR   0xa11001c0
#define HIF_IRQ_CFG_VTR_TBL_RD_REQ_CNT_REG_WIDTH  32
#define HIF_IRQ_CFG_VTR_TBL_RD_REQ_CNT_REG_LENGTH 32
#define HIF_IRQ_CFG_VTR_TBL_RD_REQ_CNT_REG_CFG_VTR_TBL_RD_REQ_CNT_MASK  0xff
#define HIF_IRQ_CFG_VTR_TBL_RD_REQ_CNT_REG_CFG_VTR_TBL_RD_REQ_CNT_SHIFT 0
#define HIF_IRQ_CFG_VTR_TBL_RD_REQ_CNT_REG_CFG_VTR_TBL_RD_REQ_CNT_WIDTH 8

#define HIF_IRQ_CFG_VTR_TBL_RD_ACK_CNT_REG_ADDR   0xa11001c4
#define HIF_IRQ_CFG_VTR_TBL_RD_ACK_CNT_REG_WIDTH  32
#define HIF_IRQ_CFG_VTR_TBL_RD_ACK_CNT_REG_LENGTH 32
#define HIF_IRQ_CFG_VTR_TBL_RD_ACK_CNT_REG_CFG_VTR_TBL_RD_ACK_CNT_MASK  0xff
#define HIF_IRQ_CFG_VTR_TBL_RD_ACK_CNT_REG_CFG_VTR_TBL_RD_ACK_CNT_SHIFT 0
#define HIF_IRQ_CFG_VTR_TBL_RD_ACK_CNT_REG_CFG_VTR_TBL_RD_ACK_CNT_WIDTH 8

#define HIF_IRQ_RD_PBA_TBL_CNT_REG_ADDR   0xa11001c8
#define HIF_IRQ_RD_PBA_TBL_CNT_REG_WIDTH  32
#define HIF_IRQ_RD_PBA_TBL_CNT_REG_LENGTH 32
#define HIF_IRQ_RD_PBA_TBL_CNT_REG_RD_PBA_TBL_CNT_MASK  0xff
#define HIF_IRQ_RD_PBA_TBL_CNT_REG_RD_PBA_TBL_CNT_SHIFT 0
#define HIF_IRQ_RD_PBA_TBL_CNT_REG_RD_PBA_TBL_CNT_WIDTH 8

#define HIF_IRQ_RD_PBA_TBL_ACK_CNT_REG_ADDR   0xa11001cc
#define HIF_IRQ_RD_PBA_TBL_ACK_CNT_REG_WIDTH  32
#define HIF_IRQ_RD_PBA_TBL_ACK_CNT_REG_LENGTH 32
#define HIF_IRQ_RD_PBA_TBL_ACK_CNT_REG_RD_PBA_TBL_ACK_CNT_MASK  0xff
#define HIF_IRQ_RD_PBA_TBL_ACK_CNT_REG_RD_PBA_TBL_ACK_CNT_SHIFT 0
#define HIF_IRQ_RD_PBA_TBL_ACK_CNT_REG_RD_PBA_TBL_ACK_CNT_WIDTH 8

#define HIF_IRQ_RD_MASK_TBL_CNT_REG_ADDR   0xa11001d0
#define HIF_IRQ_RD_MASK_TBL_CNT_REG_WIDTH  32
#define HIF_IRQ_RD_MASK_TBL_CNT_REG_LENGTH 32
#define HIF_IRQ_RD_MASK_TBL_CNT_REG_RD_MASK_TBL_CNT_MASK  0xff
#define HIF_IRQ_RD_MASK_TBL_CNT_REG_RD_MASK_TBL_CNT_SHIFT 0
#define HIF_IRQ_RD_MASK_TBL_CNT_REG_RD_MASK_TBL_CNT_WIDTH 8

#define HIF_IRQ_RD_MASK_TBL_ACK_CNT_REG_ADDR   0xa11001d4
#define HIF_IRQ_RD_MASK_TBL_ACK_CNT_REG_WIDTH  32
#define HIF_IRQ_RD_MASK_TBL_ACK_CNT_REG_LENGTH 32
#define HIF_IRQ_RD_MASK_TBL_ACK_CNT_REG_RD_MASK_TBL_ACK_CNT_MASK  0xff
#define HIF_IRQ_RD_MASK_TBL_ACK_CNT_REG_RD_MASK_TBL_ACK_CNT_SHIFT 0
#define HIF_IRQ_RD_MASK_TBL_ACK_CNT_REG_RD_MASK_TBL_ACK_CNT_WIDTH 8

#define HIF_IRQ_RD_PBA_MASK_TBL_NRDY_CNT_REG_ADDR   0xa11001d8
#define HIF_IRQ_RD_PBA_MASK_TBL_NRDY_CNT_REG_WIDTH  32
#define HIF_IRQ_RD_PBA_MASK_TBL_NRDY_CNT_REG_LENGTH 32
#define HIF_IRQ_RD_PBA_MASK_TBL_NRDY_CNT_REG_RD_PBA_MASK_TBL_NRDY_CNT_MASK  0xff
#define HIF_IRQ_RD_PBA_MASK_TBL_NRDY_CNT_REG_RD_PBA_MASK_TBL_NRDY_CNT_SHIFT 0
#define HIF_IRQ_RD_PBA_MASK_TBL_NRDY_CNT_REG_RD_PBA_MASK_TBL_NRDY_CNT_WIDTH 8

#define HIF_IRQ_HIF_INT_SUM_CNT_REG_ADDR   0xa11001dc
#define HIF_IRQ_HIF_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF_INT_SUM_CNT_REG_HIF_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_HIF_INT_SUM_CNT_REG_HIF_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_HIF_INT_SUM_CNT_REG_HIF_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TM_INT_SUM_CNT_REG_ADDR   0xa11001e0
#define HIF_IRQ_TM_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TM_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TM_INT_SUM_CNT_REG_TM_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TM_INT_SUM_CNT_REG_TM_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TM_INT_SUM_CNT_REG_TM_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TPE_INT_SUM_CNT_REG_ADDR   0xa11001e4
#define HIF_IRQ_TPE_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE_INT_SUM_CNT_REG_TPE_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TPE_INT_SUM_CNT_REG_TPE_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TPE_INT_SUM_CNT_REG_TPE_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_IPP_INT_SUM_CNT_REG_ADDR   0xa11001e8
#define HIF_IRQ_IPP_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_IPP_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_IPP_INT_SUM_CNT_REG_IPP_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_IPP_INT_SUM_CNT_REG_IPP_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_IPP_INT_SUM_CNT_REG_IPP_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_EPP_INT_SUM_CNT_REG_ADDR   0xa11001ec
#define HIF_IRQ_EPP_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_EPP_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_EPP_INT_SUM_CNT_REG_EPP_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_EPP_INT_SUM_CNT_REG_EPP_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_EPP_INT_SUM_CNT_REG_EPP_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_NIF_INT_SUM_CNT_REG_ADDR   0xa11001f0
#define HIF_IRQ_NIF_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_NIF_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_NIF_INT_SUM_CNT_REG_NIF_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_NIF_INT_SUM_CNT_REG_NIF_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_NIF_INT_SUM_CNT_REG_NIF_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TOP_INT_SUM_CNT_REG_ADDR   0xa11001f4
#define HIF_IRQ_TOP_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TOP_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TOP_INT_SUM_CNT_REG_TOP_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TOP_INT_SUM_CNT_REG_TOP_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TOP_INT_SUM_CNT_REG_TOP_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_HIF_CPM_INT_SUM_CNT_REG_ADDR   0xa11001f8
#define HIF_IRQ_HIF_CPM_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF_CPM_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF_CPM_INT_SUM_CNT_REG_HIF_CPM_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_HIF_CPM_INT_SUM_CNT_REG_HIF_CPM_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_HIF_CPM_INT_SUM_CNT_REG_HIF_CPM_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_HIF_PIO_INT_SUM_CNT_REG_ADDR   0xa11001fc
#define HIF_IRQ_HIF_PIO_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF_PIO_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF_PIO_INT_SUM_CNT_REG_HIF_PIO_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_HIF_PIO_INT_SUM_CNT_REG_HIF_PIO_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_HIF_PIO_INT_SUM_CNT_REG_HIF_PIO_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_HIF_ADPT_INT_SUM_CNT_REG_ADDR   0xa1100200
#define HIF_IRQ_HIF_ADPT_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF_ADPT_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF_ADPT_INT_SUM_CNT_REG_HIF_ADPT_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_HIF_ADPT_INT_SUM_CNT_REG_HIF_ADPT_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_HIF_ADPT_INT_SUM_CNT_REG_HIF_ADPT_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_HIF_TBL_INT_SUM_CNT_REG_ADDR   0xa1100204
#define HIF_IRQ_HIF_TBL_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF_TBL_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF_TBL_INT_SUM_CNT_REG_HIF_TBL_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_HIF_TBL_INT_SUM_CNT_REG_HIF_TBL_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_HIF_TBL_INT_SUM_CNT_REG_HIF_TBL_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_HIF_CMDQM_INT_SUM_CNT_REG_ADDR   0xa1100208
#define HIF_IRQ_HIF_CMDQM_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF_CMDQM_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF_CMDQM_INT_SUM_CNT_REG_HIF_CMDQM_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_HIF_CMDQM_INT_SUM_CNT_REG_HIF_CMDQM_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_HIF_CMDQM_INT_SUM_CNT_REG_HIF_CMDQM_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_HIF_IRQ_INT_SUM_CNT_REG_ADDR   0xa110020c
#define HIF_IRQ_HIF_IRQ_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF_IRQ_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF_IRQ_INT_SUM_CNT_REG_HIF_IRQ_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_HIF_IRQ_INT_SUM_CNT_REG_HIF_IRQ_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_HIF_IRQ_INT_SUM_CNT_REG_HIF_IRQ_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_HIF_NOC_INT_SUM_CNT_REG_ADDR   0xa1100210
#define HIF_IRQ_HIF_NOC_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF_NOC_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF_NOC_INT_SUM_CNT_REG_HIF_NOC_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_HIF_NOC_INT_SUM_CNT_REG_HIF_NOC_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_HIF_NOC_INT_SUM_CNT_REG_HIF_NOC_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TM_MTR_INT_SUM_CNT_REG_ADDR   0xa1100214
#define HIF_IRQ_TM_MTR_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TM_MTR_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TM_MTR_INT_SUM_CNT_REG_TM_MTR_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TM_MTR_INT_SUM_CNT_REG_TM_MTR_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TM_MTR_INT_SUM_CNT_REG_TM_MTR_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TM_QMU_INT_SUM_CNT_REG_ADDR   0xa1100218
#define HIF_IRQ_TM_QMU_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TM_QMU_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TM_QMU_INT_SUM_CNT_REG_TM_QMU_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TM_QMU_INT_SUM_CNT_REG_TM_QMU_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TM_QMU_INT_SUM_CNT_REG_TM_QMU_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TM_FRG_INT_SUM_CNT_REG_ADDR   0xa110021c
#define HIF_IRQ_TM_FRG_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TM_FRG_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TM_FRG_INT_SUM_CNT_REG_TM_FRG_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TM_FRG_INT_SUM_CNT_REG_TM_FRG_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TM_FRG_INT_SUM_CNT_REG_TM_FRG_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TM_PDB_INT_SUM_CNT_REG_ADDR   0xa1100220
#define HIF_IRQ_TM_PDB_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TM_PDB_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TM_PDB_INT_SUM_CNT_REG_TM_PDB_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TM_PDB_INT_SUM_CNT_REG_TM_PDB_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TM_PDB_INT_SUM_CNT_REG_TM_PDB_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TM_PRA_INT_SUM_CNT_REG_ADDR   0xa1100224
#define HIF_IRQ_TM_PRA_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TM_PRA_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TM_PRA_INT_SUM_CNT_REG_TM_PRA_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TM_PRA_INT_SUM_CNT_REG_TM_PRA_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TM_PRA_INT_SUM_CNT_REG_TM_PRA_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TM_SCA_INT_SUM_CNT_REG_ADDR   0xa1100228
#define HIF_IRQ_TM_SCA_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TM_SCA_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TM_SCA_INT_SUM_CNT_REG_TM_SCA_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TM_SCA_INT_SUM_CNT_REG_TM_SCA_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TM_SCA_INT_SUM_CNT_REG_TM_SCA_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TM_OCA_INT_SUM_CNT_REG_ADDR   0xa110022c
#define HIF_IRQ_TM_OCA_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TM_OCA_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TM_OCA_INT_SUM_CNT_REG_TM_OCA_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TM_OCA_INT_SUM_CNT_REG_TM_OCA_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TM_OCA_INT_SUM_CNT_REG_TM_OCA_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TPE_MMC_INT_SUM_CNT_REG_ADDR   0xa1100230
#define HIF_IRQ_TPE_MMC_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE_MMC_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE_MMC_INT_SUM_CNT_REG_TPE_MMC_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TPE_MMC_INT_SUM_CNT_REG_TPE_MMC_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TPE_MMC_INT_SUM_CNT_REG_TPE_MMC_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TPE_QPM_INT_SUM_CNT_REG_ADDR   0xa1100234
#define HIF_IRQ_TPE_QPM_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE_QPM_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE_QPM_INT_SUM_CNT_REG_TPE_QPM_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TPE_QPM_INT_SUM_CNT_REG_TPE_QPM_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TPE_QPM_INT_SUM_CNT_REG_TPE_QPM_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TPE_SV_INT_SUM_CNT_REG_ADDR   0xa1100238
#define HIF_IRQ_TPE_SV_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE_SV_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE_SV_INT_SUM_CNT_REG_TPE_SV_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TPE_SV_INT_SUM_CNT_REG_TPE_SV_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TPE_SV_INT_SUM_CNT_REG_TPE_SV_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TPE_MER_INT_SUM_CNT_REG_ADDR   0xa110023c
#define HIF_IRQ_TPE_MER_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE_MER_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE_MER_INT_SUM_CNT_REG_TPE_MER_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TPE_MER_INT_SUM_CNT_REG_TPE_MER_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TPE_MER_INT_SUM_CNT_REG_TPE_MER_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TPE_TOP_INT_SUM_CNT_REG_ADDR   0xa1100240
#define HIF_IRQ_TPE_TOP_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE_TOP_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE_TOP_INT_SUM_CNT_REG_TPE_TOP_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TPE_TOP_INT_SUM_CNT_REG_TPE_TOP_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TPE_TOP_INT_SUM_CNT_REG_TPE_TOP_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TPE_CRDT_INT_SUM_CNT_REG_ADDR   0xa1100244
#define HIF_IRQ_TPE_CRDT_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE_CRDT_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE_CRDT_INT_SUM_CNT_REG_TPE_CRDT_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TPE_CRDT_INT_SUM_CNT_REG_TPE_CRDT_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TPE_CRDT_INT_SUM_CNT_REG_TPE_CRDT_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TPE_MET_INT_SUM_CNT_REG_ADDR   0xa1100248
#define HIF_IRQ_TPE_MET_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE_MET_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE_MET_INT_SUM_CNT_REG_TPE_MET_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TPE_MET_INT_SUM_CNT_REG_TPE_MET_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TPE_MET_INT_SUM_CNT_REG_TPE_MET_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TPE_SHAP_INT_SUM_CNT_REG_ADDR   0xa110024c
#define HIF_IRQ_TPE_SHAP_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE_SHAP_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE_SHAP_INT_SUM_CNT_REG_TPE_SHAP_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TPE_SHAP_INT_SUM_CNT_REG_TPE_SHAP_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TPE_SHAP_INT_SUM_CNT_REG_TPE_SHAP_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TPE_MA_INT_SUM_CNT_REG_ADDR   0xa1100250
#define HIF_IRQ_TPE_MA_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE_MA_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE_MA_INT_SUM_CNT_REG_TPE_MA_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TPE_MA_INT_SUM_CNT_REG_TPE_MA_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TPE_MA_INT_SUM_CNT_REG_TPE_MA_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TPE_CEM_INT_SUM_CNT_REG_ADDR   0xa1100254
#define HIF_IRQ_TPE_CEM_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE_CEM_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE_CEM_INT_SUM_CNT_REG_TPE_CEM_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TPE_CEM_INT_SUM_CNT_REG_TPE_CEM_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TPE_CEM_INT_SUM_CNT_REG_TPE_CEM_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TPE_PET_INT_SUM_CNT_REG_ADDR   0xa1100258
#define HIF_IRQ_TPE_PET_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE_PET_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE_PET_INT_SUM_CNT_REG_TPE_PET_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TPE_PET_INT_SUM_CNT_REG_TPE_PET_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TPE_PET_INT_SUM_CNT_REG_TPE_PET_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_TPE_PG_INT_SUM_CNT_REG_ADDR   0xa110025c
#define HIF_IRQ_TPE_PG_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_TPE_PG_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_TPE_PG_INT_SUM_CNT_REG_TPE_PG_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_TPE_PG_INT_SUM_CNT_REG_TPE_PG_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_TPE_PG_INT_SUM_CNT_REG_TPE_PG_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_IPP_EM_INT_SUM_CNT_REG_ADDR   0xa1100260
#define HIF_IRQ_IPP_EM_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_IPP_EM_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_IPP_EM_INT_SUM_CNT_REG_IPP_EM_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_IPP_EM_INT_SUM_CNT_REG_IPP_EM_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_IPP_EM_INT_SUM_CNT_REG_IPP_EM_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_IPP_STAT_INT_SUM_CNT_REG_ADDR   0xa1100264
#define HIF_IRQ_IPP_STAT_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_IPP_STAT_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_IPP_STAT_INT_SUM_CNT_REG_IPP_STAT_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_IPP_STAT_INT_SUM_CNT_REG_IPP_STAT_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_IPP_STAT_INT_SUM_CNT_REG_IPP_STAT_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_IPP_CLSF_DMA_INT_SUM_CNT_REG_ADDR   0xa1100268
#define HIF_IRQ_IPP_CLSF_DMA_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_IPP_CLSF_DMA_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_IPP_CLSF_DMA_INT_SUM_CNT_REG_IPP_CLSF_DMA_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_IPP_CLSF_DMA_INT_SUM_CNT_REG_IPP_CLSF_DMA_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_IPP_CLSF_DMA_INT_SUM_CNT_REG_IPP_CLSF_DMA_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_IPP_DIR_INT_SUM_CNT_REG_ADDR   0xa110026c
#define HIF_IRQ_IPP_DIR_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_IPP_DIR_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_IPP_DIR_INT_SUM_CNT_REG_IPP_DIR_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_IPP_DIR_INT_SUM_CNT_REG_IPP_DIR_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_IPP_DIR_INT_SUM_CNT_REG_IPP_DIR_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_IPP_TCAM_INT_SUM_CNT_REG_ADDR   0xa1100270
#define HIF_IRQ_IPP_TCAM_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_IPP_TCAM_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_IPP_TCAM_INT_SUM_CNT_REG_IPP_TCAM_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_IPP_TCAM_INT_SUM_CNT_REG_IPP_TCAM_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_IPP_TCAM_INT_SUM_CNT_REG_IPP_TCAM_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_IPP_CLSF_CTRL_INT_SUM_CNT_REG_ADDR   0xa1100274
#define HIF_IRQ_IPP_CLSF_CTRL_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_IPP_CLSF_CTRL_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_IPP_CLSF_CTRL_INT_SUM_CNT_REG_IPP_CLSF_CTRL_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_IPP_CLSF_CTRL_INT_SUM_CNT_REG_IPP_CLSF_CTRL_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_IPP_CLSF_CTRL_INT_SUM_CNT_REG_IPP_CLSF_CTRL_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_IPP_PRS_INT_SUM_CNT_REG_ADDR   0xa1100278
#define HIF_IRQ_IPP_PRS_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_IPP_PRS_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_IPP_PRS_INT_SUM_CNT_REG_IPP_PRS_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_IPP_PRS_INT_SUM_CNT_REG_IPP_PRS_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_IPP_PRS_INT_SUM_CNT_REG_IPP_PRS_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_EPP_PRS_INT_SUM_CNT_REG_ADDR   0xa110027c
#define HIF_IRQ_EPP_PRS_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_EPP_PRS_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_EPP_PRS_INT_SUM_CNT_REG_EPP_RWE_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_EPP_PRS_INT_SUM_CNT_REG_EPP_RWE_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_EPP_PRS_INT_SUM_CNT_REG_EPP_RWE_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_NIF_NDP_INT_SUM_CNT_REG_ADDR   0xa1100280
#define HIF_IRQ_NIF_NDP_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_NIF_NDP_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_NIF_NDP_INT_SUM_CNT_REG_NIF_NDP_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_NIF_NDP_INT_SUM_CNT_REG_NIF_NDP_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_NIF_NDP_INT_SUM_CNT_REG_NIF_NDP_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_NIF_NEA_INT_SUM_CNT_REG_ADDR   0xa1100284
#define HIF_IRQ_NIF_NEA_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_NIF_NEA_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_NIF_NEA_INT_SUM_CNT_REG_NIF_NEA_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_NIF_NEA_INT_SUM_CNT_REG_NIF_NEA_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_NIF_NEA_INT_SUM_CNT_REG_NIF_NEA_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_NIF_NEM_INT_SUM_CNT_REG_ADDR   0xa1100288
#define HIF_IRQ_NIF_NEM_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_NIF_NEM_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_NIF_NEM_INT_SUM_CNT_REG_NIF_NEM_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_NIF_NEM_INT_SUM_CNT_REG_NIF_NEM_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_NIF_NEM_INT_SUM_CNT_REG_NIF_NEM_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_PCIE0_INT_SUM_CNT_REG_ADDR   0xa110028c
#define HIF_IRQ_PCIE0_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_PCIE0_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_PCIE0_INT_SUM_CNT_REG_PCIE0_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_PCIE0_INT_SUM_CNT_REG_PCIE0_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_PCIE0_INT_SUM_CNT_REG_PCIE0_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_PCIE1_INT_SUM_CNT_REG_ADDR   0xa1100290
#define HIF_IRQ_PCIE1_INT_SUM_CNT_REG_WIDTH  32
#define HIF_IRQ_PCIE1_INT_SUM_CNT_REG_LENGTH 32
#define HIF_IRQ_PCIE1_INT_SUM_CNT_REG_PCIE1_INT_SUM_CNT_MASK  0xff
#define HIF_IRQ_PCIE1_INT_SUM_CNT_REG_PCIE1_INT_SUM_CNT_SHIFT 0
#define HIF_IRQ_PCIE1_INT_SUM_CNT_REG_PCIE1_INT_SUM_CNT_WIDTH 8

#define HIF_IRQ_PCIE2HIF_PCIE_MSG_INT_CNT_REG_ADDR   0xa1100298
#define HIF_IRQ_PCIE2HIF_PCIE_MSG_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_PCIE2HIF_PCIE_MSG_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_PCIE2HIF_PCIE_MSG_INT_CNT_REG_SIZE   2
#define HIF_IRQ_PCIE2HIF_PCIE_MSG_INT_CNT_REG_STRIDE 0x4
#define HIF_IRQ_PCIE2HIF_PCIE_MSG_INT_CNT_REG_PCIE2HIF_PCIE_MSG_INT_CNT_MASK  0xff
#define HIF_IRQ_PCIE2HIF_PCIE_MSG_INT_CNT_REG_PCIE2HIF_PCIE_MSG_INT_CNT_SHIFT 0
#define HIF_IRQ_PCIE2HIF_PCIE_MSG_INT_CNT_REG_PCIE2HIF_PCIE_MSG_INT_CNT_WIDTH 8

#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_CNT_REG_ADDR   0xa11002a0
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_CNT_REG_SIZE   2
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_CNT_REG_STRIDE 0x4
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_CNT_REG_PIO2IRQ_PIO_REQ_INT_CNT_MASK  0xff
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_CNT_REG_PIO2IRQ_PIO_REQ_INT_CNT_SHIFT 0
#define HIF_IRQ_PIO2IRQ_PIO_REQ_INT_CNT_REG_PIO2IRQ_PIO_REQ_INT_CNT_WIDTH 8

#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_CNT_REG_ADDR   0xa11002a8
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_CNT_REG_CMDQM2IRQ_CMDQ_REQ_INT_CNT_MASK  0xff
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_CNT_REG_CMDQM2IRQ_CMDQ_REQ_INT_CNT_SHIFT 0
#define HIF_IRQ_CMDQM2IRQ_CMDQ_REQ_INT_CNT_REG_CMDQM2IRQ_CMDQ_REQ_INT_CNT_WIDTH 8

#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_CNT_REG_ADDR   0xa11002b0
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_CNT_REG_SIZE   2
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_CNT_REG_STRIDE 0x4
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_CNT_REG_CMDQM2IRQ_DMA_RX_INT_CNT_MASK  0xff
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_CNT_REG_CMDQM2IRQ_DMA_RX_INT_CNT_SHIFT 0
#define HIF_IRQ_CMDQM2IRQ_DMA_RX_INT_CNT_REG_CMDQM2IRQ_DMA_RX_INT_CNT_WIDTH 8

#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_CNT_REG_ADDR   0xa11002b8
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_CNT_REG_SIZE   2
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_CNT_REG_STRIDE 0x4
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_CNT_REG_CMDQM2IRQ_DMA_TX_INT_CNT_MASK  0xff
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_CNT_REG_CMDQM2IRQ_DMA_TX_INT_CNT_SHIFT 0
#define HIF_IRQ_CMDQM2IRQ_DMA_TX_INT_CNT_REG_CMDQM2IRQ_DMA_TX_INT_CNT_WIDTH 8

#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_CNT_REG_ADDR   0xa11002c0
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_CNT_REG_TBL2IRQ_TBL_RD_DONE_INT_CNT_MASK  0xff
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_CNT_REG_TBL2IRQ_TBL_RD_DONE_INT_CNT_SHIFT 0
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_CNT_REG_TBL2IRQ_TBL_RD_DONE_INT_CNT_WIDTH 8

#define HIF_IRQ_HIF2APS_IRQ_SUM_INT_CNT_REG_ADDR   0xa11002c4
#define HIF_IRQ_HIF2APS_IRQ_SUM_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF2APS_IRQ_SUM_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF2APS_IRQ_SUM_INT_CNT_REG_HIF2APS_IRQ_SUM_INT_CNT_MASK  0xff
#define HIF_IRQ_HIF2APS_IRQ_SUM_INT_CNT_REG_HIF2APS_IRQ_SUM_INT_CNT_SHIFT 0
#define HIF_IRQ_HIF2APS_IRQ_SUM_INT_CNT_REG_HIF2APS_IRQ_SUM_INT_CNT_WIDTH 8

#define HIF_IRQ_HIF2APS_PCIE_MSG_INT_CNT_REG_ADDR   0xa11002c8
#define HIF_IRQ_HIF2APS_PCIE_MSG_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF2APS_PCIE_MSG_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF2APS_PCIE_MSG_INT_CNT_REG_SIZE   2
#define HIF_IRQ_HIF2APS_PCIE_MSG_INT_CNT_REG_STRIDE 0x4
#define HIF_IRQ_HIF2APS_PCIE_MSG_INT_CNT_REG_HIF2APS_PCIE_MSG_INT_CNT_MASK  0xff
#define HIF_IRQ_HIF2APS_PCIE_MSG_INT_CNT_REG_HIF2APS_PCIE_MSG_INT_CNT_SHIFT 0
#define HIF_IRQ_HIF2APS_PCIE_MSG_INT_CNT_REG_HIF2APS_PCIE_MSG_INT_CNT_WIDTH 8

#define HIF_IRQ_HIF2APS_PIO_REQ_INT_CNT_REG_ADDR   0xa11002d0
#define HIF_IRQ_HIF2APS_PIO_REQ_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF2APS_PIO_REQ_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF2APS_PIO_REQ_INT_CNT_REG_SIZE   2
#define HIF_IRQ_HIF2APS_PIO_REQ_INT_CNT_REG_STRIDE 0x4
#define HIF_IRQ_HIF2APS_PIO_REQ_INT_CNT_REG_HIF2APS_PIO_REQ_INT_CNT_MASK  0xff
#define HIF_IRQ_HIF2APS_PIO_REQ_INT_CNT_REG_HIF2APS_PIO_REQ_INT_CNT_SHIFT 0
#define HIF_IRQ_HIF2APS_PIO_REQ_INT_CNT_REG_HIF2APS_PIO_REQ_INT_CNT_WIDTH 8

#define HIF_IRQ_HIF2APS_CMDQ_REQ_INT_CNT_REG_ADDR   0xa11002d8
#define HIF_IRQ_HIF2APS_CMDQ_REQ_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF2APS_CMDQ_REQ_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF2APS_CMDQ_REQ_INT_CNT_REG_HIF2APS_CMDQ_REQ_INT_CNT_MASK  0xff
#define HIF_IRQ_HIF2APS_CMDQ_REQ_INT_CNT_REG_HIF2APS_CMDQ_REQ_INT_CNT_SHIFT 0
#define HIF_IRQ_HIF2APS_CMDQ_REQ_INT_CNT_REG_HIF2APS_CMDQ_REQ_INT_CNT_WIDTH 8

#define HIF_IRQ_HIF2APS_DMA_RX_INT_CNT_REG_ADDR   0xa11002e0
#define HIF_IRQ_HIF2APS_DMA_RX_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF2APS_DMA_RX_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF2APS_DMA_RX_INT_CNT_REG_SIZE   2
#define HIF_IRQ_HIF2APS_DMA_RX_INT_CNT_REG_STRIDE 0x4
#define HIF_IRQ_HIF2APS_DMA_RX_INT_CNT_REG_HIF2APS_DMA_RX_INT_CNT_MASK  0xff
#define HIF_IRQ_HIF2APS_DMA_RX_INT_CNT_REG_HIF2APS_DMA_RX_INT_CNT_SHIFT 0
#define HIF_IRQ_HIF2APS_DMA_RX_INT_CNT_REG_HIF2APS_DMA_RX_INT_CNT_WIDTH 8

#define HIF_IRQ_HIF2APS_DMA_TX_INT_CNT_REG_ADDR   0xa11002e8
#define HIF_IRQ_HIF2APS_DMA_TX_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF2APS_DMA_TX_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF2APS_DMA_TX_INT_CNT_REG_SIZE   2
#define HIF_IRQ_HIF2APS_DMA_TX_INT_CNT_REG_STRIDE 0x4
#define HIF_IRQ_HIF2APS_DMA_TX_INT_CNT_REG_HIF2APS_DMA_TX_INT_CNT_MASK  0xff
#define HIF_IRQ_HIF2APS_DMA_TX_INT_CNT_REG_HIF2APS_DMA_TX_INT_CNT_SHIFT 0
#define HIF_IRQ_HIF2APS_DMA_TX_INT_CNT_REG_HIF2APS_DMA_TX_INT_CNT_WIDTH 8

#define HIF_IRQ_HIF2APS_TBL_RD_DONE_INT_CNT_REG_ADDR   0xa11002f0
#define HIF_IRQ_HIF2APS_TBL_RD_DONE_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_HIF2APS_TBL_RD_DONE_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_HIF2APS_TBL_RD_DONE_INT_CNT_REG_HIF2APS_TBL_RD_DONE_INT_CNT_MASK  0xff
#define HIF_IRQ_HIF2APS_TBL_RD_DONE_INT_CNT_REG_HIF2APS_TBL_RD_DONE_INT_CNT_SHIFT 0
#define HIF_IRQ_HIF2APS_TBL_RD_DONE_INT_CNT_REG_HIF2APS_TBL_RD_DONE_INT_CNT_WIDTH 8

#define HIF_IRQ_DIST2GEN_MSIX_INT_CNT_REG_ADDR   0xa11002f4
#define HIF_IRQ_DIST2GEN_MSIX_INT_CNT_REG_WIDTH  32
#define HIF_IRQ_DIST2GEN_MSIX_INT_CNT_REG_LENGTH 32
#define HIF_IRQ_DIST2GEN_MSIX_INT_CNT_REG_DIST2GEN_MSIX_INT_CNT_MASK  0xff
#define HIF_IRQ_DIST2GEN_MSIX_INT_CNT_REG_DIST2GEN_MSIX_INT_CNT_SHIFT 0
#define HIF_IRQ_DIST2GEN_MSIX_INT_CNT_REG_DIST2GEN_MSIX_INT_CNT_WIDTH 8

#define HIF_IRQ_CONTROL_TBL_MEM_ADDR   0xa1102000
#define HIF_IRQ_CONTROL_TBL_MEM_WIDTH  32
#define HIF_IRQ_CONTROL_TBL_MEM_LENGTH 32
#define HIF_IRQ_CONTROL_TBL_MEM_DEPTH  1152
#define HIF_IRQ_CONTROL_TBL_MEM_FUNC_MASK_MASK  0x1
#define HIF_IRQ_CONTROL_TBL_MEM_FUNC_MASK_SHIFT 0
#define HIF_IRQ_CONTROL_TBL_MEM_FUNC_MASK_WIDTH 1

#define HIF_IRQ_MEM_ERROR_INT_ADDR   0xa1104000
#define HIF_IRQ_MEM_ERROR_INT_WIDTH  32
#define HIF_IRQ_MEM_ERROR_INT_LENGTH 32
#define HIF_IRQ_MEM_ERROR_INT_CMDQM2IRQ_MSIX_CBR_FIFO_MEM_SB_ERR_MASK  0x1
#define HIF_IRQ_MEM_ERROR_INT_CMDQM2IRQ_MSIX_CBR_FIFO_MEM_SB_ERR_SHIFT 0
#define HIF_IRQ_MEM_ERROR_INT_CMDQM2IRQ_MSIX_CBR_FIFO_MEM_SB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_CMDQM2IRQ_MSIX_CBR_FIFO_MEM_DB_ERR_MASK  0x2
#define HIF_IRQ_MEM_ERROR_INT_CMDQM2IRQ_MSIX_CBR_FIFO_MEM_DB_ERR_SHIFT 1
#define HIF_IRQ_MEM_ERROR_INT_CMDQM2IRQ_MSIX_CBR_FIFO_MEM_DB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_TPE2HIF_MSIX_CBR_FIFO_MEM_SB_ERR_MASK  0x4
#define HIF_IRQ_MEM_ERROR_INT_TPE2HIF_MSIX_CBR_FIFO_MEM_SB_ERR_SHIFT 2
#define HIF_IRQ_MEM_ERROR_INT_TPE2HIF_MSIX_CBR_FIFO_MEM_SB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_TPE2HIF_MSIX_CBR_FIFO_MEM_DB_ERR_MASK  0x8
#define HIF_IRQ_MEM_ERROR_INT_TPE2HIF_MSIX_CBR_FIFO_MEM_DB_ERR_SHIFT 3
#define HIF_IRQ_MEM_ERROR_INT_TPE2HIF_MSIX_CBR_FIFO_MEM_DB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_DIST2GEN_MSIX_FIFO_MEM_SB_ERR_MASK  0x10
#define HIF_IRQ_MEM_ERROR_INT_DIST2GEN_MSIX_FIFO_MEM_SB_ERR_SHIFT 4
#define HIF_IRQ_MEM_ERROR_INT_DIST2GEN_MSIX_FIFO_MEM_SB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_DIST2GEN_MSIX_FIFO_MEM_DB_ERR_MASK  0x20
#define HIF_IRQ_MEM_ERROR_INT_DIST2GEN_MSIX_FIFO_MEM_DB_ERR_SHIFT 5
#define HIF_IRQ_MEM_ERROR_INT_DIST2GEN_MSIX_FIFO_MEM_DB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_WRITE_FAIL_MSIX_FIFO_MEM_SB_ERR_MASK  0x40
#define HIF_IRQ_MEM_ERROR_INT_WRITE_FAIL_MSIX_FIFO_MEM_SB_ERR_SHIFT 6
#define HIF_IRQ_MEM_ERROR_INT_WRITE_FAIL_MSIX_FIFO_MEM_SB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_WRITE_FAIL_MSIX_FIFO_MEM_DB_ERR_MASK  0x80
#define HIF_IRQ_MEM_ERROR_INT_WRITE_FAIL_MSIX_FIFO_MEM_DB_ERR_SHIFT 7
#define HIF_IRQ_MEM_ERROR_INT_WRITE_FAIL_MSIX_FIFO_MEM_DB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_WRITE_BACK_MSIX_FIFO_MEM_SB_ERR_MASK  0x100
#define HIF_IRQ_MEM_ERROR_INT_WRITE_BACK_MSIX_FIFO_MEM_SB_ERR_SHIFT 8
#define HIF_IRQ_MEM_ERROR_INT_WRITE_BACK_MSIX_FIFO_MEM_SB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_WRITE_BACK_MSIX_FIFO_MEM_DB_ERR_MASK  0x200
#define HIF_IRQ_MEM_ERROR_INT_WRITE_BACK_MSIX_FIFO_MEM_DB_ERR_SHIFT 9
#define HIF_IRQ_MEM_ERROR_INT_WRITE_BACK_MSIX_FIFO_MEM_DB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_INT_DB_FIFO_MEM_SB_ERR_MASK  0x400
#define HIF_IRQ_MEM_ERROR_INT_INT_DB_FIFO_MEM_SB_ERR_SHIFT 10
#define HIF_IRQ_MEM_ERROR_INT_INT_DB_FIFO_MEM_SB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_INT_DB_FIFO_MEM_DB_ERR_MASK  0x800
#define HIF_IRQ_MEM_ERROR_INT_INT_DB_FIFO_MEM_DB_ERR_SHIFT 11
#define HIF_IRQ_MEM_ERROR_INT_INT_DB_FIFO_MEM_DB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_REQ_INFO_FIFO_MEM_SB_ERR_MASK  0x3000
#define HIF_IRQ_MEM_ERROR_INT_REQ_INFO_FIFO_MEM_SB_ERR_SHIFT 12
#define HIF_IRQ_MEM_ERROR_INT_REQ_INFO_FIFO_MEM_SB_ERR_WIDTH 2
#define HIF_IRQ_MEM_ERROR_INT_REQ_INFO_FIFO_MEM_DB_ERR_MASK  0xc000
#define HIF_IRQ_MEM_ERROR_INT_REQ_INFO_FIFO_MEM_DB_ERR_SHIFT 14
#define HIF_IRQ_MEM_ERROR_INT_REQ_INFO_FIFO_MEM_DB_ERR_WIDTH 2
#define HIF_IRQ_MEM_ERROR_INT_PBA_TBL_MEM_SB_ERR_MASK  0x10000
#define HIF_IRQ_MEM_ERROR_INT_PBA_TBL_MEM_SB_ERR_SHIFT 16
#define HIF_IRQ_MEM_ERROR_INT_PBA_TBL_MEM_SB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_PBA_TBL_MEM_DB_ERR_MASK  0x20000
#define HIF_IRQ_MEM_ERROR_INT_PBA_TBL_MEM_DB_ERR_SHIFT 17
#define HIF_IRQ_MEM_ERROR_INT_PBA_TBL_MEM_DB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_MASK_TBL_MEM_SB_ERR_MASK  0x40000
#define HIF_IRQ_MEM_ERROR_INT_MASK_TBL_MEM_SB_ERR_SHIFT 18
#define HIF_IRQ_MEM_ERROR_INT_MASK_TBL_MEM_SB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_MASK_TBL_MEM_DB_ERR_MASK  0x80000
#define HIF_IRQ_MEM_ERROR_INT_MASK_TBL_MEM_DB_ERR_SHIFT 19
#define HIF_IRQ_MEM_ERROR_INT_MASK_TBL_MEM_DB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_VECTOR_TBL_MEM_SB_ERR_MASK  0x100000
#define HIF_IRQ_MEM_ERROR_INT_VECTOR_TBL_MEM_SB_ERR_SHIFT 20
#define HIF_IRQ_MEM_ERROR_INT_VECTOR_TBL_MEM_SB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_VECTOR_TBL_MEM_DB_ERR_MASK  0x200000
#define HIF_IRQ_MEM_ERROR_INT_VECTOR_TBL_MEM_DB_ERR_SHIFT 21
#define HIF_IRQ_MEM_ERROR_INT_VECTOR_TBL_MEM_DB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_CONTROL_TBL_MEM_SB_ERR_MASK  0x400000
#define HIF_IRQ_MEM_ERROR_INT_CONTROL_TBL_MEM_SB_ERR_SHIFT 22
#define HIF_IRQ_MEM_ERROR_INT_CONTROL_TBL_MEM_SB_ERR_WIDTH 1
#define HIF_IRQ_MEM_ERROR_INT_CONTROL_TBL_MEM_DB_ERR_MASK  0x800000
#define HIF_IRQ_MEM_ERROR_INT_CONTROL_TBL_MEM_DB_ERR_SHIFT 23
#define HIF_IRQ_MEM_ERROR_INT_CONTROL_TBL_MEM_DB_ERR_WIDTH 1

#define HIF_IRQ_MEM_INIT_CTRL_ADDR   0xa1104008
#define HIF_IRQ_MEM_INIT_CTRL_WIDTH  32
#define HIF_IRQ_MEM_INIT_CTRL_LENGTH 32
#define HIF_IRQ_MEM_INIT_CTRL_PBA_TBL_MEM_INIT_RST_N_MASK  0x1
#define HIF_IRQ_MEM_INIT_CTRL_PBA_TBL_MEM_INIT_RST_N_SHIFT 0
#define HIF_IRQ_MEM_INIT_CTRL_PBA_TBL_MEM_INIT_RST_N_WIDTH 1
#define HIF_IRQ_MEM_INIT_CTRL_PBA_TBL_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_IRQ_MEM_INIT_CTRL_PBA_TBL_MEM_INIT_RST_N_MIN_VAL 0x0
#define HIF_IRQ_MEM_INIT_CTRL_MASK_TBL_MEM_INIT_RST_N_MASK  0x2
#define HIF_IRQ_MEM_INIT_CTRL_MASK_TBL_MEM_INIT_RST_N_SHIFT 1
#define HIF_IRQ_MEM_INIT_CTRL_MASK_TBL_MEM_INIT_RST_N_WIDTH 1
#define HIF_IRQ_MEM_INIT_CTRL_MASK_TBL_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_IRQ_MEM_INIT_CTRL_MASK_TBL_MEM_INIT_RST_N_MIN_VAL 0x0
#define HIF_IRQ_MEM_INIT_CTRL_VECTOR_TBL_MEM_INIT_RST_N_MASK  0x4
#define HIF_IRQ_MEM_INIT_CTRL_VECTOR_TBL_MEM_INIT_RST_N_SHIFT 2
#define HIF_IRQ_MEM_INIT_CTRL_VECTOR_TBL_MEM_INIT_RST_N_WIDTH 1
#define HIF_IRQ_MEM_INIT_CTRL_VECTOR_TBL_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_IRQ_MEM_INIT_CTRL_VECTOR_TBL_MEM_INIT_RST_N_MIN_VAL 0x0
#define HIF_IRQ_MEM_INIT_CTRL_CONTROL_TBL_MEM_INIT_RST_N_MASK  0x8
#define HIF_IRQ_MEM_INIT_CTRL_CONTROL_TBL_MEM_INIT_RST_N_SHIFT 3
#define HIF_IRQ_MEM_INIT_CTRL_CONTROL_TBL_MEM_INIT_RST_N_WIDTH 1
#define HIF_IRQ_MEM_INIT_CTRL_CONTROL_TBL_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_IRQ_MEM_INIT_CTRL_CONTROL_TBL_MEM_INIT_RST_N_MIN_VAL 0x0

#define HIF_IRQ_TIMEOUT_INT_REG_ADDR   0xa1104010
#define HIF_IRQ_TIMEOUT_INT_REG_WIDTH  32
#define HIF_IRQ_TIMEOUT_INT_REG_LENGTH 32
#define HIF_IRQ_TIMEOUT_INT_REG_CSR_ERR_FLAG_REG_TIMEOUT_MASK  0x1
#define HIF_IRQ_TIMEOUT_INT_REG_CSR_ERR_FLAG_REG_TIMEOUT_SHIFT 0
#define HIF_IRQ_TIMEOUT_INT_REG_CSR_ERR_FLAG_REG_TIMEOUT_WIDTH 1
#define HIF_IRQ_TIMEOUT_INT_REG_CONTROL_TBL_MEM_TIMEOUT_MASK  0x2
#define HIF_IRQ_TIMEOUT_INT_REG_CONTROL_TBL_MEM_TIMEOUT_SHIFT 1
#define HIF_IRQ_TIMEOUT_INT_REG_CONTROL_TBL_MEM_TIMEOUT_WIDTH 1

#define HIF_IRQ_TIMEOUT_INT_MASK_REG_ADDR   0xa1104014
#define HIF_IRQ_TIMEOUT_INT_MASK_REG_WIDTH  32
#define HIF_IRQ_TIMEOUT_INT_MASK_REG_LENGTH 32
#define HIF_IRQ_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_MASK  0x1
#define HIF_IRQ_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_SHIFT 0
#define HIF_IRQ_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_IRQ_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define HIF_IRQ_TIMEOUT_INT_MASK_REG_CONTROL_TBL_MEM_TIMEOUT_INT_MASK_MASK  0x2
#define HIF_IRQ_TIMEOUT_INT_MASK_REG_CONTROL_TBL_MEM_TIMEOUT_INT_MASK_SHIFT 1
#define HIF_IRQ_TIMEOUT_INT_MASK_REG_CONTROL_TBL_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_IRQ_TIMEOUT_INT_MASK_REG_CONTROL_TBL_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_IRQ_TIMEOUT_INT_MASK_REG_CONTROL_TBL_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0

#define HIF_IRQ_TIMEOUT_CFG_REG_ADDR   0xa1104018
#define HIF_IRQ_TIMEOUT_CFG_REG_WIDTH  32
#define HIF_IRQ_TIMEOUT_CFG_REG_LENGTH 32
#define HIF_IRQ_TIMEOUT_CFG_REG_TIMEOUT_PARA_MASK  0xffff
#define HIF_IRQ_TIMEOUT_CFG_REG_TIMEOUT_PARA_SHIFT 0
#define HIF_IRQ_TIMEOUT_CFG_REG_TIMEOUT_PARA_WIDTH 16
#define HIF_IRQ_TIMEOUT_CFG_REG_TIMEOUT_PARA_MAX_VAL 0xffff
#define HIF_IRQ_TIMEOUT_CFG_REG_TIMEOUT_PARA_MIN_VAL 0x0

#endif
