{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604464815814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604464815815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 11:40:15 2020 " "Processing started: Wed Nov 04 11:40:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604464815815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604464815815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CounterWithParallelLoad -c CounterWithParallelLoad " "Command: quartus_sta CounterWithParallelLoad -c CounterWithParallelLoad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604464815815 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1604464815954 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604464816180 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1604464816321 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CounterWithParallelLoad.sdc " "Synopsys Design Constraints File file not found: 'CounterWithParallelLoad.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1604464816355 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1604464816356 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816357 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name D_ff:D_ff_inst\[4\]\|nand1~0 D_ff:D_ff_inst\[4\]\|nand1~0 " "create_clock -period 1.000 -name D_ff:D_ff_inst\[4\]\|nand1~0 D_ff:D_ff_inst\[4\]\|nand1~0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816357 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816357 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[10\]\|nand4~0\|combout " "Node \"D_ff_inst\[10\]\|nand4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816358 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[10\]\|nand4~0\|dataa " "Node \"D_ff_inst\[10\]\|nand4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816358 ""}  } { { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1604464816358 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[9\]\|nand3~0\|combout " "Node \"D_ff_inst\[9\]\|nand3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816359 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[9\]\|nand2\|datad " "Node \"D_ff_inst\[9\]\|nand2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816359 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[9\]\|nand2\|combout " "Node \"D_ff_inst\[9\]\|nand2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816359 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[9\]\|nand3~0\|dataa " "Node \"D_ff_inst\[9\]\|nand3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816359 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[9\]\|nand4\|datad " "Node \"D_ff_inst\[9\]\|nand4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816359 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[9\]\|nand4\|combout " "Node \"D_ff_inst\[9\]\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816359 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[9\]\|nand4\|datac " "Node \"D_ff_inst\[9\]\|nand4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816359 ""} { "Warning" "WSTA_SCC_NODE" "HAS_inst\[9\]\|xor0\|datac " "Node \"HAS_inst\[9\]\|xor0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816359 ""} { "Warning" "WSTA_SCC_NODE" "HAS_inst\[9\]\|xor0\|combout " "Node \"HAS_inst\[9\]\|xor0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816359 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[9\]\|nand3~0\|datad " "Node \"D_ff_inst\[9\]\|nand3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816359 ""}  } { { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 11 -1 0 } } { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 10 -1 0 } } { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 12 -1 0 } } { "HAS.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/HAS.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1604464816359 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[8\]\|nand4\|combout " "Node \"D_ff_inst\[8\]\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816361 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[8\]\|nand4\|datab " "Node \"D_ff_inst\[8\]\|nand4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816361 ""}  } { { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1604464816361 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[7\]\|nand3~0\|combout " "Node \"D_ff_inst\[7\]\|nand3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816361 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[7\]\|nand2\|datad " "Node \"D_ff_inst\[7\]\|nand2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816361 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[7\]\|nand2\|combout " "Node \"D_ff_inst\[7\]\|nand2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816361 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[7\]\|nand3~0\|datac " "Node \"D_ff_inst\[7\]\|nand3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816361 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[7\]\|nand4\|datad " "Node \"D_ff_inst\[7\]\|nand4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816361 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[7\]\|nand4\|combout " "Node \"D_ff_inst\[7\]\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816361 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[7\]\|nand4\|datab " "Node \"D_ff_inst\[7\]\|nand4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816361 ""} { "Warning" "WSTA_SCC_NODE" "HAS_inst\[7\]\|xor0\|dataa " "Node \"HAS_inst\[7\]\|xor0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816361 ""} { "Warning" "WSTA_SCC_NODE" "HAS_inst\[7\]\|xor0\|combout " "Node \"HAS_inst\[7\]\|xor0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816361 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[7\]\|nand3~0\|datad " "Node \"D_ff_inst\[7\]\|nand3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816361 ""}  } { { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 11 -1 0 } } { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 10 -1 0 } } { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 12 -1 0 } } { "HAS.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/HAS.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1604464816361 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[6\]\|nand4\|combout " "Node \"D_ff_inst\[6\]\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816362 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[6\]\|nand4\|dataa " "Node \"D_ff_inst\[6\]\|nand4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816362 ""}  } { { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1604464816362 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[5\]\|nand3~0\|combout " "Node \"D_ff_inst\[5\]\|nand3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816363 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[5\]\|nand4\|datab " "Node \"D_ff_inst\[5\]\|nand4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816363 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[5\]\|nand4\|combout " "Node \"D_ff_inst\[5\]\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816363 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[5\]\|nand4\|dataa " "Node \"D_ff_inst\[5\]\|nand4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816363 ""} { "Warning" "WSTA_SCC_NODE" "HAS_inst\[5\]\|xor0\|dataa " "Node \"HAS_inst\[5\]\|xor0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816363 ""} { "Warning" "WSTA_SCC_NODE" "HAS_inst\[5\]\|xor0\|combout " "Node \"HAS_inst\[5\]\|xor0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816363 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[5\]\|nand3~0\|datac " "Node \"D_ff_inst\[5\]\|nand3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816363 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[5\]\|nand2\|dataa " "Node \"D_ff_inst\[5\]\|nand2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816363 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[5\]\|nand2\|combout " "Node \"D_ff_inst\[5\]\|nand2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816363 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[5\]\|nand3~0\|dataa " "Node \"D_ff_inst\[5\]\|nand3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816363 ""}  } { { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 11 -1 0 } } { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 12 -1 0 } } { "HAS.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/HAS.v" 13 -1 0 } } { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1604464816363 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[4\]\|nand4\|combout " "Node \"D_ff_inst\[4\]\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816364 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[4\]\|nand4\|datab " "Node \"D_ff_inst\[4\]\|nand4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816364 ""}  } { { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1604464816364 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[3\]\|nand3~0\|combout " "Node \"D_ff_inst\[3\]\|nand3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816364 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[3\]\|nand4\|datab " "Node \"D_ff_inst\[3\]\|nand4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816364 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[3\]\|nand4\|combout " "Node \"D_ff_inst\[3\]\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816364 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[3\]\|nand4\|dataa " "Node \"D_ff_inst\[3\]\|nand4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816364 ""} { "Warning" "WSTA_SCC_NODE" "HAS_inst\[3\]\|xor0\|datab " "Node \"HAS_inst\[3\]\|xor0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816364 ""} { "Warning" "WSTA_SCC_NODE" "HAS_inst\[3\]\|xor0\|combout " "Node \"HAS_inst\[3\]\|xor0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816364 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[3\]\|nand3~0\|datad " "Node \"D_ff_inst\[3\]\|nand3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816364 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[3\]\|nand2\|datad " "Node \"D_ff_inst\[3\]\|nand2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816364 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[3\]\|nand2\|combout " "Node \"D_ff_inst\[3\]\|nand2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816364 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[3\]\|nand3~0\|datac " "Node \"D_ff_inst\[3\]\|nand3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816364 ""}  } { { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 11 -1 0 } } { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 12 -1 0 } } { "HAS.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/HAS.v" 13 -1 0 } } { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1604464816364 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[2\]\|nand4\|combout " "Node \"D_ff_inst\[2\]\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816365 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[2\]\|nand4\|datab " "Node \"D_ff_inst\[2\]\|nand4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816365 ""}  } { { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1604464816365 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[1\]\|nand3~0\|combout " "Node \"D_ff_inst\[1\]\|nand3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816366 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[1\]\|nand4\|dataa " "Node \"D_ff_inst\[1\]\|nand4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816366 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[1\]\|nand4\|combout " "Node \"D_ff_inst\[1\]\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816366 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[1\]\|nand4\|datab " "Node \"D_ff_inst\[1\]\|nand4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816366 ""} { "Warning" "WSTA_SCC_NODE" "HAS_inst\[1\]\|xor0\|datac " "Node \"HAS_inst\[1\]\|xor0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816366 ""} { "Warning" "WSTA_SCC_NODE" "HAS_inst\[1\]\|xor0\|combout " "Node \"HAS_inst\[1\]\|xor0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816366 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[1\]\|nand3~0\|datac " "Node \"D_ff_inst\[1\]\|nand3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816366 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[1\]\|nand2\|datab " "Node \"D_ff_inst\[1\]\|nand2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816366 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[1\]\|nand2\|combout " "Node \"D_ff_inst\[1\]\|nand2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816366 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[1\]\|nand3~0\|datad " "Node \"D_ff_inst\[1\]\|nand3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816366 ""}  } { { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 11 -1 0 } } { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 12 -1 0 } } { "HAS.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/HAS.v" 13 -1 0 } } { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1604464816366 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[0\]\|nand4\|datab " "Node \"D_ff_inst\[0\]\|nand4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816367 ""} { "Warning" "WSTA_SCC_NODE" "D_ff_inst\[0\]\|nand4\|combout " "Node \"D_ff_inst\[0\]\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604464816367 ""}  } { { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/D_ff.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1604464816367 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1604464816371 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1604464816386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604464816387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604464816401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604464816418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1604464816419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -15.398 " "Worst-case recovery slack is -15.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.398       -51.187 clk  " "  -15.398       -51.187 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.545       -10.545 D_ff:D_ff_inst\[4\]\|nand1~0  " "  -10.545       -10.545 D_ff:D_ff_inst\[4\]\|nand1~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604464816428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.102 " "Worst-case removal slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102         0.000 clk  " "    0.102         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831         0.000 D_ff:D_ff_inst\[4\]\|nand1~0  " "    0.831         0.000 D_ff:D_ff_inst\[4\]\|nand1~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604464816437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 clk  " "   -1.380        -1.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 D_ff:D_ff_inst\[4\]\|nand1~0  " "    0.500         0.000 D_ff:D_ff_inst\[4\]\|nand1~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604464816446 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1604464816551 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1604464816554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604464816592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604464816598 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1604464816599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.217 " "Worst-case recovery slack is -6.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.217       -19.342 clk  " "   -6.217       -19.342 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.629        -4.629 D_ff:D_ff_inst\[4\]\|nand1~0  " "   -4.629        -4.629 D_ff:D_ff_inst\[4\]\|nand1~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604464816605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.213 " "Worst-case removal slack is -0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213        -0.213 clk  " "   -0.213        -0.213 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351         0.000 D_ff:D_ff_inst\[4\]\|nand1~0  " "    0.351         0.000 D_ff:D_ff_inst\[4\]\|nand1~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604464816612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 clk  " "   -1.380        -1.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 D_ff:D_ff_inst\[4\]\|nand1~0  " "    0.500         0.000 D_ff:D_ff_inst\[4\]\|nand1~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604464816618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604464816618 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1604464816814 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604464816895 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604464816895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604464817118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 11:40:17 2020 " "Processing ended: Wed Nov 04 11:40:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604464817118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604464817118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604464817118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604464817118 ""}
