$date
	Sun Jul 09 16:09:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Parity_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module DUT $end
$var wire 1 " Clock $end
$var wire 1 # x $end
$var parameter 32 $ even $end
$var parameter 32 % odd $end
$var reg 1 & even_odd $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 %
b0 $
$end
#0
$dumpvars
x&
x#
0"
x!
$end
#2
1#
#5
1"
#10
0"
#12
0#
#15
1"
#20
0"
#25
1"
#30
0"
#32
1#
#35
1"
#40
0"
#45
1"
#50
0"
#52
0#
#55
1"
#60
0"
#65
1"
#70
0"
#72
1#
#75
1"
#80
0"
#85
1"
#90
0"
#92
0#
#95
1"
#100
0"
#105
1"
#110
0"
#112
1#
#115
1"
#120
0"
#122
