{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1435059953141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1435059953143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 12:45:52 2015 " "Processing started: Tue Jun 23 12:45:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1435059953143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1435059953143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scpu -c scpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off scpu -c scpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1435059953144 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1435059953698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../modules/vga_adapter/vga_pll.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1435059953840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../modules/vga_adapter/vga_controller.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1435059953842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../modules/vga_adapter/vga_address_translator.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1435059953844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../modules/vga_adapter/vga_adapter.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1435059953846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/vga_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/vga_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Found entity 1: vga_demo" {  } { { "../modules/vga_demo.v" "" { Text "/home/alumno/Escritorio/scpu/modules/vga_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1435059953848 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "../modules/alu.v" "" { Text "/home/alumno/Escritorio/scpu/modules/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1435059953849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../modules/alu.v" "" { Text "/home/alumno/Escritorio/scpu/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1435059953850 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "componentes.v(101) " "Verilog HDL warning at componentes.v(101): extended using \"x\" or \"z\"" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1435059953852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/componentes.v 9 9 " "Found 9 design units, including 9 entities, in source file /home/alumno/Escritorio/scpu/modules/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953853 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953853 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro " "Found entity 3: registro" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953853 ""} { "Info" "ISGN_ENTITY_NAME" "4 retorno_reg " "Found entity 4: retorno_reg" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953853 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux1 " "Found entity 5: mux1" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953853 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux2 " "Found entity 6: mux2" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953853 ""} { "Info" "ISGN_ENTITY_NAME" "7 reg_e " "Found entity 7: reg_e" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953853 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux_in " "Found entity 8: mux_in" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953853 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux_out " "Found entity 9: mux_out" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1435059953853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../modules/cpu.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1435059953856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/e_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/e_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_s " "Found entity 1: e_s" {  } { { "../modules/e_s.v" "" { Text "/home/alumno/Escritorio/scpu/modules/e_s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1435059953857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1435059953859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/microc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "../modules/microc.v" "" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1435059953861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Escritorio/scpu/modules/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Escritorio/scpu/modules/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../modules/uc.v" "" { Text "/home/alumno/Escritorio/scpu/modules/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1435059953863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1435059953863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1435059953968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:uc_ " "Elaborating entity \"uc\" for hierarchy \"uc:uc_\"" {  } { { "../modules/cpu.v" "uc_" { Text "/home/alumno/Escritorio/scpu/modules/cpu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059953975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc microc:microc_ " "Elaborating entity \"microc\" for hierarchy \"microc:microc_\"" {  } { { "../modules/cpu.v" "microc_" { Text "/home/alumno/Escritorio/scpu/modules/cpu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059953979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 microc:microc_\|mux1:mux1_ " "Elaborating entity \"mux1\" for hierarchy \"microc:microc_\|mux1:mux1_\"" {  } { { "../modules/microc.v" "mux1_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059953982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:microc_\|registro:PC_ " "Elaborating entity \"registro\" for hierarchy \"microc:microc_\|registro:PC_\"" {  } { { "../modules/microc.v" "PC_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059953985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum microc:microc_\|sum:sumador_ " "Elaborating entity \"sum\" for hierarchy \"microc:microc_\|sum:sumador_\"" {  } { { "../modules/microc.v" "sumador_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059953988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog microc:microc_\|memprog:memoria_ " "Elaborating entity \"memprog\" for hierarchy \"microc:microc_\|memprog:memoria_\"" {  } { { "../modules/microc.v" "memoria_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059953990 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "26 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (26) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1435059953991 "|cpu|microc:microc_|memprog:memoria_"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1435059953991 "|cpu|microc:microc_|memprog:memoria_"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1435059953992 "|cpu|microc:microc_|memprog:memoria_"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1435059953992 "|cpu|microc:microc_|memprog:memoria_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile microc:microc_\|regfile:banco_ " "Elaborating entity \"regfile\" for hierarchy \"microc:microc_\|regfile:banco_\"" {  } { { "../modules/microc.v" "banco_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059953993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(18) " "Verilog HDL assignment warning at componentes.v(18): truncated value with size 32 to match size of target (8)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1435059953995 "|cpu|microc:microc_|regfile:banco_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(19) " "Verilog HDL assignment warning at componentes.v(19): truncated value with size 32 to match size of target (8)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1435059953995 "|cpu|microc:microc_|regfile:banco_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu microc:microc_\|alu:alu_ " "Elaborating entity \"alu\" for hierarchy \"microc:microc_\|alu:alu_\"" {  } { { "../modules/microc.v" "alu_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059953996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(20) " "Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (8)" {  } { { "../modules/alu.v" "" { Text "/home/alumno/Escritorio/scpu/modules/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1435059953997 "|cpu|microc:microc_|alu:alu_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:microc_\|mux2:mux2_ " "Elaborating entity \"mux2\" for hierarchy \"microc:microc_\|mux2:mux2_\"" {  } { { "../modules/microc.v" "mux2_" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059953999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:microc_\|registro:ffzero " "Elaborating entity \"registro\" for hierarchy \"microc:microc_\|registro:ffzero\"" {  } { { "../modules/microc.v" "ffzero" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059954001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "retorno_reg microc:microc_\|retorno_reg:sub_reg " "Elaborating entity \"retorno_reg\" for hierarchy \"microc:microc_\|retorno_reg:sub_reg\"" {  } { { "../modules/microc.v" "sub_reg" { Text "/home/alumno/Escritorio/scpu/modules/microc.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059954006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_s e_s:e_s_ " "Elaborating entity \"e_s\" for hierarchy \"e_s:e_s_\"" {  } { { "../modules/cpu.v" "e_s_" { Text "/home/alumno/Escritorio/scpu/modules/cpu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059954011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_in e_s:e_s_\|mux_in:mux_entrada " "Elaborating entity \"mux_in\" for hierarchy \"e_s:e_s_\|mux_in:mux_entrada\"" {  } { { "../modules/e_s.v" "mux_entrada" { Text "/home/alumno/Escritorio/scpu/modules/e_s.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059954014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(101) " "Verilog HDL assignment warning at componentes.v(101): truncated value with size 32 to match size of target (8)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1435059954015 "|cpu|e_s:e_s_|mux_in:mux_entrada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_out e_s:e_s_\|mux_out:mux_salida " "Elaborating entity \"mux_out\" for hierarchy \"e_s:e_s_\|mux_out:mux_salida\"" {  } { { "../modules/e_s.v" "mux_salida" { Text "/home/alumno/Escritorio/scpu/modules/e_s.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059954016 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d3 componentes.v(119) " "Verilog HDL Always Construct warning at componentes.v(119): inferring latch(es) for variable \"d3\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1435059954021 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2 componentes.v(119) " "Verilog HDL Always Construct warning at componentes.v(119): inferring latch(es) for variable \"d2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1435059954021 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1 componentes.v(119) " "Verilog HDL Always Construct warning at componentes.v(119): inferring latch(es) for variable \"d1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1435059954021 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d0 componentes.v(119) " "Verilog HDL Always Construct warning at componentes.v(119): inferring latch(es) for variable \"d0\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1435059954022 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[0\] componentes.v(119) " "Inferred latch for \"d0\[0\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954022 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[1\] componentes.v(119) " "Inferred latch for \"d0\[1\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954022 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[2\] componentes.v(119) " "Inferred latch for \"d0\[2\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954022 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[3\] componentes.v(119) " "Inferred latch for \"d0\[3\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954022 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[4\] componentes.v(119) " "Inferred latch for \"d0\[4\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954022 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[5\] componentes.v(119) " "Inferred latch for \"d0\[5\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954022 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[6\] componentes.v(119) " "Inferred latch for \"d0\[6\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954022 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0\[7\] componentes.v(119) " "Inferred latch for \"d0\[7\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954022 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[0\] componentes.v(119) " "Inferred latch for \"d1\[0\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954022 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[1\] componentes.v(119) " "Inferred latch for \"d1\[1\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954022 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[2\] componentes.v(119) " "Inferred latch for \"d1\[2\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954023 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[3\] componentes.v(119) " "Inferred latch for \"d1\[3\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954023 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[4\] componentes.v(119) " "Inferred latch for \"d1\[4\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954023 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[5\] componentes.v(119) " "Inferred latch for \"d1\[5\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954023 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[6\] componentes.v(119) " "Inferred latch for \"d1\[6\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954023 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[7\] componentes.v(119) " "Inferred latch for \"d1\[7\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954023 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[0\] componentes.v(119) " "Inferred latch for \"d2\[0\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954023 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[1\] componentes.v(119) " "Inferred latch for \"d2\[1\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954023 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[2\] componentes.v(119) " "Inferred latch for \"d2\[2\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954023 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[3\] componentes.v(119) " "Inferred latch for \"d2\[3\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954023 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[4\] componentes.v(119) " "Inferred latch for \"d2\[4\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954023 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[5\] componentes.v(119) " "Inferred latch for \"d2\[5\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954023 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[6\] componentes.v(119) " "Inferred latch for \"d2\[6\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954024 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[7\] componentes.v(119) " "Inferred latch for \"d2\[7\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954024 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[0\] componentes.v(119) " "Inferred latch for \"d3\[0\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954024 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[1\] componentes.v(119) " "Inferred latch for \"d3\[1\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954024 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[2\] componentes.v(119) " "Inferred latch for \"d3\[2\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954024 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[3\] componentes.v(119) " "Inferred latch for \"d3\[3\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954024 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[4\] componentes.v(119) " "Inferred latch for \"d3\[4\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954024 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[5\] componentes.v(119) " "Inferred latch for \"d3\[5\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954024 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[6\] componentes.v(119) " "Inferred latch for \"d3\[6\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954024 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[7\] componentes.v(119) " "Inferred latch for \"d3\[7\]\" at componentes.v(119)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954024 "|cpu|e_s:e_s_|mux_out:mux_salida"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_e e_s:e_s_\|reg_e:sal1 " "Elaborating entity \"reg_e\" for hierarchy \"e_s:e_s_\|reg_e:sal1\"" {  } { { "../modules/e_s.v" "sal1" { Text "/home/alumno/Escritorio/scpu/modules/e_s.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1435059954026 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q componentes.v(81) " "Verilog HDL Always Construct warning at componentes.v(81): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1435059954028 "|cpu|e_s:e_s_|reg_e:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] componentes.v(81) " "Inferred latch for \"q\[0\]\" at componentes.v(81)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954028 "|cpu|e_s:e_s_|reg_e:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] componentes.v(81) " "Inferred latch for \"q\[1\]\" at componentes.v(81)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954028 "|cpu|e_s:e_s_|reg_e:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] componentes.v(81) " "Inferred latch for \"q\[2\]\" at componentes.v(81)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954028 "|cpu|e_s:e_s_|reg_e:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] componentes.v(81) " "Inferred latch for \"q\[3\]\" at componentes.v(81)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954028 "|cpu|e_s:e_s_|reg_e:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] componentes.v(81) " "Inferred latch for \"q\[4\]\" at componentes.v(81)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954029 "|cpu|e_s:e_s_|reg_e:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] componentes.v(81) " "Inferred latch for \"q\[5\]\" at componentes.v(81)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954029 "|cpu|e_s:e_s_|reg_e:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] componentes.v(81) " "Inferred latch for \"q\[6\]\" at componentes.v(81)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954029 "|cpu|e_s:e_s_|reg_e:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] componentes.v(81) " "Inferred latch for \"q\[7\]\" at componentes.v(81)" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1435059954029 "|cpu|e_s:e_s_|reg_e:sal1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "microc:microc_\|regfile:banco_\|regb " "RAM logic \"microc:microc_\|regfile:banco_\|regb\" is uninferred due to asynchronous read logic" {  } { { "../modules/componentes.v" "regb" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1435059954398 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1435059954398 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/alumno/Escritorio/scpu/scpu/db/scpu.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/alumno/Escritorio/scpu/scpu/db/scpu.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1435059954426 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "microc:microc_\|memprog:memoria_\|mem~synth " "Found clock multiplexer microc:microc_\|memprog:memoria_\|mem~synth" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1435059954828 "|cpu|microc:microc_|memprog:memoria_|mem"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "microc:microc_\|memprog:memoria_\|mem~synth " "Found clock multiplexer microc:microc_\|memprog:memoria_\|mem~synth" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1435059954828 "|cpu|microc:microc_|memprog:memoria_|mem"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "microc:microc_\|memprog:memoria_\|mem~synth " "Found clock multiplexer microc:microc_\|memprog:memoria_\|mem~synth" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1435059954828 "|cpu|microc:microc_|memprog:memoria_|mem"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "microc:microc_\|memprog:memoria_\|mem~synth " "Found clock multiplexer microc:microc_\|memprog:memoria_\|mem~synth" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1435059954828 "|cpu|microc:microc_|memprog:memoria_|mem"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "microc:microc_\|memprog:memoria_\|mem~synth " "Found clock multiplexer microc:microc_\|memprog:memoria_\|mem~synth" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1435059954828 "|cpu|microc:microc_|memprog:memoria_|mem"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "microc:microc_\|memprog:memoria_\|mem~synth " "Found clock multiplexer microc:microc_\|memprog:memoria_\|mem~synth" {  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1435059954828 "|cpu|microc:microc_|memprog:memoria_|mem"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1 1435059954828 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1435059955527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d0\[0\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955603 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d0\[1\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955604 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d0\[2\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955604 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d0\[3\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[1\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955604 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d0\[4\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955605 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d0\[5\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955605 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d0\[6\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955606 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d0\[7\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[2\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955606 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d1\[0\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955607 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d1\[1\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955607 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d1\[2\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955607 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d1\[3\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[1\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955608 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d1\[4\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955608 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d1\[5\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955609 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d1\[6\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955609 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d1\[7\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[2\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955610 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d2\[0\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955610 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d2\[1\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955610 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d2\[2\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955611 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d2\[3\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[1\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955611 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d2\[4\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955612 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d2\[5\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955612 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d2\[6\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955613 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d2\[7\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[2\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955613 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d3\[0\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955614 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d3\[1\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955614 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d3\[2\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955615 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d3\[3\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[1\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955615 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d3\[4\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955616 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d3\[5\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955616 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d3\[6\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[9\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955616 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e_s:e_s_\|mux_out:mux_salida\|d3\[7\] " "Latch e_s:e_s_\|mux_out:mux_salida\|d3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc_\|registro:PC_\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal microc:microc_\|registro:PC_\|q\[2\]" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1435059955617 ""}  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1435059955617 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/Escritorio/scpu/scpu/output_files/scpu.map.smsg " "Generated suppressed messages file /home/alumno/Escritorio/scpu/scpu/output_files/scpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1435059957220 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1435059957458 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1435059957458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "706 " "Implemented 706 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1435059957563 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1435059957563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "630 " "Implemented 630 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1435059957563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1435059957563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1435059957602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 23 12:45:57 2015 " "Processing ended: Tue Jun 23 12:45:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1435059957602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1435059957602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1435059957602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1435059957602 ""}
