- Skeleton Code with assitance from LLMs
- SRAM Memory Controller in Verilog
- UVM Testbench for the SRAM Memory Controller
- Developed by Jatin Ramchandani
- Free License with no Gaurantee
