// Seed: 3290121615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_6;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  final id_2 = 1;
  wire id_7, id_8;
  uwire id_9 = id_2;
  assign id_4 = id_1;
  wor id_10 = 1;
  module_0(
      id_2, id_6, id_10, id_9, id_5
  );
  wire id_11, id_12, id_13;
endmodule
