# 8. Memory Management

[TOC]

## Logical vs. Physical Address

![image-20210819151608827](8.Memory_Management.assets/image-20210819151608827.png)



## 주소 바인딩

![image-20210819152139887](8.Memory_Management.assets/image-20210819152139887.png)

![image-20210819152214800](8.Memory_Management.assets/image-20210819152214800.png)



## Memory-Management Unit(MMU)

![image-20210819153103598](8.Memory_Management.assets/image-20210819153103598.png)



## Dynamic Relocation

![image-20210819153246126](8.Memory_Management.assets/image-20210819153246126.png)



## Hardware Support for Address Translation

![image-20210819153526327](8.Memory_Management.assets/image-20210819153526327.png)



## Some Terminologies

![image-20210819153718325](8.Memory_Management.assets/image-20210819153718325.png)



## Dynamic Loading

![image-20210819153738013](8.Memory_Management.assets/image-20210819153738013.png)



## Overlays

![image-20210819154110893](8.Memory_Management.assets/image-20210819154110893.png)



## Swapping

![image-20210819154252038](8.Memory_Management.assets/image-20210819154252038.png)

![image-20210819154337069](8.Memory_Management.assets/image-20210819154337069.png)



## Dynamic Linking

![image-20210819154724934](8.Memory_Management.assets/image-20210819154724934.png)



## Allocation of Physical Memory

![image-20210819155419918](8.Memory_Management.assets/image-20210819155419918.png)



## Contiguous Allocation

![image-20210819155611646](8.Memory_Management.assets/image-20210819155611646.png)

![image-20210819155728334](8.Memory_Management.assets/image-20210819155728334.png)

![image-20210819160024971](8.Memory_Management.assets/image-20210819160024971.png)

![image-20210819160126145](8.Memory_Management.assets/image-20210819160126145.png)

![image-20210819160406115](8.Memory_Management.assets/image-20210819160406115.png)



## Paging

![image-20210819160919065](8.Memory_Management.assets/image-20210819160919065.png)

### Paging Example

![image-20210819163014103](8.Memory_Management.assets/image-20210819163014103.png)

### Address Translation Architecture

![image-20210819163231503](8.Memory_Management.assets/image-20210819163231503.png)

### Implementation of Page Table

![image-20210819163607170](8.Memory_Management.assets/image-20210819163607170.png)

### Paging Hardware with TLB

![image-20210819163732522](8.Memory_Management.assets/image-20210819163732522.png)

### Associative Register

![image-20210819164146547](8.Memory_Management.assets/image-20210819164146547.png)

### Effective Access Time

![image-20210819164429970](8.Memory_Management.assets/image-20210819164429970.png)

### 2-Level Page Table

![image-20210819164610874](8.Memory_Management.assets/image-20210819164610874.png)

![image-20210819164628810](8.Memory_Management.assets/image-20210819164628810.png)

### 2-Level Paging Example

![image-20210819165434308](8.Memory_Management.assets/image-20210819165434308.png)

### Address-Translation Scheme

![image-20210819165516737](8.Memory_Management.assets/image-20210819165516737.png)

### Multilevel Paging and Performance

![image-20210819170350601](8.Memory_Management.assets/image-20210819170350601.png)

![image-20210823100009236](8.Memory_Management.assets/image-20210823100009236.png)

## Valid (v) / Invalid (i) Bit in a Page Table

![image-20210823100316642](8.Memory_Management.assets/image-20210823100316642.png)



## Memory Protection

![image-20210823100646394](8.Memory_Management.assets/image-20210823100646394.png)



## Inverted Page Table

![image-20210823100903928](8.Memory_Management.assets/image-20210823100903928.png)

![image-20210823100947056](8.Memory_Management.assets/image-20210823100947056.png)



## Shared Page

![image-20210823103141843](8.Memory_Management.assets/image-20210823103141843.png)

![image-20210823103201772](8.Memory_Management.assets/image-20210823103201772.png)



## Segmentation

![image-20210823103720752](8.Memory_Management.assets/image-20210823103720752.png)



## Segmentation Architecture

![image-20210823103813698](8.Memory_Management.assets/image-20210823103813698.png)



## Segmentation Hardware

![image-20210823103913592](8.Memory_Management.assets/image-20210823103913592.png)



## Segmentation Architecture (Cont.)

![image-20210823104246483](8.Memory_Management.assets/image-20210823104246483.png)



## Example of Segmentation

![image-20210823104925188](8.Memory_Management.assets/image-20210823104925188.png)



## Segmentation vs Paging

페이징은 테이블을 위한 메모리 낭비가 심하다 페이지가 매우 많기 때문

세그멘테이션은 테이블이 작다 세그먼트가 몇개 안된다



## Segmentation with Paging

![image-20210823105504618](8.Memory_Management.assets/image-20210823105504618.png)

